
QuadBase2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b68  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08005c78  08005c78  00006c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006078  08006078  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  08006078  08006078  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006078  08006078  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006078  08006078  00007078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006080  08006080  00007080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006084  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000010  08006090  00008010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  08006090  000083ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001088e  00000000  00000000  00008035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000275f  00000000  00000000  000188c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  0001b028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3c  00000000  00000000  0001bd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a816  00000000  00000000  0001c784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010781  00000000  00000000  00036f9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008da83  00000000  00000000  0004771b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d519e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aa8  00000000  00000000  000d51e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d8c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c60 	.word	0x08005c60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08005c60 	.word	0x08005c60

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <__aeabi_d2f>:
 800097c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000980:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000984:	bf24      	itt	cs
 8000986:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800098a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800098e:	d90d      	bls.n	80009ac <__aeabi_d2f+0x30>
 8000990:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000994:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000998:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800099c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009a4:	bf08      	it	eq
 80009a6:	f020 0001 	biceq.w	r0, r0, #1
 80009aa:	4770      	bx	lr
 80009ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009b0:	d121      	bne.n	80009f6 <__aeabi_d2f+0x7a>
 80009b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009b6:	bfbc      	itt	lt
 80009b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009bc:	4770      	bxlt	lr
 80009be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009c6:	f1c2 0218 	rsb	r2, r2, #24
 80009ca:	f1c2 0c20 	rsb	ip, r2, #32
 80009ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80009d2:	fa20 f002 	lsr.w	r0, r0, r2
 80009d6:	bf18      	it	ne
 80009d8:	f040 0001 	orrne.w	r0, r0, #1
 80009dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e8:	ea40 000c 	orr.w	r0, r0, ip
 80009ec:	fa23 f302 	lsr.w	r3, r3, r2
 80009f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009f4:	e7cc      	b.n	8000990 <__aeabi_d2f+0x14>
 80009f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009fa:	d107      	bne.n	8000a0c <__aeabi_d2f+0x90>
 80009fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a00:	bf1e      	ittt	ne
 8000a02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a0a:	4770      	bxne	lr
 8000a0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_frsub>:
 8000a1c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a20:	e002      	b.n	8000a28 <__addsf3>
 8000a22:	bf00      	nop

08000a24 <__aeabi_fsub>:
 8000a24:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a28 <__addsf3>:
 8000a28:	0042      	lsls	r2, r0, #1
 8000a2a:	bf1f      	itttt	ne
 8000a2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a30:	ea92 0f03 	teqne	r2, r3
 8000a34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a3c:	d06a      	beq.n	8000b14 <__addsf3+0xec>
 8000a3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a46:	bfc1      	itttt	gt
 8000a48:	18d2      	addgt	r2, r2, r3
 8000a4a:	4041      	eorgt	r1, r0
 8000a4c:	4048      	eorgt	r0, r1
 8000a4e:	4041      	eorgt	r1, r0
 8000a50:	bfb8      	it	lt
 8000a52:	425b      	neglt	r3, r3
 8000a54:	2b19      	cmp	r3, #25
 8000a56:	bf88      	it	hi
 8000a58:	4770      	bxhi	lr
 8000a5a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a62:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a66:	bf18      	it	ne
 8000a68:	4240      	negne	r0, r0
 8000a6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a6e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a72:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a76:	bf18      	it	ne
 8000a78:	4249      	negne	r1, r1
 8000a7a:	ea92 0f03 	teq	r2, r3
 8000a7e:	d03f      	beq.n	8000b00 <__addsf3+0xd8>
 8000a80:	f1a2 0201 	sub.w	r2, r2, #1
 8000a84:	fa41 fc03 	asr.w	ip, r1, r3
 8000a88:	eb10 000c 	adds.w	r0, r0, ip
 8000a8c:	f1c3 0320 	rsb	r3, r3, #32
 8000a90:	fa01 f103 	lsl.w	r1, r1, r3
 8000a94:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a98:	d502      	bpl.n	8000aa0 <__addsf3+0x78>
 8000a9a:	4249      	negs	r1, r1
 8000a9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000aa4:	d313      	bcc.n	8000ace <__addsf3+0xa6>
 8000aa6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aaa:	d306      	bcc.n	8000aba <__addsf3+0x92>
 8000aac:	0840      	lsrs	r0, r0, #1
 8000aae:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ab2:	f102 0201 	add.w	r2, r2, #1
 8000ab6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ab8:	d251      	bcs.n	8000b5e <__addsf3+0x136>
 8000aba:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000abe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ac2:	bf08      	it	eq
 8000ac4:	f020 0001 	biceq.w	r0, r0, #1
 8000ac8:	ea40 0003 	orr.w	r0, r0, r3
 8000acc:	4770      	bx	lr
 8000ace:	0049      	lsls	r1, r1, #1
 8000ad0:	eb40 0000 	adc.w	r0, r0, r0
 8000ad4:	3a01      	subs	r2, #1
 8000ad6:	bf28      	it	cs
 8000ad8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000adc:	d2ed      	bcs.n	8000aba <__addsf3+0x92>
 8000ade:	fab0 fc80 	clz	ip, r0
 8000ae2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ae6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aea:	fa00 f00c 	lsl.w	r0, r0, ip
 8000aee:	bfaa      	itet	ge
 8000af0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000af4:	4252      	neglt	r2, r2
 8000af6:	4318      	orrge	r0, r3
 8000af8:	bfbc      	itt	lt
 8000afa:	40d0      	lsrlt	r0, r2
 8000afc:	4318      	orrlt	r0, r3
 8000afe:	4770      	bx	lr
 8000b00:	f092 0f00 	teq	r2, #0
 8000b04:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b08:	bf06      	itte	eq
 8000b0a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	3201      	addeq	r2, #1
 8000b10:	3b01      	subne	r3, #1
 8000b12:	e7b5      	b.n	8000a80 <__addsf3+0x58>
 8000b14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b1c:	bf18      	it	ne
 8000b1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b22:	d021      	beq.n	8000b68 <__addsf3+0x140>
 8000b24:	ea92 0f03 	teq	r2, r3
 8000b28:	d004      	beq.n	8000b34 <__addsf3+0x10c>
 8000b2a:	f092 0f00 	teq	r2, #0
 8000b2e:	bf08      	it	eq
 8000b30:	4608      	moveq	r0, r1
 8000b32:	4770      	bx	lr
 8000b34:	ea90 0f01 	teq	r0, r1
 8000b38:	bf1c      	itt	ne
 8000b3a:	2000      	movne	r0, #0
 8000b3c:	4770      	bxne	lr
 8000b3e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b42:	d104      	bne.n	8000b4e <__addsf3+0x126>
 8000b44:	0040      	lsls	r0, r0, #1
 8000b46:	bf28      	it	cs
 8000b48:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b4c:	4770      	bx	lr
 8000b4e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b52:	bf3c      	itt	cc
 8000b54:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b58:	4770      	bxcc	lr
 8000b5a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b5e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b66:	4770      	bx	lr
 8000b68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b6c:	bf16      	itet	ne
 8000b6e:	4608      	movne	r0, r1
 8000b70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b74:	4601      	movne	r1, r0
 8000b76:	0242      	lsls	r2, r0, #9
 8000b78:	bf06      	itte	eq
 8000b7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b7e:	ea90 0f01 	teqeq	r0, r1
 8000b82:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_ui2f>:
 8000b88:	f04f 0300 	mov.w	r3, #0
 8000b8c:	e004      	b.n	8000b98 <__aeabi_i2f+0x8>
 8000b8e:	bf00      	nop

08000b90 <__aeabi_i2f>:
 8000b90:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b94:	bf48      	it	mi
 8000b96:	4240      	negmi	r0, r0
 8000b98:	ea5f 0c00 	movs.w	ip, r0
 8000b9c:	bf08      	it	eq
 8000b9e:	4770      	bxeq	lr
 8000ba0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ba4:	4601      	mov	r1, r0
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	e01c      	b.n	8000be6 <__aeabi_l2f+0x2a>

08000bac <__aeabi_ul2f>:
 8000bac:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb0:	bf08      	it	eq
 8000bb2:	4770      	bxeq	lr
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	e00a      	b.n	8000bd0 <__aeabi_l2f+0x14>
 8000bba:	bf00      	nop

08000bbc <__aeabi_l2f>:
 8000bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc0:	bf08      	it	eq
 8000bc2:	4770      	bxeq	lr
 8000bc4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bc8:	d502      	bpl.n	8000bd0 <__aeabi_l2f+0x14>
 8000bca:	4240      	negs	r0, r0
 8000bcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd0:	ea5f 0c01 	movs.w	ip, r1
 8000bd4:	bf02      	ittt	eq
 8000bd6:	4684      	moveq	ip, r0
 8000bd8:	4601      	moveq	r1, r0
 8000bda:	2000      	moveq	r0, #0
 8000bdc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000be0:	bf08      	it	eq
 8000be2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000be6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bea:	fabc f28c 	clz	r2, ip
 8000bee:	3a08      	subs	r2, #8
 8000bf0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bf4:	db10      	blt.n	8000c18 <__aeabi_l2f+0x5c>
 8000bf6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bfa:	4463      	add	r3, ip
 8000bfc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c00:	f1c2 0220 	rsb	r2, r2, #32
 8000c04:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c08:	fa20 f202 	lsr.w	r2, r0, r2
 8000c0c:	eb43 0002 	adc.w	r0, r3, r2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f102 0220 	add.w	r2, r2, #32
 8000c1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c20:	f1c2 0220 	rsb	r2, r2, #32
 8000c24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c28:	fa21 f202 	lsr.w	r2, r1, r2
 8000c2c:	eb43 0002 	adc.w	r0, r3, r2
 8000c30:	bf08      	it	eq
 8000c32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_fmul>:
 8000c38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c40:	bf1e      	ittt	ne
 8000c42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c46:	ea92 0f0c 	teqne	r2, ip
 8000c4a:	ea93 0f0c 	teqne	r3, ip
 8000c4e:	d06f      	beq.n	8000d30 <__aeabi_fmul+0xf8>
 8000c50:	441a      	add	r2, r3
 8000c52:	ea80 0c01 	eor.w	ip, r0, r1
 8000c56:	0240      	lsls	r0, r0, #9
 8000c58:	bf18      	it	ne
 8000c5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c5e:	d01e      	beq.n	8000c9e <__aeabi_fmul+0x66>
 8000c60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c74:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c78:	bf3e      	ittt	cc
 8000c7a:	0049      	lslcc	r1, r1, #1
 8000c7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c80:	005b      	lslcc	r3, r3, #1
 8000c82:	ea40 0001 	orr.w	r0, r0, r1
 8000c86:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c8a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c8c:	d81d      	bhi.n	8000cca <__aeabi_fmul+0x92>
 8000c8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	4770      	bx	lr
 8000c9e:	f090 0f00 	teq	r0, #0
 8000ca2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ca6:	bf08      	it	eq
 8000ca8:	0249      	lsleq	r1, r1, #9
 8000caa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cb2:	3a7f      	subs	r2, #127	@ 0x7f
 8000cb4:	bfc2      	ittt	gt
 8000cb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000cba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cbe:	4770      	bxgt	lr
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	3a01      	subs	r2, #1
 8000cca:	dc5d      	bgt.n	8000d88 <__aeabi_fmul+0x150>
 8000ccc:	f112 0f19 	cmn.w	r2, #25
 8000cd0:	bfdc      	itt	le
 8000cd2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000cd6:	4770      	bxle	lr
 8000cd8:	f1c2 0200 	rsb	r2, r2, #0
 8000cdc:	0041      	lsls	r1, r0, #1
 8000cde:	fa21 f102 	lsr.w	r1, r1, r2
 8000ce2:	f1c2 0220 	rsb	r2, r2, #32
 8000ce6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cee:	f140 0000 	adc.w	r0, r0, #0
 8000cf2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cf6:	bf08      	it	eq
 8000cf8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cfc:	4770      	bx	lr
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d06:	bf02      	ittt	eq
 8000d08:	0040      	lsleq	r0, r0, #1
 8000d0a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d0e:	3a01      	subeq	r2, #1
 8000d10:	d0f9      	beq.n	8000d06 <__aeabi_fmul+0xce>
 8000d12:	ea40 000c 	orr.w	r0, r0, ip
 8000d16:	f093 0f00 	teq	r3, #0
 8000d1a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d1e:	bf02      	ittt	eq
 8000d20:	0049      	lsleq	r1, r1, #1
 8000d22:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d26:	3b01      	subeq	r3, #1
 8000d28:	d0f9      	beq.n	8000d1e <__aeabi_fmul+0xe6>
 8000d2a:	ea41 010c 	orr.w	r1, r1, ip
 8000d2e:	e78f      	b.n	8000c50 <__aeabi_fmul+0x18>
 8000d30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d34:	ea92 0f0c 	teq	r2, ip
 8000d38:	bf18      	it	ne
 8000d3a:	ea93 0f0c 	teqne	r3, ip
 8000d3e:	d00a      	beq.n	8000d56 <__aeabi_fmul+0x11e>
 8000d40:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d44:	bf18      	it	ne
 8000d46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d4a:	d1d8      	bne.n	8000cfe <__aeabi_fmul+0xc6>
 8000d4c:	ea80 0001 	eor.w	r0, r0, r1
 8000d50:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d54:	4770      	bx	lr
 8000d56:	f090 0f00 	teq	r0, #0
 8000d5a:	bf17      	itett	ne
 8000d5c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d60:	4608      	moveq	r0, r1
 8000d62:	f091 0f00 	teqne	r1, #0
 8000d66:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d6a:	d014      	beq.n	8000d96 <__aeabi_fmul+0x15e>
 8000d6c:	ea92 0f0c 	teq	r2, ip
 8000d70:	d101      	bne.n	8000d76 <__aeabi_fmul+0x13e>
 8000d72:	0242      	lsls	r2, r0, #9
 8000d74:	d10f      	bne.n	8000d96 <__aeabi_fmul+0x15e>
 8000d76:	ea93 0f0c 	teq	r3, ip
 8000d7a:	d103      	bne.n	8000d84 <__aeabi_fmul+0x14c>
 8000d7c:	024b      	lsls	r3, r1, #9
 8000d7e:	bf18      	it	ne
 8000d80:	4608      	movne	r0, r1
 8000d82:	d108      	bne.n	8000d96 <__aeabi_fmul+0x15e>
 8000d84:	ea80 0001 	eor.w	r0, r0, r1
 8000d88:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d94:	4770      	bx	lr
 8000d96:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d9a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d9e:	4770      	bx	lr

08000da0 <__aeabi_fdiv>:
 8000da0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000da4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da8:	bf1e      	ittt	ne
 8000daa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dae:	ea92 0f0c 	teqne	r2, ip
 8000db2:	ea93 0f0c 	teqne	r3, ip
 8000db6:	d069      	beq.n	8000e8c <__aeabi_fdiv+0xec>
 8000db8:	eba2 0203 	sub.w	r2, r2, r3
 8000dbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc0:	0249      	lsls	r1, r1, #9
 8000dc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dc6:	d037      	beq.n	8000e38 <__aeabi_fdiv+0x98>
 8000dc8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000dcc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000dd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000dd4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	bf38      	it	cc
 8000ddc:	005b      	lslcc	r3, r3, #1
 8000dde:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000de2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000de6:	428b      	cmp	r3, r1
 8000de8:	bf24      	itt	cs
 8000dea:	1a5b      	subcs	r3, r3, r1
 8000dec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000df0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000df4:	bf24      	itt	cs
 8000df6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dfa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dfe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e02:	bf24      	itt	cs
 8000e04:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e0c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e10:	bf24      	itt	cs
 8000e12:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e16:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	bf18      	it	ne
 8000e1e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e22:	d1e0      	bne.n	8000de6 <__aeabi_fdiv+0x46>
 8000e24:	2afd      	cmp	r2, #253	@ 0xfd
 8000e26:	f63f af50 	bhi.w	8000cca <__aeabi_fmul+0x92>
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e30:	bf08      	it	eq
 8000e32:	f020 0001 	biceq.w	r0, r0, #1
 8000e36:	4770      	bx	lr
 8000e38:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e3c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e40:	327f      	adds	r2, #127	@ 0x7f
 8000e42:	bfc2      	ittt	gt
 8000e44:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e48:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4c:	4770      	bxgt	lr
 8000e4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	3a01      	subs	r2, #1
 8000e58:	e737      	b.n	8000cca <__aeabi_fmul+0x92>
 8000e5a:	f092 0f00 	teq	r2, #0
 8000e5e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0040      	lsleq	r0, r0, #1
 8000e66:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e6a:	3a01      	subeq	r2, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fdiv+0xc2>
 8000e6e:	ea40 000c 	orr.w	r0, r0, ip
 8000e72:	f093 0f00 	teq	r3, #0
 8000e76:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e7a:	bf02      	ittt	eq
 8000e7c:	0049      	lsleq	r1, r1, #1
 8000e7e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e82:	3b01      	subeq	r3, #1
 8000e84:	d0f9      	beq.n	8000e7a <__aeabi_fdiv+0xda>
 8000e86:	ea41 010c 	orr.w	r1, r1, ip
 8000e8a:	e795      	b.n	8000db8 <__aeabi_fdiv+0x18>
 8000e8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e90:	ea92 0f0c 	teq	r2, ip
 8000e94:	d108      	bne.n	8000ea8 <__aeabi_fdiv+0x108>
 8000e96:	0242      	lsls	r2, r0, #9
 8000e98:	f47f af7d 	bne.w	8000d96 <__aeabi_fmul+0x15e>
 8000e9c:	ea93 0f0c 	teq	r3, ip
 8000ea0:	f47f af70 	bne.w	8000d84 <__aeabi_fmul+0x14c>
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	e776      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000ea8:	ea93 0f0c 	teq	r3, ip
 8000eac:	d104      	bne.n	8000eb8 <__aeabi_fdiv+0x118>
 8000eae:	024b      	lsls	r3, r1, #9
 8000eb0:	f43f af4c 	beq.w	8000d4c <__aeabi_fmul+0x114>
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	e76e      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000eb8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ebc:	bf18      	it	ne
 8000ebe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ec2:	d1ca      	bne.n	8000e5a <__aeabi_fdiv+0xba>
 8000ec4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000ec8:	f47f af5c 	bne.w	8000d84 <__aeabi_fmul+0x14c>
 8000ecc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ed0:	f47f af3c 	bne.w	8000d4c <__aeabi_fmul+0x114>
 8000ed4:	e75f      	b.n	8000d96 <__aeabi_fmul+0x15e>
 8000ed6:	bf00      	nop

08000ed8 <__gesf2>:
 8000ed8:	f04f 3cff 	mov.w	ip, #4294967295
 8000edc:	e006      	b.n	8000eec <__cmpsf2+0x4>
 8000ede:	bf00      	nop

08000ee0 <__lesf2>:
 8000ee0:	f04f 0c01 	mov.w	ip, #1
 8000ee4:	e002      	b.n	8000eec <__cmpsf2+0x4>
 8000ee6:	bf00      	nop

08000ee8 <__cmpsf2>:
 8000ee8:	f04f 0c01 	mov.w	ip, #1
 8000eec:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ef0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ef8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000efc:	bf18      	it	ne
 8000efe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f02:	d011      	beq.n	8000f28 <__cmpsf2+0x40>
 8000f04:	b001      	add	sp, #4
 8000f06:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f0a:	bf18      	it	ne
 8000f0c:	ea90 0f01 	teqne	r0, r1
 8000f10:	bf58      	it	pl
 8000f12:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f16:	bf88      	it	hi
 8000f18:	17c8      	asrhi	r0, r1, #31
 8000f1a:	bf38      	it	cc
 8000f1c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f20:	bf18      	it	ne
 8000f22:	f040 0001 	orrne.w	r0, r0, #1
 8000f26:	4770      	bx	lr
 8000f28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f2c:	d102      	bne.n	8000f34 <__cmpsf2+0x4c>
 8000f2e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f32:	d105      	bne.n	8000f40 <__cmpsf2+0x58>
 8000f34:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f38:	d1e4      	bne.n	8000f04 <__cmpsf2+0x1c>
 8000f3a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f3e:	d0e1      	beq.n	8000f04 <__cmpsf2+0x1c>
 8000f40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <__aeabi_cfrcmple>:
 8000f48:	4684      	mov	ip, r0
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	4661      	mov	r1, ip
 8000f4e:	e7ff      	b.n	8000f50 <__aeabi_cfcmpeq>

08000f50 <__aeabi_cfcmpeq>:
 8000f50:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f52:	f7ff ffc9 	bl	8000ee8 <__cmpsf2>
 8000f56:	2800      	cmp	r0, #0
 8000f58:	bf48      	it	mi
 8000f5a:	f110 0f00 	cmnmi.w	r0, #0
 8000f5e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f60 <__aeabi_fcmpeq>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff fff4 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f68:	bf0c      	ite	eq
 8000f6a:	2001      	moveq	r0, #1
 8000f6c:	2000      	movne	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_fcmplt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffea 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_fcmple>:
 8000f88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f8c:	f7ff ffe0 	bl	8000f50 <__aeabi_cfcmpeq>
 8000f90:	bf94      	ite	ls
 8000f92:	2001      	movls	r0, #1
 8000f94:	2000      	movhi	r0, #0
 8000f96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9a:	bf00      	nop

08000f9c <__aeabi_fcmpge>:
 8000f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa0:	f7ff ffd2 	bl	8000f48 <__aeabi_cfrcmple>
 8000fa4:	bf94      	ite	ls
 8000fa6:	2001      	movls	r0, #1
 8000fa8:	2000      	movhi	r0, #0
 8000faa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fae:	bf00      	nop

08000fb0 <__aeabi_fcmpgt>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff ffc8 	bl	8000f48 <__aeabi_cfrcmple>
 8000fb8:	bf34      	ite	cc
 8000fba:	2001      	movcc	r0, #1
 8000fbc:	2000      	movcs	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_f2iz>:
 8000fc4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fcc:	d30f      	bcc.n	8000fee <__aeabi_f2iz+0x2a>
 8000fce:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fd6:	d90d      	bls.n	8000ff4 <__aeabi_f2iz+0x30>
 8000fd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fe0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fe4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe8:	bf18      	it	ne
 8000fea:	4240      	negne	r0, r0
 8000fec:	4770      	bx	lr
 8000fee:	f04f 0000 	mov.w	r0, #0
 8000ff2:	4770      	bx	lr
 8000ff4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ff8:	d101      	bne.n	8000ffe <__aeabi_f2iz+0x3a>
 8000ffa:	0242      	lsls	r2, r0, #9
 8000ffc:	d105      	bne.n	800100a <__aeabi_f2iz+0x46>
 8000ffe:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001002:	bf08      	it	eq
 8001004:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001008:	4770      	bx	lr
 800100a:	f04f 0000 	mov.w	r0, #0
 800100e:	4770      	bx	lr

08001010 <_ZN5GY_25C1ER20__UART_HandleTypeDef>:
#include "GY_25.h"

GY_25::GY_25(UART_HandleTypeDef& huart) : huart(huart) {
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	22aa      	movs	r2, #170	@ 0xaa
 800101e:	709a      	strb	r2, [r3, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2255      	movs	r2, #85	@ 0x55
 8001024:	70da      	strb	r2, [r3, #3]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	61da      	str	r2, [r3, #28]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	621a      	str	r2, [r3, #32]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2200      	movs	r2, #0
 8001036:	625a      	str	r2, [r3, #36]	@ 0x24
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	629a      	str	r2, [r3, #40]	@ 0x28
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	631a      	str	r2, [r3, #48]	@ 0x30
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	635a      	str	r2, [r3, #52]	@ 0x34
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	639a      	str	r2, [r3, #56]	@ 0x38
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	641a      	str	r2, [r3, #64]	@ 0x40
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4a09      	ldr	r2, [pc, #36]	@ (8001090 <_ZN5GY_25C1ER20__UART_HandleTypeDef+0x80>)
 800106c:	8812      	ldrh	r2, [r2, #0]
 800106e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  this->counts_per_revolution = 65536;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001078:	619a      	str	r2, [r3, #24]
  this->count_per_reset = 65536;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001080:	615a      	str	r2, [r3, #20]
}
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4618      	mov	r0, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	08005c78 	.word	0x08005c78
 8001094:	00000000 	.word	0x00000000

08001098 <_ZN5GY_2513update_countsEv>:
GY_25::GY_25(UART_HandleTypeDef& huart, uint32_t counts_per_revolution, uint32_t count_per_reset) : huart(huart) {
  this->counts_per_revolution = counts_per_revolution;
  this->count_per_reset = count_per_reset;
}

void GY_25::update_counts() {
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
//    channel.write(query_mode, sizeof(query_mode));
//    channel.readBytes(received_data, 8);
	HAL_UART_Transmit(&huart, query_mode, 2, HAL_MAX_DELAY);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	2202      	movs	r2, #2
 80010b0:	f002 ff60 	bl	8003f74 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart, received_data, 8, 200);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	1d19      	adds	r1, r3, #4
 80010bc:	23c8      	movs	r3, #200	@ 0xc8
 80010be:	2208      	movs	r2, #8
 80010c0:	f002 ffe3 	bl	800408a <HAL_UART_Receive>

    for (uint8_t i = 0; i < 8; i++) {
 80010c4:	2300      	movs	r3, #0
 80010c6:	77fb      	strb	r3, [r7, #31]
 80010c8:	e032      	b.n	8001130 <_ZN5GY_2513update_countsEv+0x98>
        if (received_data[i] == startbit && received_data[(i + 7) % 8] == stopbit) {
 80010ca:	7ffb      	ldrb	r3, [r7, #31]
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	791a      	ldrb	r2, [r3, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	789b      	ldrb	r3, [r3, #2]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d127      	bne.n	800112a <_ZN5GY_2513update_countsEv+0x92>
 80010da:	7ffb      	ldrb	r3, [r7, #31]
 80010dc:	3307      	adds	r3, #7
 80010de:	425a      	negs	r2, r3
 80010e0:	f003 0307 	and.w	r3, r3, #7
 80010e4:	f002 0207 	and.w	r2, r2, #7
 80010e8:	bf58      	it	pl
 80010ea:	4253      	negpl	r3, r2
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	4413      	add	r3, r2
 80010f0:	791a      	ldrb	r2, [r3, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	78db      	ldrb	r3, [r3, #3]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d117      	bne.n	800112a <_ZN5GY_2513update_countsEv+0x92>
            for (uint8_t j = 0; j < 8; j++) {
 80010fa:	2300      	movs	r3, #0
 80010fc:	77bb      	strb	r3, [r7, #30]
 80010fe:	e010      	b.n	8001122 <_ZN5GY_2513update_countsEv+0x8a>
                ordered_data[j] = received_data[(i + j) % 8];
 8001100:	7ffa      	ldrb	r2, [r7, #31]
 8001102:	7fbb      	ldrb	r3, [r7, #30]
 8001104:	4413      	add	r3, r2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	f003 0207 	and.w	r2, r3, #7
 800110c:	7fbb      	ldrb	r3, [r7, #30]
 800110e:	6879      	ldr	r1, [r7, #4]
 8001110:	440a      	add	r2, r1
 8001112:	7911      	ldrb	r1, [r2, #4]
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	4413      	add	r3, r2
 8001118:	460a      	mov	r2, r1
 800111a:	731a      	strb	r2, [r3, #12]
            for (uint8_t j = 0; j < 8; j++) {
 800111c:	7fbb      	ldrb	r3, [r7, #30]
 800111e:	3301      	adds	r3, #1
 8001120:	77bb      	strb	r3, [r7, #30]
 8001122:	7fbb      	ldrb	r3, [r7, #30]
 8001124:	2b07      	cmp	r3, #7
 8001126:	d9eb      	bls.n	8001100 <_ZN5GY_2513update_countsEv+0x68>
            }
            break;
 8001128:	e005      	b.n	8001136 <_ZN5GY_2513update_countsEv+0x9e>
    for (uint8_t i = 0; i < 8; i++) {
 800112a:	7ffb      	ldrb	r3, [r7, #31]
 800112c:	3301      	adds	r3, #1
 800112e:	77fb      	strb	r3, [r7, #31]
 8001130:	7ffb      	ldrb	r3, [r7, #31]
 8001132:	2b07      	cmp	r3, #7
 8001134:	d9c9      	bls.n	80010ca <_ZN5GY_2513update_countsEv+0x32>
        }
    }

    int last_x_angle_count = x_angle_count;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	61bb      	str	r3, [r7, #24]
    x_angle_count = ( (ordered_data[1] << 8) | ordered_data[2] );
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7b5b      	ldrb	r3, [r3, #13]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	7b92      	ldrb	r2, [r2, #14]
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	61da      	str	r2, [r3, #28]
    int last_y_angle_count = y_angle_count;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001150:	617b      	str	r3, [r7, #20]
    y_angle_count = ( (ordered_data[3] << 8) | ordered_data[4] );
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7bdb      	ldrb	r3, [r3, #15]
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	7c12      	ldrb	r2, [r2, #16]
 800115c:	431a      	orrs	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	625a      	str	r2, [r3, #36]	@ 0x24
    int last_z_angle_count = z_angle_count;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001166:	613b      	str	r3, [r7, #16]
    z_angle_count = ( (ordered_data[5] << 8) | ordered_data[6] );
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	7c5b      	ldrb	r3, [r3, #17]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	7c92      	ldrb	r2, [r2, #18]
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	62da      	str	r2, [r3, #44]	@ 0x2c

    int upper_threshold = 0.8 * this->count_per_reset;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f929 	bl	80003d4 <__aeabi_ui2d>
 8001182:	a33d      	add	r3, pc, #244	@ (adr r3, 8001278 <_ZN5GY_2513update_countsEv+0x1e0>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff f99e 	bl	80004c8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fbaa 	bl	80008ec <__aeabi_d2iz>
 8001198:	4603      	mov	r3, r0
 800119a:	60fb      	str	r3, [r7, #12]
    int lower_threshold = 0.2 * this->count_per_reset;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f917 	bl	80003d4 <__aeabi_ui2d>
 80011a6:	a336      	add	r3, pc, #216	@ (adr r3, 8001280 <_ZN5GY_2513update_countsEv+0x1e8>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff f98c 	bl	80004c8 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	f7ff fb98 	bl	80008ec <__aeabi_d2iz>
 80011bc:	4603      	mov	r3, r0
 80011be:	60bb      	str	r3, [r7, #8]

    if (last_x_angle_count > upper_threshold && x_angle_count < lower_threshold){
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	dd0a      	ble.n	80011de <_ZN5GY_2513update_countsEv+0x146>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69db      	ldr	r3, [r3, #28]
 80011cc:	68ba      	ldr	r2, [r7, #8]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	dd05      	ble.n	80011de <_ZN5GY_2513update_countsEv+0x146>
      x_angle_reset_count += 1;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	1c5a      	adds	r2, r3, #1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	621a      	str	r2, [r3, #32]
 80011dc:	e00d      	b.n	80011fa <_ZN5GY_2513update_countsEv+0x162>
    }
    else if (x_angle_count > upper_threshold && last_x_angle_count < lower_threshold){
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	da08      	bge.n	80011fa <_ZN5GY_2513update_countsEv+0x162>
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	da04      	bge.n	80011fa <_ZN5GY_2513update_countsEv+0x162>
      x_angle_reset_count -= 1;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	621a      	str	r2, [r3, #32]
    }

    if (last_y_angle_count > upper_threshold && y_angle_count < lower_threshold) y_angle_reset_count += 1;
 80011fa:	697a      	ldr	r2, [r7, #20]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	429a      	cmp	r2, r3
 8001200:	dd0a      	ble.n	8001218 <_ZN5GY_2513update_countsEv+0x180>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	429a      	cmp	r2, r3
 800120a:	dd05      	ble.n	8001218 <_ZN5GY_2513update_countsEv+0x180>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001210:	1c5a      	adds	r2, r3, #1
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	629a      	str	r2, [r3, #40]	@ 0x28
 8001216:	e00d      	b.n	8001234 <_ZN5GY_2513update_countsEv+0x19c>
    else if (y_angle_count > upper_threshold && last_y_angle_count < lower_threshold) y_angle_reset_count -= 1;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	429a      	cmp	r2, r3
 8001220:	da08      	bge.n	8001234 <_ZN5GY_2513update_countsEv+0x19c>
 8001222:	697a      	ldr	r2, [r7, #20]
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	429a      	cmp	r2, r3
 8001228:	da04      	bge.n	8001234 <_ZN5GY_2513update_countsEv+0x19c>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122e:	1e5a      	subs	r2, r3, #1
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	629a      	str	r2, [r3, #40]	@ 0x28

    if (last_z_angle_count > upper_threshold && z_angle_count < lower_threshold) z_angle_reset_count += 1;
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	429a      	cmp	r2, r3
 800123a:	dd0a      	ble.n	8001252 <_ZN5GY_2513update_countsEv+0x1ba>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	dd05      	ble.n	8001252 <_ZN5GY_2513update_countsEv+0x1ba>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	631a      	str	r2, [r3, #48]	@ 0x30
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
}
 8001250:	e00d      	b.n	800126e <_ZN5GY_2513update_countsEv+0x1d6>
    else if (z_angle_count > upper_threshold && last_z_angle_count < lower_threshold) z_angle_reset_count -= 1;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001256:	68fa      	ldr	r2, [r7, #12]
 8001258:	429a      	cmp	r2, r3
 800125a:	da08      	bge.n	800126e <_ZN5GY_2513update_countsEv+0x1d6>
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	429a      	cmp	r2, r3
 8001262:	da04      	bge.n	800126e <_ZN5GY_2513update_countsEv+0x1d6>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800126e:	bf00      	nop
 8001270:	3720      	adds	r7, #32
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	9999999a 	.word	0x9999999a
 800127c:	3fe99999 	.word	0x3fe99999
 8001280:	9999999a 	.word	0x9999999a
 8001284:	3fc99999 	.word	0x3fc99999

08001288 <_ZN5GY_2513update_anglesEv>:

void GY_25::update_angles() {
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b087      	sub	sp, #28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  int total_x_count = this->get_x_revolution_counts();
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f000 f857 	bl	8001344 <_ZN5GY_2523get_x_revolution_countsEv>
 8001296:	6178      	str	r0, [r7, #20]
  int total_y_count = this->get_y_revolution_counts();
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 f865 	bl	8001368 <_ZN5GY_2523get_y_revolution_countsEv>
 800129e:	6138      	str	r0, [r7, #16]
  int total_z_count = this->get_z_revolution_counts();
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f000 f873 	bl	800138c <_ZN5GY_2523get_z_revolution_countsEv>
 80012a6:	60f8      	str	r0, [r7, #12]

  this->x_angle = (float) total_x_count * 360 / counts_per_revolution;
 80012a8:	6978      	ldr	r0, [r7, #20]
 80012aa:	f7ff fc71 	bl	8000b90 <__aeabi_i2f>
 80012ae:	4603      	mov	r3, r0
 80012b0:	4923      	ldr	r1, [pc, #140]	@ (8001340 <_ZN5GY_2513update_anglesEv+0xb8>)
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fcc0 	bl	8000c38 <__aeabi_fmul>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461c      	mov	r4, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fc61 	bl	8000b88 <__aeabi_ui2f>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4619      	mov	r1, r3
 80012ca:	4620      	mov	r0, r4
 80012cc:	f7ff fd68 	bl	8000da0 <__aeabi_fdiv>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	635a      	str	r2, [r3, #52]	@ 0x34
  this->y_angle = (float) total_y_count * 360 / counts_per_revolution;
 80012d8:	6938      	ldr	r0, [r7, #16]
 80012da:	f7ff fc59 	bl	8000b90 <__aeabi_i2f>
 80012de:	4603      	mov	r3, r0
 80012e0:	4917      	ldr	r1, [pc, #92]	@ (8001340 <_ZN5GY_2513update_anglesEv+0xb8>)
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fca8 	bl	8000c38 <__aeabi_fmul>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461c      	mov	r4, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fc49 	bl	8000b88 <__aeabi_ui2f>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4619      	mov	r1, r3
 80012fa:	4620      	mov	r0, r4
 80012fc:	f7ff fd50 	bl	8000da0 <__aeabi_fdiv>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	639a      	str	r2, [r3, #56]	@ 0x38
  this->z_angle = (float) total_z_count * 360 / counts_per_revolution;
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f7ff fc41 	bl	8000b90 <__aeabi_i2f>
 800130e:	4603      	mov	r3, r0
 8001310:	490b      	ldr	r1, [pc, #44]	@ (8001340 <_ZN5GY_2513update_anglesEv+0xb8>)
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fc90 	bl	8000c38 <__aeabi_fmul>
 8001318:	4603      	mov	r3, r0
 800131a:	461c      	mov	r4, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fc31 	bl	8000b88 <__aeabi_ui2f>
 8001326:	4603      	mov	r3, r0
 8001328:	4619      	mov	r1, r3
 800132a:	4620      	mov	r0, r4
 800132c:	f7ff fd38 	bl	8000da0 <__aeabi_fdiv>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001338:	bf00      	nop
 800133a:	371c      	adds	r7, #28
 800133c:	46bd      	mov	sp, r7
 800133e:	bd90      	pop	{r4, r7, pc}
 8001340:	43b40000 	.word	0x43b40000

08001344 <_ZN5GY_2523get_x_revolution_countsEv>:

int GY_25::get_x_revolution_counts() {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * x_angle_reset_count) + x_angle_count;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	6a12      	ldr	r2, [r2, #32]
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	69d2      	ldr	r2, [r2, #28]
 800135c:	4413      	add	r3, r2
}
 800135e:	4618      	mov	r0, r3
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <_ZN5GY_2523get_y_revolution_countsEv>:

int GY_25::get_y_revolution_counts() {
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * y_angle_reset_count) + y_angle_count;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001380:	4413      	add	r3, r2
}
 8001382:	4618      	mov	r0, r3
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr

0800138c <_ZN5GY_2523get_z_revolution_countsEv>:

int GY_25::get_z_revolution_counts() {
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
    return (this->counts_per_revolution * z_angle_reset_count) + z_angle_count;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80013a4:	4413      	add	r3, r2
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>:
#include "Motor.h"
#include "stdlib.h"


MOTOR::MOTOR(UART_HandleTypeDef& huart, uint8_t motor_id) : huart(huart), motor_id(motor_id){
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	4613      	mov	r3, r2
 80013bc:	71fb      	strb	r3, [r7, #7]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	79fa      	ldrb	r2, [r7, #7]
 80013c8:	711a      	strb	r2, [r3, #4]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2280      	movs	r2, #128	@ 0x80
 80013ce:	715a      	strb	r2, [r3, #5]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2255      	movs	r2, #85	@ 0x55
 80013d4:	719a      	strb	r2, [r3, #6]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2200      	movs	r2, #0
 80013da:	71da      	strb	r2, [r3, #7]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2200      	movs	r2, #0
 80013e0:	721a      	strb	r2, [r3, #8]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2200      	movs	r2, #0
 80013e6:	725a      	strb	r2, [r3, #9]

}
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4618      	mov	r0, r3
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <_ZN5MOTOR10motor_initEv>:

void MOTOR::motor_init(){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	packet[1] = motor_id;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	791a      	ldrb	r2, [r3, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	71da      	strb	r2, [r3, #7]
	HAL_UART_Transmit(&huart, &dummy_byte, 1, HAL_MAX_DELAY);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6818      	ldr	r0, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	1d59      	adds	r1, r3, #5
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	2201      	movs	r2, #1
 8001412:	f002 fdaf 	bl	8003f74 <HAL_UART_Transmit>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <_ZN5MOTOR9set_speedEf>:
	packet[2] = 127;
	packet[3] = packet[0] + packet[1] + packet[2];
	HAL_UART_Transmit(&huart, packet, 4, HAL_MAX_DELAY);
}

void MOTOR::set_speed(float percentage){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
	// 100 is clockwise, -100 is anti_clockwise and 0 is break
	if (percentage > 100) {
 800142a:	4923      	ldr	r1, [pc, #140]	@ (80014b8 <_ZN5MOTOR9set_speedEf+0x98>)
 800142c:	6838      	ldr	r0, [r7, #0]
 800142e:	f7ff fdbf 	bl	8000fb0 <__aeabi_fcmpgt>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d002      	beq.n	800143e <_ZN5MOTOR9set_speedEf+0x1e>
		percentage = 100;
 8001438:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <_ZN5MOTOR9set_speedEf+0x98>)
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	e008      	b.n	8001450 <_ZN5MOTOR9set_speedEf+0x30>
	} else if (percentage < -100) {
 800143e:	491f      	ldr	r1, [pc, #124]	@ (80014bc <_ZN5MOTOR9set_speedEf+0x9c>)
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff fd97 	bl	8000f74 <__aeabi_fcmplt>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <_ZN5MOTOR9set_speedEf+0x30>
		percentage = -100;
 800144c:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <_ZN5MOTOR9set_speedEf+0x9c>)
 800144e:	603b      	str	r3, [r7, #0]
	}
	packet[2] = (uint8_t)((percentage + 100)*1.275);
 8001450:	4919      	ldr	r1, [pc, #100]	@ (80014b8 <_ZN5MOTOR9set_speedEf+0x98>)
 8001452:	6838      	ldr	r0, [r7, #0]
 8001454:	f7ff fae8 	bl	8000a28 <__addsf3>
 8001458:	4603      	mov	r3, r0
 800145a:	4618      	mov	r0, r3
 800145c:	f7fe ffdc 	bl	8000418 <__aeabi_f2d>
 8001460:	a313      	add	r3, pc, #76	@ (adr r3, 80014b0 <_ZN5MOTOR9set_speedEf+0x90>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f82f 	bl	80004c8 <__aeabi_dmul>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	f7ff fa63 	bl	800093c <__aeabi_d2uiz>
 8001476:	4603      	mov	r3, r0
 8001478:	b2da      	uxtb	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	721a      	strb	r2, [r3, #8]
	packet[3] = packet[0] + packet[1] + packet[2];
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	799a      	ldrb	r2, [r3, #6]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	79db      	ldrb	r3, [r3, #7]
 8001486:	4413      	add	r3, r2
 8001488:	b2da      	uxtb	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	7a1b      	ldrb	r3, [r3, #8]
 800148e:	4413      	add	r3, r2
 8001490:	b2da      	uxtb	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	725a      	strb	r2, [r3, #9]
	HAL_UART_Transmit(&huart, packet, 4, HAL_MAX_DELAY);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6818      	ldr	r0, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	1d99      	adds	r1, r3, #6
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2204      	movs	r2, #4
 80014a4:	f002 fd66 	bl	8003f74 <HAL_UART_Transmit>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	66666666 	.word	0x66666666
 80014b4:	3ff46666 	.word	0x3ff46666
 80014b8:	42c80000 	.word	0x42c80000
 80014bc:	c2c80000 	.word	0xc2c80000

080014c0 <_ZN3PIDC1Eddd>:
#include "PID.h"

PID::PID(double Kp, double Ki, double Kd) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	e9c7 2300 	strd	r2, r3, [r7]
    kp = Kp;
 80014cc:	68f9      	ldr	r1, [r7, #12]
 80014ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014d2:	e9c1 2300 	strd	r2, r3, [r1]
    ki = Ki;
 80014d6:	68f9      	ldr	r1, [r7, #12]
 80014d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014dc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    kd = Kd;
 80014e0:	68f9      	ldr	r1, [r7, #12]
 80014e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014e6:	e9c1 2304 	strd	r2, r3, [r1, #16]
    integral = 0;
 80014ea:	68f9      	ldr	r1, [r7, #12]
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    prevError = 0;
 80014f8:	68f9      	ldr	r1, [r7, #12]
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	f04f 0300 	mov.w	r3, #0
 8001502:	e9c1 2308 	strd	r2, r3, [r1, #32]
    prevTime = HAL_GetTick();
 8001506:	f001 f8fb 	bl	8002700 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f003 fd70 	bl	8005008 <cosf>
 8001528:	4603      	mov	r3, r0
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001532:	b580      	push	{r7, lr}
 8001534:	b082      	sub	sp, #8
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f003 fd9c 	bl	8005078 <sinf>
 8001540:	4603      	mov	r3, r0
 8001542:	4618      	mov	r0, r3
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <_ZN18QuadBaseKinematicsC1Ev>:
#include "QuadBase.h"
#include "Motor.h"
#include "math.h"

// Constructor: Initialize with references to existing MOTOR objects
QuadBaseKinematics::QuadBaseKinematics() {
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a07      	ldr	r2, [pc, #28]	@ (800157c <_ZN18QuadBaseKinematicsC1Ev+0x30>)
 8001560:	625a      	str	r2, [r3, #36]	@ 0x24
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a06      	ldr	r2, [pc, #24]	@ (8001580 <_ZN18QuadBaseKinematicsC1Ev+0x34>)
 8001566:	629a      	str	r2, [r3, #40]	@ 0x28
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a06      	ldr	r2, [pc, #24]	@ (8001584 <_ZN18QuadBaseKinematicsC1Ev+0x38>)
 800156c:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4618      	mov	r0, r3
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	3fc90fdb 	.word	0x3fc90fdb
 8001580:	40490fdb 	.word	0x40490fdb
 8001584:	4096cbe4 	.word	0x4096cbe4

08001588 <_ZN18QuadBaseKinematics17set_speed_scalersEffff>:

void QuadBaseKinematics::set_speed_scalers(float motor1_base_speed, float motor2_base_speed, float motor3_base_speed, float motor4_base_speed) {
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
 8001594:	603b      	str	r3, [r7, #0]
	this->motor1_base_speed = motor1_base_speed;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	601a      	str	r2, [r3, #0]
	this->motor2_base_speed = motor2_base_speed;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	605a      	str	r2, [r3, #4]
	this->motor3_base_speed = motor3_base_speed;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	609a      	str	r2, [r3, #8]
	this->motor4_base_speed = motor4_base_speed;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	60da      	str	r2, [r3, #12]
}
 80015ae:	bf00      	nop
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <_ZN18QuadBaseKinematics16calculate_speedsEffff>:

void QuadBaseKinematics::calculate_speeds(float current_angle, float change_in_x, float change_in_y, float change_in_angle) {
 80015b8:	b5b0      	push	{r4, r5, r7, lr}
 80015ba:	b08a      	sub	sp, #40	@ 0x28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
 80015c4:	603b      	str	r3, [r7, #0]
	if (current_angle == 0 && change_in_x == 0 && change_in_y == 0 && change_in_angle == 0){
 80015c6:	f04f 0100 	mov.w	r1, #0
 80015ca:	68b8      	ldr	r0, [r7, #8]
 80015cc:	f7ff fcc8 	bl	8000f60 <__aeabi_fcmpeq>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d01b      	beq.n	800160e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 80015d6:	f04f 0100 	mov.w	r1, #0
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff fcc0 	bl	8000f60 <__aeabi_fcmpeq>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d013      	beq.n	800160e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 80015e6:	f04f 0100 	mov.w	r1, #0
 80015ea:	6838      	ldr	r0, [r7, #0]
 80015ec:	f7ff fcb8 	bl	8000f60 <__aeabi_fcmpeq>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
 80015f6:	f04f 0100 	mov.w	r1, #0
 80015fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80015fc:	f7ff fcb0 	bl	8000f60 <__aeabi_fcmpeq>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x56>
		this->brake();
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f000 f9a0 	bl	800194c <_ZN18QuadBaseKinematics5brakeEv>
		return;
 800160c:	e19a      	b.n	8001944 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x38c>
	}
	float s1 = (-sin(current_angle+alpha1)*cos(current_angle)*change_in_x) + (cos(current_angle+alpha1)*cos(current_angle)*change_in_y) + (0.3125*change_in_angle);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	68b9      	ldr	r1, [r7, #8]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fa07 	bl	8000a28 <__addsf3>
 800161a:	4603      	mov	r3, r0
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff88 	bl	8001532 <_ZSt3sinf>
 8001622:	4603      	mov	r3, r0
 8001624:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001628:	68b8      	ldr	r0, [r7, #8]
 800162a:	f7ff ff76 	bl	800151a <_ZSt3cosf>
 800162e:	4603      	mov	r3, r0
 8001630:	4619      	mov	r1, r3
 8001632:	4620      	mov	r0, r4
 8001634:	f7ff fb00 	bl	8000c38 <__aeabi_fmul>
 8001638:	4603      	mov	r3, r0
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fafb 	bl	8000c38 <__aeabi_fmul>
 8001642:	4603      	mov	r3, r0
 8001644:	461d      	mov	r5, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	68b9      	ldr	r1, [r7, #8]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff f9eb 	bl	8000a28 <__addsf3>
 8001652:	4603      	mov	r3, r0
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff60 	bl	800151a <_ZSt3cosf>
 800165a:	4604      	mov	r4, r0
 800165c:	68b8      	ldr	r0, [r7, #8]
 800165e:	f7ff ff5c 	bl	800151a <_ZSt3cosf>
 8001662:	4603      	mov	r3, r0
 8001664:	4619      	mov	r1, r3
 8001666:	4620      	mov	r0, r4
 8001668:	f7ff fae6 	bl	8000c38 <__aeabi_fmul>
 800166c:	4603      	mov	r3, r0
 800166e:	6839      	ldr	r1, [r7, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fae1 	bl	8000c38 <__aeabi_fmul>
 8001676:	4603      	mov	r3, r0
 8001678:	4619      	mov	r1, r3
 800167a:	4628      	mov	r0, r5
 800167c:	f7ff f9d4 	bl	8000a28 <__addsf3>
 8001680:	4603      	mov	r3, r0
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fec8 	bl	8000418 <__aeabi_f2d>
 8001688:	4604      	mov	r4, r0
 800168a:	460d      	mov	r5, r1
 800168c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800168e:	f7fe fec3 	bl	8000418 <__aeabi_f2d>
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	4baa      	ldr	r3, [pc, #680]	@ (8001940 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x388>)
 8001698:	f7fe ff16 	bl	80004c8 <__aeabi_dmul>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4620      	mov	r0, r4
 80016a2:	4629      	mov	r1, r5
 80016a4:	f7fe fd5a 	bl	800015c <__adddf3>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	f7ff f964 	bl	800097c <__aeabi_d2f>
 80016b4:	4603      	mov	r3, r0
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
	float s2 = (-sin(current_angle+alpha2)*cos(current_angle)*change_in_x) + (cos(current_angle+alpha2)*cos(current_angle)*change_in_y) + (0.3125*change_in_angle);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff f9b2 	bl	8000a28 <__addsf3>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff33 	bl	8001532 <_ZSt3sinf>
 80016cc:	4603      	mov	r3, r0
 80016ce:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80016d2:	68b8      	ldr	r0, [r7, #8]
 80016d4:	f7ff ff21 	bl	800151a <_ZSt3cosf>
 80016d8:	4603      	mov	r3, r0
 80016da:	4619      	mov	r1, r3
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff faab 	bl	8000c38 <__aeabi_fmul>
 80016e2:	4603      	mov	r3, r0
 80016e4:	6879      	ldr	r1, [r7, #4]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff faa6 	bl	8000c38 <__aeabi_fmul>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461d      	mov	r5, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff f996 	bl	8000a28 <__addsf3>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff ff0b 	bl	800151a <_ZSt3cosf>
 8001704:	4604      	mov	r4, r0
 8001706:	68b8      	ldr	r0, [r7, #8]
 8001708:	f7ff ff07 	bl	800151a <_ZSt3cosf>
 800170c:	4603      	mov	r3, r0
 800170e:	4619      	mov	r1, r3
 8001710:	4620      	mov	r0, r4
 8001712:	f7ff fa91 	bl	8000c38 <__aeabi_fmul>
 8001716:	4603      	mov	r3, r0
 8001718:	6839      	ldr	r1, [r7, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fa8c 	bl	8000c38 <__aeabi_fmul>
 8001720:	4603      	mov	r3, r0
 8001722:	4619      	mov	r1, r3
 8001724:	4628      	mov	r0, r5
 8001726:	f7ff f97f 	bl	8000a28 <__addsf3>
 800172a:	4603      	mov	r3, r0
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fe73 	bl	8000418 <__aeabi_f2d>
 8001732:	4604      	mov	r4, r0
 8001734:	460d      	mov	r5, r1
 8001736:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001738:	f7fe fe6e 	bl	8000418 <__aeabi_f2d>
 800173c:	f04f 0200 	mov.w	r2, #0
 8001740:	4b7f      	ldr	r3, [pc, #508]	@ (8001940 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x388>)
 8001742:	f7fe fec1 	bl	80004c8 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4620      	mov	r0, r4
 800174c:	4629      	mov	r1, r5
 800174e:	f7fe fd05 	bl	800015c <__adddf3>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff f90f 	bl	800097c <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	623b      	str	r3, [r7, #32]
	float s3 = (-sin(current_angle+alpha3)*cos(current_angle)*change_in_x) + (cos(current_angle+alpha3)*cos(current_angle)*change_in_y) + (0.3125*change_in_angle);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001766:	68b9      	ldr	r1, [r7, #8]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff f95d 	bl	8000a28 <__addsf3>
 800176e:	4603      	mov	r3, r0
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fede 	bl	8001532 <_ZSt3sinf>
 8001776:	4603      	mov	r3, r0
 8001778:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 800177c:	68b8      	ldr	r0, [r7, #8]
 800177e:	f7ff fecc 	bl	800151a <_ZSt3cosf>
 8001782:	4603      	mov	r3, r0
 8001784:	4619      	mov	r1, r3
 8001786:	4620      	mov	r0, r4
 8001788:	f7ff fa56 	bl	8000c38 <__aeabi_fmul>
 800178c:	4603      	mov	r3, r0
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fa51 	bl	8000c38 <__aeabi_fmul>
 8001796:	4603      	mov	r3, r0
 8001798:	461d      	mov	r5, r3
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179e:	68b9      	ldr	r1, [r7, #8]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff f941 	bl	8000a28 <__addsf3>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff feb6 	bl	800151a <_ZSt3cosf>
 80017ae:	4604      	mov	r4, r0
 80017b0:	68b8      	ldr	r0, [r7, #8]
 80017b2:	f7ff feb2 	bl	800151a <_ZSt3cosf>
 80017b6:	4603      	mov	r3, r0
 80017b8:	4619      	mov	r1, r3
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff fa3c 	bl	8000c38 <__aeabi_fmul>
 80017c0:	4603      	mov	r3, r0
 80017c2:	6839      	ldr	r1, [r7, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fa37 	bl	8000c38 <__aeabi_fmul>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4619      	mov	r1, r3
 80017ce:	4628      	mov	r0, r5
 80017d0:	f7ff f92a 	bl	8000a28 <__addsf3>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fe1e 	bl	8000418 <__aeabi_f2d>
 80017dc:	4604      	mov	r4, r0
 80017de:	460d      	mov	r5, r1
 80017e0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80017e2:	f7fe fe19 	bl	8000418 <__aeabi_f2d>
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b55      	ldr	r3, [pc, #340]	@ (8001940 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x388>)
 80017ec:	f7fe fe6c 	bl	80004c8 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4620      	mov	r0, r4
 80017f6:	4629      	mov	r1, r5
 80017f8:	f7fe fcb0 	bl	800015c <__adddf3>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f8ba 	bl	800097c <__aeabi_d2f>
 8001808:	4603      	mov	r3, r0
 800180a:	61fb      	str	r3, [r7, #28]
	float s4 = (-sin(current_angle+alpha4)*cos(current_angle)*change_in_x) + (cos(current_angle+alpha4)*cos(current_angle)*change_in_y) + (0.3125*change_in_angle);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001810:	68b9      	ldr	r1, [r7, #8]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff f908 	bl	8000a28 <__addsf3>
 8001818:	4603      	mov	r3, r0
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fe89 	bl	8001532 <_ZSt3sinf>
 8001820:	4603      	mov	r3, r0
 8001822:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 8001826:	68b8      	ldr	r0, [r7, #8]
 8001828:	f7ff fe77 	bl	800151a <_ZSt3cosf>
 800182c:	4603      	mov	r3, r0
 800182e:	4619      	mov	r1, r3
 8001830:	4620      	mov	r0, r4
 8001832:	f7ff fa01 	bl	8000c38 <__aeabi_fmul>
 8001836:	4603      	mov	r3, r0
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff f9fc 	bl	8000c38 <__aeabi_fmul>
 8001840:	4603      	mov	r3, r0
 8001842:	461d      	mov	r5, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff f8ec 	bl	8000a28 <__addsf3>
 8001850:	4603      	mov	r3, r0
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fe61 	bl	800151a <_ZSt3cosf>
 8001858:	4604      	mov	r4, r0
 800185a:	68b8      	ldr	r0, [r7, #8]
 800185c:	f7ff fe5d 	bl	800151a <_ZSt3cosf>
 8001860:	4603      	mov	r3, r0
 8001862:	4619      	mov	r1, r3
 8001864:	4620      	mov	r0, r4
 8001866:	f7ff f9e7 	bl	8000c38 <__aeabi_fmul>
 800186a:	4603      	mov	r3, r0
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff f9e2 	bl	8000c38 <__aeabi_fmul>
 8001874:	4603      	mov	r3, r0
 8001876:	4619      	mov	r1, r3
 8001878:	4628      	mov	r0, r5
 800187a:	f7ff f8d5 	bl	8000a28 <__addsf3>
 800187e:	4603      	mov	r3, r0
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fdc9 	bl	8000418 <__aeabi_f2d>
 8001886:	4604      	mov	r4, r0
 8001888:	460d      	mov	r5, r1
 800188a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800188c:	f7fe fdc4 	bl	8000418 <__aeabi_f2d>
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	4b2a      	ldr	r3, [pc, #168]	@ (8001940 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x388>)
 8001896:	f7fe fe17 	bl	80004c8 <__aeabi_dmul>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4620      	mov	r0, r4
 80018a0:	4629      	mov	r1, r5
 80018a2:	f7fe fc5b 	bl	800015c <__adddf3>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	f7ff f865 	bl	800097c <__aeabi_d2f>
 80018b2:	4603      	mov	r3, r0
 80018b4:	61bb      	str	r3, [r7, #24]
	float max = 1;
 80018b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80018ba:	617b      	str	r3, [r7, #20]
	s1 *= motor1_base_speed/max;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6979      	ldr	r1, [r7, #20]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fa6c 	bl	8000da0 <__aeabi_fdiv>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4619      	mov	r1, r3
 80018cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018ce:	f7ff f9b3 	bl	8000c38 <__aeabi_fmul>
 80018d2:	4603      	mov	r3, r0
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
	s2 *= motor2_base_speed/max;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	6979      	ldr	r1, [r7, #20]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fa5f 	bl	8000da0 <__aeabi_fdiv>
 80018e2:	4603      	mov	r3, r0
 80018e4:	4619      	mov	r1, r3
 80018e6:	6a38      	ldr	r0, [r7, #32]
 80018e8:	f7ff f9a6 	bl	8000c38 <__aeabi_fmul>
 80018ec:	4603      	mov	r3, r0
 80018ee:	623b      	str	r3, [r7, #32]
	s3 *= motor3_base_speed/max;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	6979      	ldr	r1, [r7, #20]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fa52 	bl	8000da0 <__aeabi_fdiv>
 80018fc:	4603      	mov	r3, r0
 80018fe:	4619      	mov	r1, r3
 8001900:	69f8      	ldr	r0, [r7, #28]
 8001902:	f7ff f999 	bl	8000c38 <__aeabi_fmul>
 8001906:	4603      	mov	r3, r0
 8001908:	61fb      	str	r3, [r7, #28]
	s4 *= motor4_base_speed/max;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	6979      	ldr	r1, [r7, #20]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fa45 	bl	8000da0 <__aeabi_fdiv>
 8001916:	4603      	mov	r3, r0
 8001918:	4619      	mov	r1, r3
 800191a:	69b8      	ldr	r0, [r7, #24]
 800191c:	f7ff f98c 	bl	8000c38 <__aeabi_fmul>
 8001920:	4603      	mov	r3, r0
 8001922:	61bb      	str	r3, [r7, #24]
	this->speed1 = s1;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001928:	611a      	str	r2, [r3, #16]
	this->speed2 = s2;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6a3a      	ldr	r2, [r7, #32]
 800192e:	615a      	str	r2, [r3, #20]
	this->speed3 = s3;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	69fa      	ldr	r2, [r7, #28]
 8001934:	619a      	str	r2, [r3, #24]
	this->speed4 = s4;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	61da      	str	r2, [r3, #28]
 800193c:	e002      	b.n	8001944 <_ZN18QuadBaseKinematics16calculate_speedsEffff+0x38c>
 800193e:	bf00      	nop
 8001940:	3fd40000 	.word	0x3fd40000
}
 8001944:	3728      	adds	r7, #40	@ 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bdb0      	pop	{r4, r5, r7, pc}
 800194a:	bf00      	nop

0800194c <_ZN18QuadBaseKinematics5brakeEv>:

void QuadBaseKinematics::brake() {
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	this->speed1 = 0;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f04f 0200 	mov.w	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
	this->speed2 = 0;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f04f 0200 	mov.w	r2, #0
 8001962:	615a      	str	r2, [r3, #20]
	this->speed3 = 0;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
	this->speed4 = 0;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	61da      	str	r2, [r3, #28]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
	...

08001980 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001980:	b5b0      	push	{r4, r5, r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001986:	f000 fe63 	bl	8002650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800198a:	f000 f9c7 	bl	8001d1c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800198e:	f000 fb3b 	bl	8002008 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001992:	f000 fafb 	bl	8001f8c <_ZL11MX_DMA_Initv>
  MX_TIM1_Init();
 8001996:	f000 fa11 	bl	8001dbc <_ZL12MX_TIM1_Initv>
  MX_USART3_UART_Init();
 800199a:	f000 fac9 	bl	8001f30 <_ZL19MX_USART3_UART_Initv>
  MX_USART1_UART_Init();
 800199e:	f000 fa6b 	bl	8001e78 <_ZL19MX_USART1_UART_Initv>
  MX_USART2_UART_Init();
 80019a2:	f000 fa97 	bl	8001ed4 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 80019a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019aa:	f000 feb3 	bl	8002714 <HAL_Delay>
  motor1.motor_init();
 80019ae:	482f      	ldr	r0, [pc, #188]	@ (8001a6c <main+0xec>)
 80019b0:	f7ff fd20 	bl	80013f4 <_ZN5MOTOR10motor_initEv>
  motor2.motor_init();
 80019b4:	482e      	ldr	r0, [pc, #184]	@ (8001a70 <main+0xf0>)
 80019b6:	f7ff fd1d 	bl	80013f4 <_ZN5MOTOR10motor_initEv>
  motor3.motor_init();
 80019ba:	482e      	ldr	r0, [pc, #184]	@ (8001a74 <main+0xf4>)
 80019bc:	f7ff fd1a 	bl	80013f4 <_ZN5MOTOR10motor_initEv>
  motor4.motor_init();
 80019c0:	482d      	ldr	r0, [pc, #180]	@ (8001a78 <main+0xf8>)
 80019c2:	f7ff fd17 	bl	80013f4 <_ZN5MOTOR10motor_initEv>
  Base.set_speed_scalers(143*total_speed/144, 143*total_speed/177, total_speed, 143*total_speed/189);
 80019c6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a7c <main+0xfc>)
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001a80 <main+0x100>)
 80019cc:	4a2d      	ldr	r2, [pc, #180]	@ (8001a84 <main+0x104>)
 80019ce:	492e      	ldr	r1, [pc, #184]	@ (8001a88 <main+0x108>)
 80019d0:	482e      	ldr	r0, [pc, #184]	@ (8001a8c <main+0x10c>)
 80019d2:	f7ff fdd9 	bl	8001588 <_ZN18QuadBaseKinematics17set_speed_scalersEffff>
  Base.set_speed_scalers(Base.motor1_base_speed*2, Base.motor2_base_speed, Base.motor3_base_speed*2, Base.motor4_base_speed);
 80019d6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <main+0x10c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4619      	mov	r1, r3
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff f823 	bl	8000a28 <__addsf3>
 80019e2:	4603      	mov	r3, r0
 80019e4:	461d      	mov	r5, r3
 80019e6:	4b29      	ldr	r3, [pc, #164]	@ (8001a8c <main+0x10c>)
 80019e8:	685c      	ldr	r4, [r3, #4]
 80019ea:	4b28      	ldr	r3, [pc, #160]	@ (8001a8c <main+0x10c>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	4619      	mov	r1, r3
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff f819 	bl	8000a28 <__addsf3>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b24      	ldr	r3, [pc, #144]	@ (8001a8c <main+0x10c>)
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4613      	mov	r3, r2
 8001a02:	4622      	mov	r2, r4
 8001a04:	4629      	mov	r1, r5
 8001a06:	4821      	ldr	r0, [pc, #132]	@ (8001a8c <main+0x10c>)
 8001a08:	f7ff fdbe 	bl	8001588 <_ZN18QuadBaseKinematics17set_speed_scalersEffff>

  imu.update_counts();
 8001a0c:	4820      	ldr	r0, [pc, #128]	@ (8001a90 <main+0x110>)
 8001a0e:	f7ff fb43 	bl	8001098 <_ZN5GY_2513update_countsEv>
  imu.update_angles();
 8001a12:	481f      	ldr	r0, [pc, #124]	@ (8001a90 <main+0x110>)
 8001a14:	f7ff fc38 	bl	8001288 <_ZN5GY_2513update_anglesEv>
  set_point_angle = imu.x_angle;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	@ (8001a90 <main+0x110>)
 8001a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a94 <main+0x114>)
 8001a1e:	6013      	str	r3, [r2, #0]
  current_angle = set_point_angle;
 8001a20:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <main+0x114>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a1c      	ldr	r2, [pc, #112]	@ (8001a98 <main+0x118>)
 8001a26:	6013      	str	r3, [r2, #0]

  HAL_UART_Receive_DMA(&huart3, received_data, data_size+2);
 8001a28:	220c      	movs	r2, #12
 8001a2a:	491c      	ldr	r1, [pc, #112]	@ (8001a9c <main+0x11c>)
 8001a2c:	481c      	ldr	r0, [pc, #112]	@ (8001aa0 <main+0x120>)
 8001a2e:	f002 fbc3 	bl	80041b8 <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	  for (uint8_t i = 0; i<data_size+2; i++){
 8001a32:	2300      	movs	r3, #0
 8001a34:	71fb      	strb	r3, [r7, #7]
 8001a36:	e054      	b.n	8001ae2 <main+0x162>
  		  if (received_data[i] == 1 && received_data[(i+data_size+1)%(data_size+2)] == 4){
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	4a18      	ldr	r2, [pc, #96]	@ (8001a9c <main+0x11c>)
 8001a3c:	5cd3      	ldrb	r3, [r2, r3]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d14c      	bne.n	8001adc <main+0x15c>
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	f103 010b 	add.w	r1, r3, #11
 8001a48:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <main+0x124>)
 8001a4a:	fb83 2301 	smull	r2, r3, r3, r1
 8001a4e:	105a      	asrs	r2, r3, #1
 8001a50:	17cb      	asrs	r3, r1, #31
 8001a52:	1ad2      	subs	r2, r2, r3
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	1aca      	subs	r2, r1, r3
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <main+0x11c>)
 8001a60:	5c9b      	ldrb	r3, [r3, r2]
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	d13a      	bne.n	8001adc <main+0x15c>
  			  for (uint8_t j = 0; j<data_size; j++){
 8001a66:	2300      	movs	r3, #0
 8001a68:	71bb      	strb	r3, [r7, #6]
 8001a6a:	e034      	b.n	8001ad6 <main+0x156>
 8001a6c:	2000033c 	.word	0x2000033c
 8001a70:	20000348 	.word	0x20000348
 8001a74:	20000354 	.word	0x20000354
 8001a78:	20000360 	.word	0x20000360
 8001a7c:	42340000 	.word	0x42340000
 8001a80:	42700000 	.word	0x42700000
 8001a84:	42400000 	.word	0x42400000
 8001a88:	426c0000 	.word	0x426c0000
 8001a8c:	2000030c 	.word	0x2000030c
 8001a90:	200002b8 	.word	0x200002b8
 8001a94:	2000036c 	.word	0x2000036c
 8001a98:	20000370 	.word	0x20000370
 8001a9c:	200002a0 	.word	0x200002a0
 8001aa0:	20000104 	.word	0x20000104
 8001aa4:	2aaaaaab 	.word	0x2aaaaaab
  				  ordered_data[j] = received_data[(i+j+1)%(data_size+2)];
 8001aa8:	79fa      	ldrb	r2, [r7, #7]
 8001aaa:	79bb      	ldrb	r3, [r7, #6]
 8001aac:	4413      	add	r3, r2
 8001aae:	1c59      	adds	r1, r3, #1
 8001ab0:	4b8d      	ldr	r3, [pc, #564]	@ (8001ce8 <main+0x368>)
 8001ab2:	fb83 2301 	smull	r2, r3, r3, r1
 8001ab6:	105a      	asrs	r2, r3, #1
 8001ab8:	17cb      	asrs	r3, r1, #31
 8001aba:	1ad2      	subs	r2, r2, r3
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	1aca      	subs	r2, r1, r3
 8001ac6:	79bb      	ldrb	r3, [r7, #6]
 8001ac8:	4988      	ldr	r1, [pc, #544]	@ (8001cec <main+0x36c>)
 8001aca:	5c89      	ldrb	r1, [r1, r2]
 8001acc:	4a88      	ldr	r2, [pc, #544]	@ (8001cf0 <main+0x370>)
 8001ace:	54d1      	strb	r1, [r2, r3]
  			  for (uint8_t j = 0; j<data_size; j++){
 8001ad0:	79bb      	ldrb	r3, [r7, #6]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	71bb      	strb	r3, [r7, #6]
 8001ad6:	79bb      	ldrb	r3, [r7, #6]
 8001ad8:	2b09      	cmp	r3, #9
 8001ada:	d9e5      	bls.n	8001aa8 <main+0x128>
  	  for (uint8_t i = 0; i<data_size+2; i++){
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	71fb      	strb	r3, [r7, #7]
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	2b0b      	cmp	r3, #11
 8001ae6:	d9a7      	bls.n	8001a38 <main+0xb8>
  			  }
  		  }
  	  }

  	  x_velocity = 0;
 8001ae8:	4b82      	ldr	r3, [pc, #520]	@ (8001cf4 <main+0x374>)
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
  	  y_velocity = 0;
 8001af0:	4b81      	ldr	r3, [pc, #516]	@ (8001cf8 <main+0x378>)
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
  	  omega = 0;
 8001af8:	4b80      	ldr	r3, [pc, #512]	@ (8001cfc <main+0x37c>)
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
  	  if (ordered_data[0] >= 5) { // forward as plus
 8001b00:	4b7b      	ldr	r3, [pc, #492]	@ (8001cf0 <main+0x370>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b04      	cmp	r3, #4
 8001b06:	d90a      	bls.n	8001b1e <main+0x19e>
  		  y_velocity += 1;
 8001b08:	4b7b      	ldr	r3, [pc, #492]	@ (8001cf8 <main+0x378>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe ff89 	bl	8000a28 <__addsf3>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b77      	ldr	r3, [pc, #476]	@ (8001cf8 <main+0x378>)
 8001b1c:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[1] >= 5) { // right as plus
 8001b1e:	4b74      	ldr	r3, [pc, #464]	@ (8001cf0 <main+0x370>)
 8001b20:	785b      	ldrb	r3, [r3, #1]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d90a      	bls.n	8001b3c <main+0x1bc>
  		  x_velocity -= 1;
 8001b26:	4b73      	ldr	r3, [pc, #460]	@ (8001cf4 <main+0x374>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe ff78 	bl	8000a24 <__aeabi_fsub>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	4b6e      	ldr	r3, [pc, #440]	@ (8001cf4 <main+0x374>)
 8001b3a:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[2] >= 5) { // backward as plus
 8001b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf0 <main+0x370>)
 8001b3e:	789b      	ldrb	r3, [r3, #2]
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d90a      	bls.n	8001b5a <main+0x1da>
  		  y_velocity -= 1;
 8001b44:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf8 <main+0x378>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe ff69 	bl	8000a24 <__aeabi_fsub>
 8001b52:	4603      	mov	r3, r0
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b68      	ldr	r3, [pc, #416]	@ (8001cf8 <main+0x378>)
 8001b58:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[3] >= 5) { // left as plus
 8001b5a:	4b65      	ldr	r3, [pc, #404]	@ (8001cf0 <main+0x370>)
 8001b5c:	78db      	ldrb	r3, [r3, #3]
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d90a      	bls.n	8001b78 <main+0x1f8>
  		  x_velocity += 1;
 8001b62:	4b64      	ldr	r3, [pc, #400]	@ (8001cf4 <main+0x374>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe ff5c 	bl	8000a28 <__addsf3>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b5f      	ldr	r3, [pc, #380]	@ (8001cf4 <main+0x374>)
 8001b76:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[4] >= 5) { // forward as cross
 8001b78:	4b5d      	ldr	r3, [pc, #372]	@ (8001cf0 <main+0x370>)
 8001b7a:	791b      	ldrb	r3, [r3, #4]
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	d915      	bls.n	8001bac <main+0x22c>
  		  x_velocity += 1;
 8001b80:	4b5c      	ldr	r3, [pc, #368]	@ (8001cf4 <main+0x374>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe ff4d 	bl	8000a28 <__addsf3>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	461a      	mov	r2, r3
 8001b92:	4b58      	ldr	r3, [pc, #352]	@ (8001cf4 <main+0x374>)
 8001b94:	601a      	str	r2, [r3, #0]
  		  y_velocity += 1;
 8001b96:	4b58      	ldr	r3, [pc, #352]	@ (8001cf8 <main+0x378>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe ff42 	bl	8000a28 <__addsf3>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4b53      	ldr	r3, [pc, #332]	@ (8001cf8 <main+0x378>)
 8001baa:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[5] >= 5) { // right as cross
 8001bac:	4b50      	ldr	r3, [pc, #320]	@ (8001cf0 <main+0x370>)
 8001bae:	795b      	ldrb	r3, [r3, #5]
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d915      	bls.n	8001be0 <main+0x260>
  		  x_velocity -= 1;
 8001bb4:	4b4f      	ldr	r3, [pc, #316]	@ (8001cf4 <main+0x374>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe ff31 	bl	8000a24 <__aeabi_fsub>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf4 <main+0x374>)
 8001bc8:	601a      	str	r2, [r3, #0]
  		  y_velocity += 1;
 8001bca:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf8 <main+0x378>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe ff28 	bl	8000a28 <__addsf3>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4b46      	ldr	r3, [pc, #280]	@ (8001cf8 <main+0x378>)
 8001bde:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[6] >= 5) { // backward as cross
 8001be0:	4b43      	ldr	r3, [pc, #268]	@ (8001cf0 <main+0x370>)
 8001be2:	799b      	ldrb	r3, [r3, #6]
 8001be4:	2b04      	cmp	r3, #4
 8001be6:	d915      	bls.n	8001c14 <main+0x294>
  		  x_velocity -= 1;
 8001be8:	4b42      	ldr	r3, [pc, #264]	@ (8001cf4 <main+0x374>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe ff17 	bl	8000a24 <__aeabi_fsub>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8001cf4 <main+0x374>)
 8001bfc:	601a      	str	r2, [r3, #0]
  		  y_velocity -= 1;
 8001bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8001cf8 <main+0x378>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe ff0c 	bl	8000a24 <__aeabi_fsub>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b39      	ldr	r3, [pc, #228]	@ (8001cf8 <main+0x378>)
 8001c12:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[7] >= 5) { // left as cross
 8001c14:	4b36      	ldr	r3, [pc, #216]	@ (8001cf0 <main+0x370>)
 8001c16:	79db      	ldrb	r3, [r3, #7]
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d915      	bls.n	8001c48 <main+0x2c8>
  		  x_velocity += 1;
 8001c1c:	4b35      	ldr	r3, [pc, #212]	@ (8001cf4 <main+0x374>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe feff 	bl	8000a28 <__addsf3>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4b31      	ldr	r3, [pc, #196]	@ (8001cf4 <main+0x374>)
 8001c30:	601a      	str	r2, [r3, #0]
  		  y_velocity -= 1;
 8001c32:	4b31      	ldr	r3, [pc, #196]	@ (8001cf8 <main+0x378>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fef2 	bl	8000a24 <__aeabi_fsub>
 8001c40:	4603      	mov	r3, r0
 8001c42:	461a      	mov	r2, r3
 8001c44:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf8 <main+0x378>)
 8001c46:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[8] >= 5) { // clockwise
 8001c48:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <main+0x370>)
 8001c4a:	7a1b      	ldrb	r3, [r3, #8]
 8001c4c:	2b04      	cmp	r3, #4
 8001c4e:	d90e      	bls.n	8001c6e <main+0x2ee>
  	  	  set_point_angle = imu.x_angle;
 8001c50:	4b2b      	ldr	r3, [pc, #172]	@ (8001d00 <main+0x380>)
 8001c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c54:	4a2b      	ldr	r2, [pc, #172]	@ (8001d04 <main+0x384>)
 8001c56:	6013      	str	r3, [r2, #0]
  		  omega -= 1;
 8001c58:	4b28      	ldr	r3, [pc, #160]	@ (8001cfc <main+0x37c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fedf 	bl	8000a24 <__aeabi_fsub>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <main+0x37c>)
 8001c6c:	601a      	str	r2, [r3, #0]
  	  }
  	  if (ordered_data[9] >= 5) { // anti clockwise
 8001c6e:	4b20      	ldr	r3, [pc, #128]	@ (8001cf0 <main+0x370>)
 8001c70:	7a5b      	ldrb	r3, [r3, #9]
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d90e      	bls.n	8001c94 <main+0x314>
  	  	  set_point_angle = imu.x_angle;
 8001c76:	4b22      	ldr	r3, [pc, #136]	@ (8001d00 <main+0x380>)
 8001c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c7a:	4a22      	ldr	r2, [pc, #136]	@ (8001d04 <main+0x384>)
 8001c7c:	6013      	str	r3, [r2, #0]
  		  omega += 1;
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cfc <main+0x37c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fece 	bl	8000a28 <__addsf3>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	461a      	mov	r2, r3
 8001c90:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <main+0x37c>)
 8001c92:	601a      	str	r2, [r3, #0]
  	  }

  	  Base.brake();
 8001c94:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <main+0x388>)
 8001c96:	f7ff fe59 	bl	800194c <_ZN18QuadBaseKinematics5brakeEv>

  	  Base.calculate_speeds(0, x_velocity, y_velocity, omega);
 8001c9a:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <main+0x374>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b16      	ldr	r3, [pc, #88]	@ (8001cf8 <main+0x378>)
 8001ca0:	6819      	ldr	r1, [r3, #0]
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <main+0x37c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	f04f 0100 	mov.w	r1, #0
 8001cae:	4816      	ldr	r0, [pc, #88]	@ (8001d08 <main+0x388>)
 8001cb0:	f7ff fc82 	bl	80015b8 <_ZN18QuadBaseKinematics16calculate_speedsEffff>
  	  motor1.set_speed(Base.speed1);
 8001cb4:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <main+0x388>)
 8001cb6:	691b      	ldr	r3, [r3, #16]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4814      	ldr	r0, [pc, #80]	@ (8001d0c <main+0x38c>)
 8001cbc:	f7ff fbb0 	bl	8001420 <_ZN5MOTOR9set_speedEf>
  	  motor2.set_speed(Base.speed2);
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <main+0x388>)
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4812      	ldr	r0, [pc, #72]	@ (8001d10 <main+0x390>)
 8001cc8:	f7ff fbaa 	bl	8001420 <_ZN5MOTOR9set_speedEf>
  	  motor3.set_speed(Base.speed3);
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d08 <main+0x388>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4810      	ldr	r0, [pc, #64]	@ (8001d14 <main+0x394>)
 8001cd4:	f7ff fba4 	bl	8001420 <_ZN5MOTOR9set_speedEf>
  	  motor4.set_speed(Base.speed4);
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <main+0x388>)
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480e      	ldr	r0, [pc, #56]	@ (8001d18 <main+0x398>)
 8001ce0:	f7ff fb9e 	bl	8001420 <_ZN5MOTOR9set_speedEf>
//  	  uint8_t sending_data[sizeof(angle_data)+2];
//  	  sending_data[0] = 1;
//  	  sending_data[sizeof(sending_data)-1] = 4;
//  	  memcpy(sending_data+1, angle_data, sizeof(angle_data));
//  	  HAL_UART_Transmit(&huart3, sending_data, 12, HAL_MAX_DELAY);
  }
 8001ce4:	e6a5      	b.n	8001a32 <main+0xb2>
 8001ce6:	bf00      	nop
 8001ce8:	2aaaaaab 	.word	0x2aaaaaab
 8001cec:	200002a0 	.word	0x200002a0
 8001cf0:	200002ac 	.word	0x200002ac
 8001cf4:	20000300 	.word	0x20000300
 8001cf8:	20000304 	.word	0x20000304
 8001cfc:	20000308 	.word	0x20000308
 8001d00:	200002b8 	.word	0x200002b8
 8001d04:	2000036c 	.word	0x2000036c
 8001d08:	2000030c 	.word	0x2000030c
 8001d0c:	2000033c 	.word	0x2000033c
 8001d10:	20000348 	.word	0x20000348
 8001d14:	20000354 	.word	0x20000354
 8001d18:	20000360 	.word	0x20000360

08001d1c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b090      	sub	sp, #64	@ 0x40
 8001d20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d22:	f107 0318 	add.w	r3, r7, #24
 8001d26:	2228      	movs	r2, #40	@ 0x28
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f003 ff6c 	bl	8005c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d50:	2302      	movs	r3, #2
 8001d52:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d58:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d5a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d60:	f107 0318 	add.w	r3, r7, #24
 8001d64:	4618      	mov	r0, r3
 8001d66:	f001 fa2d 	bl	80031c4 <HAL_RCC_OscConfig>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	bf14      	ite	ne
 8001d70:	2301      	movne	r3, #1
 8001d72:	2300      	moveq	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001d7a:	f000 f97f 	bl	800207c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d7e:	230f      	movs	r3, #15
 8001d80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d82:	2302      	movs	r3, #2
 8001d84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	2102      	movs	r1, #2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f001 fc95 	bl	80036c8 <HAL_RCC_ClockConfig>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	bf14      	ite	ne
 8001da4:	2301      	movne	r3, #1
 8001da6:	2300      	moveq	r3, #0
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001dae:	f000 f965 	bl	800207c <Error_Handler>
  }
}
 8001db2:	bf00      	nop
 8001db4:	3740      	adds	r7, #64	@ 0x40
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd0:	463b      	mov	r3, r7
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dd8:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001dda:	4a26      	ldr	r2, [pc, #152]	@ (8001e74 <_ZL12MX_TIM1_Initv+0xb8>)
 8001ddc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dde:	4b24      	ldr	r3, [pc, #144]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de4:	4b22      	ldr	r3, [pc, #136]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001dea:	4b21      	ldr	r3, [pc, #132]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001dec:	22ff      	movs	r2, #255	@ 0xff
 8001dee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001df6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001dfe:	2280      	movs	r2, #128	@ 0x80
 8001e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e02:	481b      	ldr	r0, [pc, #108]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001e04:	f001 fdee 	bl	80039e4 <HAL_TIM_Base_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	bf14      	ite	ne
 8001e0e:	2301      	movne	r3, #1
 8001e10:	2300      	moveq	r3, #0
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <_ZL12MX_TIM1_Initv+0x60>
  {
    Error_Handler();
 8001e18:	f000 f930 	bl	800207c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e22:	f107 0308 	add.w	r3, r7, #8
 8001e26:	4619      	mov	r1, r3
 8001e28:	4811      	ldr	r0, [pc, #68]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001e2a:	f001 fe2a 	bl	8003a82 <HAL_TIM_ConfigClockSource>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	bf14      	ite	ne
 8001e34:	2301      	movne	r3, #1
 8001e36:	2300      	moveq	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <_ZL12MX_TIM1_Initv+0x86>
  {
    Error_Handler();
 8001e3e:	f000 f91d 	bl	800207c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e4a:	463b      	mov	r3, r7
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4808      	ldr	r0, [pc, #32]	@ (8001e70 <_ZL12MX_TIM1_Initv+0xb4>)
 8001e50:	f001 ffe2 	bl	8003e18 <HAL_TIMEx_MasterConfigSynchronization>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	bf14      	ite	ne
 8001e5a:	2301      	movne	r3, #1
 8001e5c:	2300      	moveq	r3, #0
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <_ZL12MX_TIM1_Initv+0xac>
  {
    Error_Handler();
 8001e64:	f000 f90a 	bl	800207c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e68:	bf00      	nop
 8001e6a:	3718      	adds	r7, #24
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	2000002c 	.word	0x2000002c
 8001e74:	40012c00 	.word	0x40012c00

08001e78 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e7e:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001e80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e82:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001eae:	4807      	ldr	r0, [pc, #28]	@ (8001ecc <_ZL19MX_USART1_UART_Initv+0x54>)
 8001eb0:	f002 f810 	bl	8003ed4 <HAL_UART_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	bf14      	ite	ne
 8001eba:	2301      	movne	r3, #1
 8001ebc:	2300      	moveq	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001ec4:	f000 f8da 	bl	800207c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000074 	.word	0x20000074
 8001ed0:	40013800 	.word	0x40013800

08001ed4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ed8:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001eda:	4a14      	ldr	r2, [pc, #80]	@ (8001f2c <_ZL19MX_USART2_UART_Initv+0x58>)
 8001edc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ede:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ee0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ee4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee6:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001efa:	220c      	movs	r2, #12
 8001efc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f04:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f0a:	4807      	ldr	r0, [pc, #28]	@ (8001f28 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001f0c:	f001 ffe2 	bl	8003ed4 <HAL_UART_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	bf14      	ite	ne
 8001f16:	2301      	movne	r3, #1
 8001f18:	2300      	moveq	r3, #0
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001f20:	f000 f8ac 	bl	800207c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	200000bc 	.word	0x200000bc
 8001f2c:	40004400 	.word	0x40004400

08001f30 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f36:	4a14      	ldr	r2, [pc, #80]	@ (8001f88 <_ZL19MX_USART3_UART_Initv+0x58>)
 8001f38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f3a:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f42:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f66:	4807      	ldr	r0, [pc, #28]	@ (8001f84 <_ZL19MX_USART3_UART_Initv+0x54>)
 8001f68:	f001 ffb4 	bl	8003ed4 <HAL_UART_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	bf14      	ite	ne
 8001f72:	2301      	movne	r3, #1
 8001f74:	2300      	moveq	r3, #0
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8001f7c:	f000 f87e 	bl	800207c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000104 	.word	0x20000104
 8001f88:	40004800 	.word	0x40004800

08001f8c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f92:	4b1c      	ldr	r3, [pc, #112]	@ (8002004 <_ZL11MX_DMA_Initv+0x78>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	4a1b      	ldr	r2, [pc, #108]	@ (8002004 <_ZL11MX_DMA_Initv+0x78>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6153      	str	r3, [r2, #20]
 8001f9e:	4b19      	ldr	r3, [pc, #100]	@ (8002004 <_ZL11MX_DMA_Initv+0x78>)
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	200d      	movs	r0, #13
 8001fb0:	f000 fcab 	bl	800290a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001fb4:	200d      	movs	r0, #13
 8001fb6:	f000 fcc4 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	200e      	movs	r0, #14
 8001fc0:	f000 fca3 	bl	800290a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001fc4:	200e      	movs	r0, #14
 8001fc6:	f000 fcbc 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2100      	movs	r1, #0
 8001fce:	200f      	movs	r0, #15
 8001fd0:	f000 fc9b 	bl	800290a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001fd4:	200f      	movs	r0, #15
 8001fd6:	f000 fcb4 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2100      	movs	r1, #0
 8001fde:	2010      	movs	r0, #16
 8001fe0:	f000 fc93 	bl	800290a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001fe4:	2010      	movs	r0, #16
 8001fe6:	f000 fcac 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	2100      	movs	r1, #0
 8001fee:	2011      	movs	r0, #17
 8001ff0:	f000 fc8b 	bl	800290a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ff4:	2011      	movs	r0, #17
 8001ff6:	f000 fca4 	bl	8002942 <HAL_NVIC_EnableIRQ>

}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40021000 	.word	0x40021000

08002008 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800200e:	4b1a      	ldr	r3, [pc, #104]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002014:	f043 0310 	orr.w	r3, r3, #16
 8002018:	6193      	str	r3, [r2, #24]
 800201a:	4b17      	ldr	r3, [pc, #92]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002026:	4b14      	ldr	r3, [pc, #80]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	4a13      	ldr	r2, [pc, #76]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 800202c:	f043 0320 	orr.w	r3, r3, #32
 8002030:	6193      	str	r3, [r2, #24]
 8002032:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800203e:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	4a0d      	ldr	r2, [pc, #52]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	6193      	str	r3, [r2, #24]
 800204a:	4b0b      	ldr	r3, [pc, #44]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002056:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	4a07      	ldr	r2, [pc, #28]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 800205c:	f043 0308 	orr.w	r3, r3, #8
 8002060:	6193      	str	r3, [r2, #24]
 8002062:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <_ZL12MX_GPIO_Initv+0x70>)
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800206e:	bf00      	nop
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	40021000 	.word	0x40021000

0800207c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002080:	b672      	cpsid	i
}
 8002082:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <Error_Handler+0x8>

08002088 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af04      	add	r7, sp, #16
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d130      	bne.n	80020fa <_Z41__static_initialization_and_destruction_0ii+0x72>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800209e:	4293      	cmp	r3, r2
 80020a0:	d12b      	bne.n	80020fa <_Z41__static_initialization_and_destruction_0ii+0x72>
GY_25 imu(huart2);
 80020a2:	491b      	ldr	r1, [pc, #108]	@ (8002110 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80020a4:	481b      	ldr	r0, [pc, #108]	@ (8002114 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80020a6:	f7fe ffb3 	bl	8001010 <_ZN5GY_25C1ER20__UART_HandleTypeDef>
QuadBaseKinematics Base;
 80020aa:	481b      	ldr	r0, [pc, #108]	@ (8002118 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80020ac:	f7ff fa4e 	bl	800154c <_ZN18QuadBaseKinematicsC1Ev>
MOTOR motor1(huart1, 0b0000);
 80020b0:	2200      	movs	r2, #0
 80020b2:	491a      	ldr	r1, [pc, #104]	@ (800211c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80020b4:	481a      	ldr	r0, [pc, #104]	@ (8002120 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80020b6:	f7ff f97b 	bl	80013b0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor2(huart1, 0b1001);
 80020ba:	2209      	movs	r2, #9
 80020bc:	4917      	ldr	r1, [pc, #92]	@ (800211c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80020be:	4819      	ldr	r0, [pc, #100]	@ (8002124 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80020c0:	f7ff f976 	bl	80013b0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor3(huart1, 0b0001);
 80020c4:	2201      	movs	r2, #1
 80020c6:	4915      	ldr	r1, [pc, #84]	@ (800211c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80020c8:	4817      	ldr	r0, [pc, #92]	@ (8002128 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80020ca:	f7ff f971 	bl	80013b0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
MOTOR motor4(huart1, 0b1000);
 80020ce:	2208      	movs	r2, #8
 80020d0:	4912      	ldr	r1, [pc, #72]	@ (800211c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80020d2:	4816      	ldr	r0, [pc, #88]	@ (800212c <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80020d4:	f7ff f96c 	bl	80013b0 <_ZN5MOTORC1ER20__UART_HandleTypeDefh>
PID pid(1, 0, 0.2);
 80020d8:	a30b      	add	r3, pc, #44	@ (adr r3, 8002108 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80020da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	e9cd 2300 	strd	r2, r3, [sp]
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80020f4:	480f      	ldr	r0, [pc, #60]	@ (8002134 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80020f6:	f7ff f9e3 	bl	80014c0 <_ZN3PIDC1Eddd>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	f3af 8000 	nop.w
 8002108:	9999999a 	.word	0x9999999a
 800210c:	3fc99999 	.word	0x3fc99999
 8002110:	200000bc 	.word	0x200000bc
 8002114:	200002b8 	.word	0x200002b8
 8002118:	2000030c 	.word	0x2000030c
 800211c:	20000074 	.word	0x20000074
 8002120:	2000033c 	.word	0x2000033c
 8002124:	20000348 	.word	0x20000348
 8002128:	20000354 	.word	0x20000354
 800212c:	20000360 	.word	0x20000360
 8002130:	3ff00000 	.word	0x3ff00000
 8002134:	20000378 	.word	0x20000378

08002138 <_GLOBAL__sub_I_htim1>:
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
 800213c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002140:	2001      	movs	r0, #1
 8002142:	f7ff ffa1 	bl	8002088 <_Z41__static_initialization_and_destruction_0ii>
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800214e:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <HAL_MspInit+0x5c>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	4a14      	ldr	r2, [pc, #80]	@ (80021a4 <HAL_MspInit+0x5c>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6193      	str	r3, [r2, #24]
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <HAL_MspInit+0x5c>)
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b0f      	ldr	r3, [pc, #60]	@ (80021a4 <HAL_MspInit+0x5c>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a0e      	ldr	r2, [pc, #56]	@ (80021a4 <HAL_MspInit+0x5c>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002170:	61d3      	str	r3, [r2, #28]
 8002172:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <HAL_MspInit+0x5c>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217a:	607b      	str	r3, [r7, #4]
 800217c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800217e:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <HAL_MspInit+0x60>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	4a04      	ldr	r2, [pc, #16]	@ (80021a8 <HAL_MspInit+0x60>)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40010000 	.word	0x40010000

080021ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a09      	ldr	r2, [pc, #36]	@ (80021e0 <HAL_TIM_Base_MspInit+0x34>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d10b      	bne.n	80021d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_TIM_Base_MspInit+0x38>)
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_TIM_Base_MspInit+0x38>)
 80021c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021c8:	6193      	str	r3, [r2, #24]
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_TIM_Base_MspInit+0x38>)
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80021d6:	bf00      	nop
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	40012c00 	.word	0x40012c00
 80021e4:	40021000 	.word	0x40021000

080021e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08c      	sub	sp, #48	@ 0x30
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0320 	add.w	r3, r7, #32
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a87      	ldr	r2, [pc, #540]	@ (8002420 <HAL_UART_MspInit+0x238>)
 8002204:	4293      	cmp	r3, r2
 8002206:	f040 8087 	bne.w	8002318 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800220a:	4b86      	ldr	r3, [pc, #536]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	4a85      	ldr	r2, [pc, #532]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002214:	6193      	str	r3, [r2, #24]
 8002216:	4b83      	ldr	r3, [pc, #524]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	4b80      	ldr	r3, [pc, #512]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	4a7f      	ldr	r2, [pc, #508]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002228:	f043 0304 	orr.w	r3, r3, #4
 800222c:	6193      	str	r3, [r2, #24]
 800222e:	4b7d      	ldr	r3, [pc, #500]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	61bb      	str	r3, [r7, #24]
 8002238:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800223a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800223e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002248:	f107 0320 	add.w	r3, r7, #32
 800224c:	4619      	mov	r1, r3
 800224e:	4876      	ldr	r0, [pc, #472]	@ (8002428 <HAL_UART_MspInit+0x240>)
 8002250:	f000 fe34 	bl	8002ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002254:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225a:	2300      	movs	r3, #0
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002262:	f107 0320 	add.w	r3, r7, #32
 8002266:	4619      	mov	r1, r3
 8002268:	486f      	ldr	r0, [pc, #444]	@ (8002428 <HAL_UART_MspInit+0x240>)
 800226a:	f000 fe27 	bl	8002ebc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800226e:	4b6f      	ldr	r3, [pc, #444]	@ (800242c <HAL_UART_MspInit+0x244>)
 8002270:	4a6f      	ldr	r2, [pc, #444]	@ (8002430 <HAL_UART_MspInit+0x248>)
 8002272:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002274:	4b6d      	ldr	r3, [pc, #436]	@ (800242c <HAL_UART_MspInit+0x244>)
 8002276:	2200      	movs	r2, #0
 8002278:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800227a:	4b6c      	ldr	r3, [pc, #432]	@ (800242c <HAL_UART_MspInit+0x244>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002280:	4b6a      	ldr	r3, [pc, #424]	@ (800242c <HAL_UART_MspInit+0x244>)
 8002282:	2280      	movs	r2, #128	@ 0x80
 8002284:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002286:	4b69      	ldr	r3, [pc, #420]	@ (800242c <HAL_UART_MspInit+0x244>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800228c:	4b67      	ldr	r3, [pc, #412]	@ (800242c <HAL_UART_MspInit+0x244>)
 800228e:	2200      	movs	r2, #0
 8002290:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002292:	4b66      	ldr	r3, [pc, #408]	@ (800242c <HAL_UART_MspInit+0x244>)
 8002294:	2220      	movs	r2, #32
 8002296:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002298:	4b64      	ldr	r3, [pc, #400]	@ (800242c <HAL_UART_MspInit+0x244>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800229e:	4863      	ldr	r0, [pc, #396]	@ (800242c <HAL_UART_MspInit+0x244>)
 80022a0:	f000 fb6a 	bl	8002978 <HAL_DMA_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80022aa:	f7ff fee7 	bl	800207c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a5e      	ldr	r2, [pc, #376]	@ (800242c <HAL_UART_MspInit+0x244>)
 80022b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022b4:	4a5d      	ldr	r2, [pc, #372]	@ (800242c <HAL_UART_MspInit+0x244>)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80022ba:	4b5e      	ldr	r3, [pc, #376]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022bc:	4a5e      	ldr	r2, [pc, #376]	@ (8002438 <HAL_UART_MspInit+0x250>)
 80022be:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022c2:	2210      	movs	r2, #16
 80022c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c6:	4b5b      	ldr	r3, [pc, #364]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022cc:	4b59      	ldr	r3, [pc, #356]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022ce:	2280      	movs	r2, #128	@ 0x80
 80022d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d2:	4b58      	ldr	r3, [pc, #352]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d8:	4b56      	ldr	r3, [pc, #344]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80022de:	4b55      	ldr	r3, [pc, #340]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022e0:	2220      	movs	r2, #32
 80022e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022e4:	4b53      	ldr	r3, [pc, #332]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80022ea:	4852      	ldr	r0, [pc, #328]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022ec:	f000 fb44 	bl	8002978 <HAL_DMA_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80022f6:	f7ff fec1 	bl	800207c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 80022fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8002300:	4a4c      	ldr	r2, [pc, #304]	@ (8002434 <HAL_UART_MspInit+0x24c>)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	2025      	movs	r0, #37	@ 0x25
 800230c:	f000 fafd 	bl	800290a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002310:	2025      	movs	r0, #37	@ 0x25
 8002312:	f000 fb16 	bl	8002942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002316:	e0f8      	b.n	800250a <HAL_UART_MspInit+0x322>
  else if(huart->Instance==USART2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a47      	ldr	r2, [pc, #284]	@ (800243c <HAL_UART_MspInit+0x254>)
 800231e:	4293      	cmp	r3, r2
 8002320:	f040 8096 	bne.w	8002450 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002324:	4b3f      	ldr	r3, [pc, #252]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	4a3e      	ldr	r2, [pc, #248]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 800232a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800232e:	61d3      	str	r3, [r2, #28]
 8002330:	4b3c      	ldr	r3, [pc, #240]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233c:	4b39      	ldr	r3, [pc, #228]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a38      	ldr	r2, [pc, #224]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b36      	ldr	r3, [pc, #216]	@ (8002424 <HAL_UART_MspInit+0x23c>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002354:	2304      	movs	r3, #4
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800235c:	2303      	movs	r3, #3
 800235e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002360:	f107 0320 	add.w	r3, r7, #32
 8002364:	4619      	mov	r1, r3
 8002366:	4830      	ldr	r0, [pc, #192]	@ (8002428 <HAL_UART_MspInit+0x240>)
 8002368:	f000 fda8 	bl	8002ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800236c:	2308      	movs	r3, #8
 800236e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002370:	2300      	movs	r3, #0
 8002372:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 0320 	add.w	r3, r7, #32
 800237c:	4619      	mov	r1, r3
 800237e:	482a      	ldr	r0, [pc, #168]	@ (8002428 <HAL_UART_MspInit+0x240>)
 8002380:	f000 fd9c 	bl	8002ebc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002384:	4b2e      	ldr	r3, [pc, #184]	@ (8002440 <HAL_UART_MspInit+0x258>)
 8002386:	4a2f      	ldr	r2, [pc, #188]	@ (8002444 <HAL_UART_MspInit+0x25c>)
 8002388:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800238a:	4b2d      	ldr	r3, [pc, #180]	@ (8002440 <HAL_UART_MspInit+0x258>)
 800238c:	2200      	movs	r2, #0
 800238e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002390:	4b2b      	ldr	r3, [pc, #172]	@ (8002440 <HAL_UART_MspInit+0x258>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002396:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <HAL_UART_MspInit+0x258>)
 8002398:	2280      	movs	r2, #128	@ 0x80
 800239a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800239c:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <HAL_UART_MspInit+0x258>)
 800239e:	2200      	movs	r2, #0
 80023a0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023a2:	4b27      	ldr	r3, [pc, #156]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80023a8:	4b25      	ldr	r3, [pc, #148]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023aa:	2220      	movs	r2, #32
 80023ac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023ae:	4b24      	ldr	r3, [pc, #144]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80023b4:	4822      	ldr	r0, [pc, #136]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023b6:	f000 fadf 	bl	8002978 <HAL_DMA_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 80023c0:	f7ff fe5c 	bl	800207c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a1e      	ldr	r2, [pc, #120]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002440 <HAL_UART_MspInit+0x258>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80023d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023d2:	4a1e      	ldr	r2, [pc, #120]	@ (800244c <HAL_UART_MspInit+0x264>)
 80023d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023d8:	2210      	movs	r2, #16
 80023da:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023e4:	2280      	movs	r2, #128	@ 0x80
 80023e6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023e8:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023ee:	4b16      	ldr	r3, [pc, #88]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023f6:	2220      	movs	r2, #32
 80023f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023fa:	4b13      	ldr	r3, [pc, #76]	@ (8002448 <HAL_UART_MspInit+0x260>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002400:	4811      	ldr	r0, [pc, #68]	@ (8002448 <HAL_UART_MspInit+0x260>)
 8002402:	f000 fab9 	bl	8002978 <HAL_DMA_Init>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <HAL_UART_MspInit+0x228>
      Error_Handler();
 800240c:	f7ff fe36 	bl	800207c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <HAL_UART_MspInit+0x260>)
 8002414:	639a      	str	r2, [r3, #56]	@ 0x38
 8002416:	4a0c      	ldr	r2, [pc, #48]	@ (8002448 <HAL_UART_MspInit+0x260>)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800241c:	e075      	b.n	800250a <HAL_UART_MspInit+0x322>
 800241e:	bf00      	nop
 8002420:	40013800 	.word	0x40013800
 8002424:	40021000 	.word	0x40021000
 8002428:	40010800 	.word	0x40010800
 800242c:	2000014c 	.word	0x2000014c
 8002430:	40020058 	.word	0x40020058
 8002434:	20000190 	.word	0x20000190
 8002438:	40020044 	.word	0x40020044
 800243c:	40004400 	.word	0x40004400
 8002440:	200001d4 	.word	0x200001d4
 8002444:	4002006c 	.word	0x4002006c
 8002448:	20000218 	.word	0x20000218
 800244c:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a2f      	ldr	r2, [pc, #188]	@ (8002514 <HAL_UART_MspInit+0x32c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d157      	bne.n	800250a <HAL_UART_MspInit+0x322>
    __HAL_RCC_USART3_CLK_ENABLE();
 800245a:	4b2f      	ldr	r3, [pc, #188]	@ (8002518 <HAL_UART_MspInit+0x330>)
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	4a2e      	ldr	r2, [pc, #184]	@ (8002518 <HAL_UART_MspInit+0x330>)
 8002460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002464:	61d3      	str	r3, [r2, #28]
 8002466:	4b2c      	ldr	r3, [pc, #176]	@ (8002518 <HAL_UART_MspInit+0x330>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <HAL_UART_MspInit+0x330>)
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	4a28      	ldr	r2, [pc, #160]	@ (8002518 <HAL_UART_MspInit+0x330>)
 8002478:	f043 0308 	orr.w	r3, r3, #8
 800247c:	6193      	str	r3, [r2, #24]
 800247e:	4b26      	ldr	r3, [pc, #152]	@ (8002518 <HAL_UART_MspInit+0x330>)
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800248a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800248e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002490:	2302      	movs	r3, #2
 8002492:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002494:	2303      	movs	r3, #3
 8002496:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002498:	f107 0320 	add.w	r3, r7, #32
 800249c:	4619      	mov	r1, r3
 800249e:	481f      	ldr	r0, [pc, #124]	@ (800251c <HAL_UART_MspInit+0x334>)
 80024a0:	f000 fd0c 	bl	8002ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80024a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024aa:	2300      	movs	r3, #0
 80024ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b2:	f107 0320 	add.w	r3, r7, #32
 80024b6:	4619      	mov	r1, r3
 80024b8:	4818      	ldr	r0, [pc, #96]	@ (800251c <HAL_UART_MspInit+0x334>)
 80024ba:	f000 fcff 	bl	8002ebc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80024be:	4b18      	ldr	r3, [pc, #96]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024c0:	4a18      	ldr	r2, [pc, #96]	@ (8002524 <HAL_UART_MspInit+0x33c>)
 80024c2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024c4:	4b16      	ldr	r3, [pc, #88]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ca:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024d0:	4b13      	ldr	r3, [pc, #76]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024d2:	2280      	movs	r2, #128	@ 0x80
 80024d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024d6:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024d8:	2200      	movs	r2, #0
 80024da:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024dc:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024de:	2200      	movs	r2, #0
 80024e0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80024e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024e4:	2220      	movs	r2, #32
 80024e6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80024ee:	480c      	ldr	r0, [pc, #48]	@ (8002520 <HAL_UART_MspInit+0x338>)
 80024f0:	f000 fa42 	bl	8002978 <HAL_DMA_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_UART_MspInit+0x316>
      Error_Handler();
 80024fa:	f7ff fdbf 	bl	800207c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a07      	ldr	r2, [pc, #28]	@ (8002520 <HAL_UART_MspInit+0x338>)
 8002502:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002504:	4a06      	ldr	r2, [pc, #24]	@ (8002520 <HAL_UART_MspInit+0x338>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800250a:	bf00      	nop
 800250c:	3730      	adds	r7, #48	@ 0x30
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40004800 	.word	0x40004800
 8002518:	40021000 	.word	0x40021000
 800251c:	40010c00 	.word	0x40010c00
 8002520:	2000025c 	.word	0x2000025c
 8002524:	40020030 	.word	0x40020030

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <NMI_Handler+0x4>

08002530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <HardFault_Handler+0x4>

08002538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <MemManage_Handler+0x4>

08002540 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002544:	bf00      	nop
 8002546:	e7fd      	b.n	8002544 <BusFault_Handler+0x4>

08002548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <UsageFault_Handler+0x4>

08002550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr

08002568 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002578:	f000 f8b0 	bl	80026dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800257c:	bf00      	nop
 800257e:	bd80      	pop	{r7, pc}

08002580 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002584:	4802      	ldr	r0, [pc, #8]	@ (8002590 <DMA1_Channel3_IRQHandler+0x10>)
 8002586:	f000 fb65 	bl	8002c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	2000025c 	.word	0x2000025c

08002594 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <DMA1_Channel4_IRQHandler+0x10>)
 800259a:	f000 fb5b 	bl	8002c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000190 	.word	0x20000190

080025a8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80025ac:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <DMA1_Channel5_IRQHandler+0x10>)
 80025ae:	f000 fb51 	bl	8002c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	2000014c 	.word	0x2000014c

080025bc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80025c0:	4802      	ldr	r0, [pc, #8]	@ (80025cc <DMA1_Channel6_IRQHandler+0x10>)
 80025c2:	f000 fb47 	bl	8002c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	200001d4 	.word	0x200001d4

080025d0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80025d4:	4802      	ldr	r0, [pc, #8]	@ (80025e0 <DMA1_Channel7_IRQHandler+0x10>)
 80025d6:	f000 fb3d 	bl	8002c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000218 	.word	0x20000218

080025e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025e8:	4802      	ldr	r0, [pc, #8]	@ (80025f4 <USART1_IRQHandler+0x10>)
 80025ea:	f001 fe0b 	bl	8004204 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000074 	.word	0x20000074

080025f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002604:	f7ff fff8 	bl	80025f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002608:	480b      	ldr	r0, [pc, #44]	@ (8002638 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800260a:	490c      	ldr	r1, [pc, #48]	@ (800263c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800260c:	4a0c      	ldr	r2, [pc, #48]	@ (8002640 <LoopFillZerobss+0x16>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002610:	e002      	b.n	8002618 <LoopCopyDataInit>

08002612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002616:	3304      	adds	r3, #4

08002618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800261a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800261c:	d3f9      	bcc.n	8002612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800261e:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002620:	4c09      	ldr	r4, [pc, #36]	@ (8002648 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002624:	e001      	b.n	800262a <LoopFillZerobss>

08002626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002628:	3204      	adds	r2, #4

0800262a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800262a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800262c:	d3fb      	bcc.n	8002626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800262e:	f003 faf3 	bl	8005c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002632:	f7ff f9a5 	bl	8001980 <main>
  bx lr
 8002636:	4770      	bx	lr
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002640:	08006084 	.word	0x08006084
  ldr r2, =_sbss
 8002644:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002648:	200003ac 	.word	0x200003ac

0800264c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC1_2_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_Init+0x28>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_Init+0x28>)
 800265a:	f043 0310 	orr.w	r3, r3, #16
 800265e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 f947 	bl	80028f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	200f      	movs	r0, #15
 8002668:	f000 f808 	bl	800267c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fd6c 	bl	8002148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40022000 	.word	0x40022000

0800267c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_InitTick+0x54>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x58>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002692:	fbb3 f3f1 	udiv	r3, r3, r1
 8002696:	fbb2 f3f3 	udiv	r3, r2, r3
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f95f 	bl	800295e <HAL_SYSTICK_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00e      	b.n	80026c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b0f      	cmp	r3, #15
 80026ae:	d80a      	bhi.n	80026c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b0:	2200      	movs	r2, #0
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	f000 f927 	bl	800290a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026bc:	4a06      	ldr	r2, [pc, #24]	@ (80026d8 <HAL_InitTick+0x5c>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000000 	.word	0x20000000
 80026d4:	20000008 	.word	0x20000008
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e0:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <HAL_IncTick+0x1c>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <HAL_IncTick+0x20>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	4a03      	ldr	r2, [pc, #12]	@ (80026fc <HAL_IncTick+0x20>)
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr
 80026f8:	20000008 	.word	0x20000008
 80026fc:	200003a8 	.word	0x200003a8

08002700 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return uwTick;
 8002704:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <HAL_GetTick+0x10>)
 8002706:	681b      	ldr	r3, [r3, #0]
}
 8002708:	4618      	mov	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	200003a8 	.word	0x200003a8

08002714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff fff0 	bl	8002700 <HAL_GetTick>
 8002720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272c:	d005      	beq.n	800273a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_Delay+0x44>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800273a:	bf00      	nop
 800273c:	f7ff ffe0 	bl	8002700 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d8f7      	bhi.n	800273c <HAL_Delay+0x28>
  {
  }
}
 800274c:	bf00      	nop
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000008 	.word	0x20000008

0800275c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002778:	4013      	ands	r3, r2
 800277a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800278c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800278e:	4a04      	ldr	r2, [pc, #16]	@ (80027a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	60d3      	str	r3, [r2, #12]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027a8:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <__NVIC_GetPriorityGrouping+0x18>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	0a1b      	lsrs	r3, r3, #8
 80027ae:	f003 0307 	and.w	r3, r3, #7
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	db0b      	blt.n	80027ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	f003 021f 	and.w	r2, r3, #31
 80027d8:	4906      	ldr	r1, [pc, #24]	@ (80027f4 <__NVIC_EnableIRQ+0x34>)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	095b      	lsrs	r3, r3, #5
 80027e0:	2001      	movs	r0, #1
 80027e2:	fa00 f202 	lsl.w	r2, r0, r2
 80027e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr
 80027f4:	e000e100 	.word	0xe000e100

080027f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	6039      	str	r1, [r7, #0]
 8002802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002808:	2b00      	cmp	r3, #0
 800280a:	db0a      	blt.n	8002822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	b2da      	uxtb	r2, r3
 8002810:	490c      	ldr	r1, [pc, #48]	@ (8002844 <__NVIC_SetPriority+0x4c>)
 8002812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002816:	0112      	lsls	r2, r2, #4
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	440b      	add	r3, r1
 800281c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002820:	e00a      	b.n	8002838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	b2da      	uxtb	r2, r3
 8002826:	4908      	ldr	r1, [pc, #32]	@ (8002848 <__NVIC_SetPriority+0x50>)
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	3b04      	subs	r3, #4
 8002830:	0112      	lsls	r2, r2, #4
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	440b      	add	r3, r1
 8002836:	761a      	strb	r2, [r3, #24]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000e100 	.word	0xe000e100
 8002848:	e000ed00 	.word	0xe000ed00

0800284c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284c:	b480      	push	{r7}
 800284e:	b089      	sub	sp, #36	@ 0x24
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f1c3 0307 	rsb	r3, r3, #7
 8002866:	2b04      	cmp	r3, #4
 8002868:	bf28      	it	cs
 800286a:	2304      	movcs	r3, #4
 800286c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3304      	adds	r3, #4
 8002872:	2b06      	cmp	r3, #6
 8002874:	d902      	bls.n	800287c <NVIC_EncodePriority+0x30>
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	3b03      	subs	r3, #3
 800287a:	e000      	b.n	800287e <NVIC_EncodePriority+0x32>
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002880:	f04f 32ff 	mov.w	r2, #4294967295
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43da      	mvns	r2, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	401a      	ands	r2, r3
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002894:	f04f 31ff 	mov.w	r1, #4294967295
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	fa01 f303 	lsl.w	r3, r1, r3
 800289e:	43d9      	mvns	r1, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a4:	4313      	orrs	r3, r2
         );
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3724      	adds	r7, #36	@ 0x24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028c0:	d301      	bcc.n	80028c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028c2:	2301      	movs	r3, #1
 80028c4:	e00f      	b.n	80028e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c6:	4a0a      	ldr	r2, [pc, #40]	@ (80028f0 <SysTick_Config+0x40>)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ce:	210f      	movs	r1, #15
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295
 80028d4:	f7ff ff90 	bl	80027f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d8:	4b05      	ldr	r3, [pc, #20]	@ (80028f0 <SysTick_Config+0x40>)
 80028da:	2200      	movs	r2, #0
 80028dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028de:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <SysTick_Config+0x40>)
 80028e0:	2207      	movs	r2, #7
 80028e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	e000e010 	.word	0xe000e010

080028f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ff2d 	bl	800275c <__NVIC_SetPriorityGrouping>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800290a:	b580      	push	{r7, lr}
 800290c:	b086      	sub	sp, #24
 800290e:	af00      	add	r7, sp, #0
 8002910:	4603      	mov	r3, r0
 8002912:	60b9      	str	r1, [r7, #8]
 8002914:	607a      	str	r2, [r7, #4]
 8002916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800291c:	f7ff ff42 	bl	80027a4 <__NVIC_GetPriorityGrouping>
 8002920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	68b9      	ldr	r1, [r7, #8]
 8002926:	6978      	ldr	r0, [r7, #20]
 8002928:	f7ff ff90 	bl	800284c <NVIC_EncodePriority>
 800292c:	4602      	mov	r2, r0
 800292e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002932:	4611      	mov	r1, r2
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ff5f 	bl	80027f8 <__NVIC_SetPriority>
}
 800293a:	bf00      	nop
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	4603      	mov	r3, r0
 800294a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800294c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff35 	bl	80027c0 <__NVIC_EnableIRQ>
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7ff ffa2 	bl	80028b0 <SysTick_Config>
 800296c:	4603      	mov	r3, r0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e043      	b.n	8002a16 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	461a      	mov	r2, r3
 8002994:	4b22      	ldr	r3, [pc, #136]	@ (8002a20 <HAL_DMA_Init+0xa8>)
 8002996:	4413      	add	r3, r2
 8002998:	4a22      	ldr	r2, [pc, #136]	@ (8002a24 <HAL_DMA_Init+0xac>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	091b      	lsrs	r3, r3, #4
 80029a0:	009a      	lsls	r2, r3, #2
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a28 <HAL_DMA_Init+0xb0>)
 80029aa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029c2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80029c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80029d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	bffdfff8 	.word	0xbffdfff8
 8002a24:	cccccccd 	.word	0xcccccccd
 8002a28:	40020000 	.word	0x40020000

08002a2c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d101      	bne.n	8002a4c <HAL_DMA_Start_IT+0x20>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	e04b      	b.n	8002ae4 <HAL_DMA_Start_IT+0xb8>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d13a      	bne.n	8002ad6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2202      	movs	r2, #2
 8002a64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	68b9      	ldr	r1, [r7, #8]
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f9eb 	bl	8002e60 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d008      	beq.n	8002aa4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 020e 	orr.w	r2, r2, #14
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e00f      	b.n	8002ac4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0204 	bic.w	r2, r2, #4
 8002ab2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 020a 	orr.w	r2, r2, #10
 8002ac2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0201 	orr.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e005      	b.n	8002ae2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d008      	beq.n	8002b16 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2204      	movs	r2, #4
 8002b08:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e020      	b.n	8002b58 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 020e 	bic.w	r2, r2, #14
 8002b24:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0201 	bic.w	r2, r2, #1
 8002b34:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b3e:	2101      	movs	r1, #1
 8002b40:	fa01 f202 	lsl.w	r2, r1, r2
 8002b44:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
	...

08002b64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d005      	beq.n	8002b88 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2204      	movs	r2, #4
 8002b80:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
 8002b86:	e051      	b.n	8002c2c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 020e 	bic.w	r2, r2, #14
 8002b96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a22      	ldr	r2, [pc, #136]	@ (8002c38 <HAL_DMA_Abort_IT+0xd4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d029      	beq.n	8002c06 <HAL_DMA_Abort_IT+0xa2>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a21      	ldr	r2, [pc, #132]	@ (8002c3c <HAL_DMA_Abort_IT+0xd8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d022      	beq.n	8002c02 <HAL_DMA_Abort_IT+0x9e>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8002c40 <HAL_DMA_Abort_IT+0xdc>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d01a      	beq.n	8002bfc <HAL_DMA_Abort_IT+0x98>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a1e      	ldr	r2, [pc, #120]	@ (8002c44 <HAL_DMA_Abort_IT+0xe0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d012      	beq.n	8002bf6 <HAL_DMA_Abort_IT+0x92>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c48 <HAL_DMA_Abort_IT+0xe4>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_DMA_Abort_IT+0x8c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <HAL_DMA_Abort_IT+0xe8>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d102      	bne.n	8002bea <HAL_DMA_Abort_IT+0x86>
 8002be4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002be8:	e00e      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002bea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bee:	e00b      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002bf0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bf4:	e008      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002bf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bfa:	e005      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002bfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c00:	e002      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002c02:	2310      	movs	r3, #16
 8002c04:	e000      	b.n	8002c08 <HAL_DMA_Abort_IT+0xa4>
 8002c06:	2301      	movs	r3, #1
 8002c08:	4a11      	ldr	r2, [pc, #68]	@ (8002c50 <HAL_DMA_Abort_IT+0xec>)
 8002c0a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	4798      	blx	r3
    } 
  }
  return status;
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40020008 	.word	0x40020008
 8002c3c:	4002001c 	.word	0x4002001c
 8002c40:	40020030 	.word	0x40020030
 8002c44:	40020044 	.word	0x40020044
 8002c48:	40020058 	.word	0x40020058
 8002c4c:	4002006c 	.word	0x4002006c
 8002c50:	40020000 	.word	0x40020000

08002c54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c70:	2204      	movs	r2, #4
 8002c72:	409a      	lsls	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4013      	ands	r3, r2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d04f      	beq.n	8002d1c <HAL_DMA_IRQHandler+0xc8>
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d04a      	beq.n	8002d1c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0320 	and.w	r3, r3, #32
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d107      	bne.n	8002ca4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0204 	bic.w	r2, r2, #4
 8002ca2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a66      	ldr	r2, [pc, #408]	@ (8002e44 <HAL_DMA_IRQHandler+0x1f0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d029      	beq.n	8002d02 <HAL_DMA_IRQHandler+0xae>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a65      	ldr	r2, [pc, #404]	@ (8002e48 <HAL_DMA_IRQHandler+0x1f4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d022      	beq.n	8002cfe <HAL_DMA_IRQHandler+0xaa>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a63      	ldr	r2, [pc, #396]	@ (8002e4c <HAL_DMA_IRQHandler+0x1f8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d01a      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0xa4>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a62      	ldr	r2, [pc, #392]	@ (8002e50 <HAL_DMA_IRQHandler+0x1fc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d012      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x9e>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a60      	ldr	r2, [pc, #384]	@ (8002e54 <HAL_DMA_IRQHandler+0x200>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00a      	beq.n	8002cec <HAL_DMA_IRQHandler+0x98>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a5f      	ldr	r2, [pc, #380]	@ (8002e58 <HAL_DMA_IRQHandler+0x204>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d102      	bne.n	8002ce6 <HAL_DMA_IRQHandler+0x92>
 8002ce0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ce4:	e00e      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002ce6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002cea:	e00b      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002cec:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002cf0:	e008      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002cf2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002cf6:	e005      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cfc:	e002      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002cfe:	2340      	movs	r3, #64	@ 0x40
 8002d00:	e000      	b.n	8002d04 <HAL_DMA_IRQHandler+0xb0>
 8002d02:	2304      	movs	r3, #4
 8002d04:	4a55      	ldr	r2, [pc, #340]	@ (8002e5c <HAL_DMA_IRQHandler+0x208>)
 8002d06:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 8094 	beq.w	8002e3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d1a:	e08e      	b.n	8002e3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	2202      	movs	r2, #2
 8002d22:	409a      	lsls	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d056      	beq.n	8002dda <HAL_DMA_IRQHandler+0x186>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d051      	beq.n	8002dda <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0320 	and.w	r3, r3, #32
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10b      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 020a 	bic.w	r2, r2, #10
 8002d52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a38      	ldr	r2, [pc, #224]	@ (8002e44 <HAL_DMA_IRQHandler+0x1f0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d029      	beq.n	8002dba <HAL_DMA_IRQHandler+0x166>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a37      	ldr	r2, [pc, #220]	@ (8002e48 <HAL_DMA_IRQHandler+0x1f4>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d022      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x162>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a35      	ldr	r2, [pc, #212]	@ (8002e4c <HAL_DMA_IRQHandler+0x1f8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d01a      	beq.n	8002db0 <HAL_DMA_IRQHandler+0x15c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a34      	ldr	r2, [pc, #208]	@ (8002e50 <HAL_DMA_IRQHandler+0x1fc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d012      	beq.n	8002daa <HAL_DMA_IRQHandler+0x156>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a32      	ldr	r2, [pc, #200]	@ (8002e54 <HAL_DMA_IRQHandler+0x200>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d00a      	beq.n	8002da4 <HAL_DMA_IRQHandler+0x150>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a31      	ldr	r2, [pc, #196]	@ (8002e58 <HAL_DMA_IRQHandler+0x204>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d102      	bne.n	8002d9e <HAL_DMA_IRQHandler+0x14a>
 8002d98:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d9c:	e00e      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002d9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da2:	e00b      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002da4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002da8:	e008      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002daa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dae:	e005      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002db0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002db4:	e002      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002db6:	2320      	movs	r3, #32
 8002db8:	e000      	b.n	8002dbc <HAL_DMA_IRQHandler+0x168>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	4a27      	ldr	r2, [pc, #156]	@ (8002e5c <HAL_DMA_IRQHandler+0x208>)
 8002dbe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d034      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002dd8:	e02f      	b.n	8002e3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	2208      	movs	r2, #8
 8002de0:	409a      	lsls	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d028      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x1e8>
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	f003 0308 	and.w	r3, r3, #8
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d023      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 020e 	bic.w	r2, r2, #14
 8002e02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d004      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	4798      	blx	r3
    }
  }
  return;
 8002e3a:	bf00      	nop
 8002e3c:	bf00      	nop
}
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40020008 	.word	0x40020008
 8002e48:	4002001c 	.word	0x4002001c
 8002e4c:	40020030 	.word	0x40020030
 8002e50:	40020044 	.word	0x40020044
 8002e54:	40020058 	.word	0x40020058
 8002e58:	4002006c 	.word	0x4002006c
 8002e5c:	40020000 	.word	0x40020000

08002e60 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e76:	2101      	movs	r1, #1
 8002e78:	fa01 f202 	lsl.w	r2, r1, r2
 8002e7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b10      	cmp	r3, #16
 8002e8c:	d108      	bne.n	8002ea0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e9e:	e007      	b.n	8002eb0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	60da      	str	r2, [r3, #12]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
	...

08002ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b08b      	sub	sp, #44	@ 0x2c
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ece:	e169      	b.n	80031a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69fa      	ldr	r2, [r7, #28]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	f040 8158 	bne.w	800319e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	4a9a      	ldr	r2, [pc, #616]	@ (800315c <HAL_GPIO_Init+0x2a0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d05e      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
 8002ef8:	4a98      	ldr	r2, [pc, #608]	@ (800315c <HAL_GPIO_Init+0x2a0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d875      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002efe:	4a98      	ldr	r2, [pc, #608]	@ (8003160 <HAL_GPIO_Init+0x2a4>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d058      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
 8002f04:	4a96      	ldr	r2, [pc, #600]	@ (8003160 <HAL_GPIO_Init+0x2a4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d86f      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002f0a:	4a96      	ldr	r2, [pc, #600]	@ (8003164 <HAL_GPIO_Init+0x2a8>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d052      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
 8002f10:	4a94      	ldr	r2, [pc, #592]	@ (8003164 <HAL_GPIO_Init+0x2a8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d869      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002f16:	4a94      	ldr	r2, [pc, #592]	@ (8003168 <HAL_GPIO_Init+0x2ac>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d04c      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
 8002f1c:	4a92      	ldr	r2, [pc, #584]	@ (8003168 <HAL_GPIO_Init+0x2ac>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d863      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002f22:	4a92      	ldr	r2, [pc, #584]	@ (800316c <HAL_GPIO_Init+0x2b0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d046      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
 8002f28:	4a90      	ldr	r2, [pc, #576]	@ (800316c <HAL_GPIO_Init+0x2b0>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d85d      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002f2e:	2b12      	cmp	r3, #18
 8002f30:	d82a      	bhi.n	8002f88 <HAL_GPIO_Init+0xcc>
 8002f32:	2b12      	cmp	r3, #18
 8002f34:	d859      	bhi.n	8002fea <HAL_GPIO_Init+0x12e>
 8002f36:	a201      	add	r2, pc, #4	@ (adr r2, 8002f3c <HAL_GPIO_Init+0x80>)
 8002f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3c:	08002fb7 	.word	0x08002fb7
 8002f40:	08002f91 	.word	0x08002f91
 8002f44:	08002fa3 	.word	0x08002fa3
 8002f48:	08002fe5 	.word	0x08002fe5
 8002f4c:	08002feb 	.word	0x08002feb
 8002f50:	08002feb 	.word	0x08002feb
 8002f54:	08002feb 	.word	0x08002feb
 8002f58:	08002feb 	.word	0x08002feb
 8002f5c:	08002feb 	.word	0x08002feb
 8002f60:	08002feb 	.word	0x08002feb
 8002f64:	08002feb 	.word	0x08002feb
 8002f68:	08002feb 	.word	0x08002feb
 8002f6c:	08002feb 	.word	0x08002feb
 8002f70:	08002feb 	.word	0x08002feb
 8002f74:	08002feb 	.word	0x08002feb
 8002f78:	08002feb 	.word	0x08002feb
 8002f7c:	08002feb 	.word	0x08002feb
 8002f80:	08002f99 	.word	0x08002f99
 8002f84:	08002fad 	.word	0x08002fad
 8002f88:	4a79      	ldr	r2, [pc, #484]	@ (8003170 <HAL_GPIO_Init+0x2b4>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d013      	beq.n	8002fb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f8e:	e02c      	b.n	8002fea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	623b      	str	r3, [r7, #32]
          break;
 8002f96:	e029      	b.n	8002fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	623b      	str	r3, [r7, #32]
          break;
 8002fa0:	e024      	b.n	8002fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	3308      	adds	r3, #8
 8002fa8:	623b      	str	r3, [r7, #32]
          break;
 8002faa:	e01f      	b.n	8002fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	330c      	adds	r3, #12
 8002fb2:	623b      	str	r3, [r7, #32]
          break;
 8002fb4:	e01a      	b.n	8002fec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d102      	bne.n	8002fc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002fbe:	2304      	movs	r3, #4
 8002fc0:	623b      	str	r3, [r7, #32]
          break;
 8002fc2:	e013      	b.n	8002fec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fcc:	2308      	movs	r3, #8
 8002fce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69fa      	ldr	r2, [r7, #28]
 8002fd4:	611a      	str	r2, [r3, #16]
          break;
 8002fd6:	e009      	b.n	8002fec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fd8:	2308      	movs	r3, #8
 8002fda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	69fa      	ldr	r2, [r7, #28]
 8002fe0:	615a      	str	r2, [r3, #20]
          break;
 8002fe2:	e003      	b.n	8002fec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	623b      	str	r3, [r7, #32]
          break;
 8002fe8:	e000      	b.n	8002fec <HAL_GPIO_Init+0x130>
          break;
 8002fea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2bff      	cmp	r3, #255	@ 0xff
 8002ff0:	d801      	bhi.n	8002ff6 <HAL_GPIO_Init+0x13a>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	e001      	b.n	8002ffa <HAL_GPIO_Init+0x13e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2bff      	cmp	r3, #255	@ 0xff
 8003000:	d802      	bhi.n	8003008 <HAL_GPIO_Init+0x14c>
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	e002      	b.n	800300e <HAL_GPIO_Init+0x152>
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	3b08      	subs	r3, #8
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	210f      	movs	r1, #15
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	401a      	ands	r2, r3
 8003020:	6a39      	ldr	r1, [r7, #32]
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	fa01 f303 	lsl.w	r3, r1, r3
 8003028:	431a      	orrs	r2, r3
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 80b1 	beq.w	800319e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800303c:	4b4d      	ldr	r3, [pc, #308]	@ (8003174 <HAL_GPIO_Init+0x2b8>)
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	4a4c      	ldr	r2, [pc, #304]	@ (8003174 <HAL_GPIO_Init+0x2b8>)
 8003042:	f043 0301 	orr.w	r3, r3, #1
 8003046:	6193      	str	r3, [r2, #24]
 8003048:	4b4a      	ldr	r3, [pc, #296]	@ (8003174 <HAL_GPIO_Init+0x2b8>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003054:	4a48      	ldr	r2, [pc, #288]	@ (8003178 <HAL_GPIO_Init+0x2bc>)
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	3302      	adds	r3, #2
 800305c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003060:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	220f      	movs	r2, #15
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a40      	ldr	r2, [pc, #256]	@ (800317c <HAL_GPIO_Init+0x2c0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d013      	beq.n	80030a8 <HAL_GPIO_Init+0x1ec>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a3f      	ldr	r2, [pc, #252]	@ (8003180 <HAL_GPIO_Init+0x2c4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d00d      	beq.n	80030a4 <HAL_GPIO_Init+0x1e8>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a3e      	ldr	r2, [pc, #248]	@ (8003184 <HAL_GPIO_Init+0x2c8>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d007      	beq.n	80030a0 <HAL_GPIO_Init+0x1e4>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a3d      	ldr	r2, [pc, #244]	@ (8003188 <HAL_GPIO_Init+0x2cc>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d101      	bne.n	800309c <HAL_GPIO_Init+0x1e0>
 8003098:	2303      	movs	r3, #3
 800309a:	e006      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 800309c:	2304      	movs	r3, #4
 800309e:	e004      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e002      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a4:	2301      	movs	r3, #1
 80030a6:	e000      	b.n	80030aa <HAL_GPIO_Init+0x1ee>
 80030a8:	2300      	movs	r3, #0
 80030aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ac:	f002 0203 	and.w	r2, r2, #3
 80030b0:	0092      	lsls	r2, r2, #2
 80030b2:	4093      	lsls	r3, r2
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030ba:	492f      	ldr	r1, [pc, #188]	@ (8003178 <HAL_GPIO_Init+0x2bc>)
 80030bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d006      	beq.n	80030e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030d4:	4b2d      	ldr	r3, [pc, #180]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	492c      	ldr	r1, [pc, #176]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	4313      	orrs	r3, r2
 80030de:	608b      	str	r3, [r1, #8]
 80030e0:	e006      	b.n	80030f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030e2:	4b2a      	ldr	r3, [pc, #168]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	4928      	ldr	r1, [pc, #160]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d006      	beq.n	800310a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030fc:	4b23      	ldr	r3, [pc, #140]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 80030fe:	68da      	ldr	r2, [r3, #12]
 8003100:	4922      	ldr	r1, [pc, #136]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	4313      	orrs	r3, r2
 8003106:	60cb      	str	r3, [r1, #12]
 8003108:	e006      	b.n	8003118 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800310a:	4b20      	ldr	r3, [pc, #128]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	43db      	mvns	r3, r3
 8003112:	491e      	ldr	r1, [pc, #120]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 8003114:	4013      	ands	r3, r2
 8003116:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d006      	beq.n	8003132 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003124:	4b19      	ldr	r3, [pc, #100]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	4918      	ldr	r1, [pc, #96]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	604b      	str	r3, [r1, #4]
 8003130:	e006      	b.n	8003140 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003132:	4b16      	ldr	r3, [pc, #88]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	43db      	mvns	r3, r3
 800313a:	4914      	ldr	r1, [pc, #80]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 800313c:	4013      	ands	r3, r2
 800313e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d021      	beq.n	8003190 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800314c:	4b0f      	ldr	r3, [pc, #60]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	490e      	ldr	r1, [pc, #56]	@ (800318c <HAL_GPIO_Init+0x2d0>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]
 8003158:	e021      	b.n	800319e <HAL_GPIO_Init+0x2e2>
 800315a:	bf00      	nop
 800315c:	10320000 	.word	0x10320000
 8003160:	10310000 	.word	0x10310000
 8003164:	10220000 	.word	0x10220000
 8003168:	10210000 	.word	0x10210000
 800316c:	10120000 	.word	0x10120000
 8003170:	10110000 	.word	0x10110000
 8003174:	40021000 	.word	0x40021000
 8003178:	40010000 	.word	0x40010000
 800317c:	40010800 	.word	0x40010800
 8003180:	40010c00 	.word	0x40010c00
 8003184:	40011000 	.word	0x40011000
 8003188:	40011400 	.word	0x40011400
 800318c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003190:	4b0b      	ldr	r3, [pc, #44]	@ (80031c0 <HAL_GPIO_Init+0x304>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	43db      	mvns	r3, r3
 8003198:	4909      	ldr	r1, [pc, #36]	@ (80031c0 <HAL_GPIO_Init+0x304>)
 800319a:	4013      	ands	r3, r2
 800319c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	3301      	adds	r3, #1
 80031a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f47f ae8e 	bne.w	8002ed0 <HAL_GPIO_Init+0x14>
  }
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	372c      	adds	r7, #44	@ 0x2c
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	40010400 	.word	0x40010400

080031c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e272      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 8087 	beq.w	80032f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031e4:	4b92      	ldr	r3, [pc, #584]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 030c 	and.w	r3, r3, #12
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d00c      	beq.n	800320a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031f0:	4b8f      	ldr	r3, [pc, #572]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 030c 	and.w	r3, r3, #12
 80031f8:	2b08      	cmp	r3, #8
 80031fa:	d112      	bne.n	8003222 <HAL_RCC_OscConfig+0x5e>
 80031fc:	4b8c      	ldr	r3, [pc, #560]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003208:	d10b      	bne.n	8003222 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320a:	4b89      	ldr	r3, [pc, #548]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d06c      	beq.n	80032f0 <HAL_RCC_OscConfig+0x12c>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d168      	bne.n	80032f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e24c      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800322a:	d106      	bne.n	800323a <HAL_RCC_OscConfig+0x76>
 800322c:	4b80      	ldr	r3, [pc, #512]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a7f      	ldr	r2, [pc, #508]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	e02e      	b.n	8003298 <HAL_RCC_OscConfig+0xd4>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10c      	bne.n	800325c <HAL_RCC_OscConfig+0x98>
 8003242:	4b7b      	ldr	r3, [pc, #492]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a7a      	ldr	r2, [pc, #488]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	4b78      	ldr	r3, [pc, #480]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a77      	ldr	r2, [pc, #476]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003254:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	e01d      	b.n	8003298 <HAL_RCC_OscConfig+0xd4>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003264:	d10c      	bne.n	8003280 <HAL_RCC_OscConfig+0xbc>
 8003266:	4b72      	ldr	r3, [pc, #456]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a71      	ldr	r2, [pc, #452]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800326c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	4b6f      	ldr	r3, [pc, #444]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a6e      	ldr	r2, [pc, #440]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	e00b      	b.n	8003298 <HAL_RCC_OscConfig+0xd4>
 8003280:	4b6b      	ldr	r3, [pc, #428]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a6a      	ldr	r2, [pc, #424]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	4b68      	ldr	r3, [pc, #416]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a67      	ldr	r2, [pc, #412]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003296:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7ff fa2e 	bl	8002700 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a8:	f7ff fa2a 	bl	8002700 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	@ 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e200      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0xe4>
 80032c6:	e014      	b.n	80032f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7ff fa1a 	bl	8002700 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7ff fa16 	bl	8002700 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	@ 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e1ec      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	4b53      	ldr	r3, [pc, #332]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x10c>
 80032ee:	e000      	b.n	80032f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d063      	beq.n	80033c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032fe:	4b4c      	ldr	r3, [pc, #304]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800330a:	4b49      	ldr	r3, [pc, #292]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 030c 	and.w	r3, r3, #12
 8003312:	2b08      	cmp	r3, #8
 8003314:	d11c      	bne.n	8003350 <HAL_RCC_OscConfig+0x18c>
 8003316:	4b46      	ldr	r3, [pc, #280]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d116      	bne.n	8003350 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	4b43      	ldr	r3, [pc, #268]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <HAL_RCC_OscConfig+0x176>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e1c0      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b3d      	ldr	r3, [pc, #244]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4939      	ldr	r1, [pc, #228]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334e:	e03a      	b.n	80033c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003358:	4b36      	ldr	r3, [pc, #216]	@ (8003434 <HAL_RCC_OscConfig+0x270>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335e:	f7ff f9cf 	bl	8002700 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003366:	f7ff f9cb 	bl	8002700 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e1a1      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	4b2d      	ldr	r3, [pc, #180]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003384:	4b2a      	ldr	r3, [pc, #168]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4927      	ldr	r1, [pc, #156]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 8003394:	4313      	orrs	r3, r2
 8003396:	600b      	str	r3, [r1, #0]
 8003398:	e015      	b.n	80033c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800339a:	4b26      	ldr	r3, [pc, #152]	@ (8003434 <HAL_RCC_OscConfig+0x270>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a0:	f7ff f9ae 	bl	8002700 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a8:	f7ff f9aa 	bl	8002700 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e180      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d03a      	beq.n	8003448 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d019      	beq.n	800340e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033da:	4b17      	ldr	r3, [pc, #92]	@ (8003438 <HAL_RCC_OscConfig+0x274>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e0:	f7ff f98e 	bl	8002700 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e8:	f7ff f98a 	bl	8002700 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e160      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003430 <HAL_RCC_OscConfig+0x26c>)
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003406:	2001      	movs	r0, #1
 8003408:	f000 face 	bl	80039a8 <RCC_Delay>
 800340c:	e01c      	b.n	8003448 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800340e:	4b0a      	ldr	r3, [pc, #40]	@ (8003438 <HAL_RCC_OscConfig+0x274>)
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003414:	f7ff f974 	bl	8002700 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800341a:	e00f      	b.n	800343c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800341c:	f7ff f970 	bl	8002700 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d908      	bls.n	800343c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e146      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
 800342e:	bf00      	nop
 8003430:	40021000 	.word	0x40021000
 8003434:	42420000 	.word	0x42420000
 8003438:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800343c:	4b92      	ldr	r3, [pc, #584]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1e9      	bne.n	800341c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 80a6 	beq.w	80035a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003456:	2300      	movs	r3, #0
 8003458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800345a:	4b8b      	ldr	r3, [pc, #556]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10d      	bne.n	8003482 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003466:	4b88      	ldr	r3, [pc, #544]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	4a87      	ldr	r2, [pc, #540]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800346c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003470:	61d3      	str	r3, [r2, #28]
 8003472:	4b85      	ldr	r3, [pc, #532]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800347e:	2301      	movs	r3, #1
 8003480:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003482:	4b82      	ldr	r3, [pc, #520]	@ (800368c <HAL_RCC_OscConfig+0x4c8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348a:	2b00      	cmp	r3, #0
 800348c:	d118      	bne.n	80034c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800348e:	4b7f      	ldr	r3, [pc, #508]	@ (800368c <HAL_RCC_OscConfig+0x4c8>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a7e      	ldr	r2, [pc, #504]	@ (800368c <HAL_RCC_OscConfig+0x4c8>)
 8003494:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003498:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800349a:	f7ff f931 	bl	8002700 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a2:	f7ff f92d 	bl	8002700 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b64      	cmp	r3, #100	@ 0x64
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e103      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b4:	4b75      	ldr	r3, [pc, #468]	@ (800368c <HAL_RCC_OscConfig+0x4c8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d106      	bne.n	80034d6 <HAL_RCC_OscConfig+0x312>
 80034c8:	4b6f      	ldr	r3, [pc, #444]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	4a6e      	ldr	r2, [pc, #440]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	6213      	str	r3, [r2, #32]
 80034d4:	e02d      	b.n	8003532 <HAL_RCC_OscConfig+0x36e>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCC_OscConfig+0x334>
 80034de:	4b6a      	ldr	r3, [pc, #424]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	4a69      	ldr	r2, [pc, #420]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	6213      	str	r3, [r2, #32]
 80034ea:	4b67      	ldr	r3, [pc, #412]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	4a66      	ldr	r2, [pc, #408]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	f023 0304 	bic.w	r3, r3, #4
 80034f4:	6213      	str	r3, [r2, #32]
 80034f6:	e01c      	b.n	8003532 <HAL_RCC_OscConfig+0x36e>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	2b05      	cmp	r3, #5
 80034fe:	d10c      	bne.n	800351a <HAL_RCC_OscConfig+0x356>
 8003500:	4b61      	ldr	r3, [pc, #388]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	4a60      	ldr	r2, [pc, #384]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003506:	f043 0304 	orr.w	r3, r3, #4
 800350a:	6213      	str	r3, [r2, #32]
 800350c:	4b5e      	ldr	r3, [pc, #376]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	4a5d      	ldr	r2, [pc, #372]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003512:	f043 0301 	orr.w	r3, r3, #1
 8003516:	6213      	str	r3, [r2, #32]
 8003518:	e00b      	b.n	8003532 <HAL_RCC_OscConfig+0x36e>
 800351a:	4b5b      	ldr	r3, [pc, #364]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	4a5a      	ldr	r2, [pc, #360]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003520:	f023 0301 	bic.w	r3, r3, #1
 8003524:	6213      	str	r3, [r2, #32]
 8003526:	4b58      	ldr	r3, [pc, #352]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	4a57      	ldr	r2, [pc, #348]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800352c:	f023 0304 	bic.w	r3, r3, #4
 8003530:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d015      	beq.n	8003566 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353a:	f7ff f8e1 	bl	8002700 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003540:	e00a      	b.n	8003558 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003542:	f7ff f8dd 	bl	8002700 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003550:	4293      	cmp	r3, r2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e0b1      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003558:	4b4b      	ldr	r3, [pc, #300]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0ee      	beq.n	8003542 <HAL_RCC_OscConfig+0x37e>
 8003564:	e014      	b.n	8003590 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003566:	f7ff f8cb 	bl	8002700 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356c:	e00a      	b.n	8003584 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356e:	f7ff f8c7 	bl	8002700 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357c:	4293      	cmp	r3, r2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e09b      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003584:	4b40      	ldr	r3, [pc, #256]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003586:	6a1b      	ldr	r3, [r3, #32]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1ee      	bne.n	800356e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003590:	7dfb      	ldrb	r3, [r7, #23]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d105      	bne.n	80035a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003596:	4b3c      	ldr	r3, [pc, #240]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	4a3b      	ldr	r2, [pc, #236]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800359c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 8087 	beq.w	80036ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035ac:	4b36      	ldr	r3, [pc, #216]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f003 030c 	and.w	r3, r3, #12
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d061      	beq.n	800367c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d146      	bne.n	800364e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035c0:	4b33      	ldr	r3, [pc, #204]	@ (8003690 <HAL_RCC_OscConfig+0x4cc>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c6:	f7ff f89b 	bl	8002700 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ce:	f7ff f897 	bl	8002700 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e06d      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e0:	4b29      	ldr	r3, [pc, #164]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f0      	bne.n	80035ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f4:	d108      	bne.n	8003608 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035f6:	4b24      	ldr	r3, [pc, #144]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4921      	ldr	r1, [pc, #132]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003604:	4313      	orrs	r3, r2
 8003606:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003608:	4b1f      	ldr	r3, [pc, #124]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a19      	ldr	r1, [r3, #32]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003618:	430b      	orrs	r3, r1
 800361a:	491b      	ldr	r1, [pc, #108]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 800361c:	4313      	orrs	r3, r2
 800361e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003620:	4b1b      	ldr	r3, [pc, #108]	@ (8003690 <HAL_RCC_OscConfig+0x4cc>)
 8003622:	2201      	movs	r2, #1
 8003624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003626:	f7ff f86b 	bl	8002700 <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800362c:	e008      	b.n	8003640 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800362e:	f7ff f867 	bl	8002700 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e03d      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d0f0      	beq.n	800362e <HAL_RCC_OscConfig+0x46a>
 800364c:	e035      	b.n	80036ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364e:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <HAL_RCC_OscConfig+0x4cc>)
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003654:	f7ff f854 	bl	8002700 <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365c:	f7ff f850 	bl	8002700 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e026      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800366e:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <HAL_RCC_OscConfig+0x4c4>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0x498>
 800367a:	e01e      	b.n	80036ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d107      	bne.n	8003694 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e019      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
 8003688:	40021000 	.word	0x40021000
 800368c:	40007000 	.word	0x40007000
 8003690:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003694:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <HAL_RCC_OscConfig+0x500>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d106      	bne.n	80036b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d001      	beq.n	80036ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40021000 	.word	0x40021000

080036c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e0d0      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d910      	bls.n	800370c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b67      	ldr	r3, [pc, #412]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 0207 	bic.w	r2, r3, #7
 80036f2:	4965      	ldr	r1, [pc, #404]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	4b63      	ldr	r3, [pc, #396]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0b8      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d020      	beq.n	800375a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d005      	beq.n	8003730 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003724:	4b59      	ldr	r3, [pc, #356]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	4a58      	ldr	r2, [pc, #352]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800372e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800373c:	4b53      	ldr	r3, [pc, #332]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	4a52      	ldr	r2, [pc, #328]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003742:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003746:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003748:	4b50      	ldr	r3, [pc, #320]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	494d      	ldr	r1, [pc, #308]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	4313      	orrs	r3, r2
 8003758:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d040      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d107      	bne.n	800377e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800376e:	4b47      	ldr	r3, [pc, #284]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d115      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e07f      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d107      	bne.n	8003796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003786:	4b41      	ldr	r3, [pc, #260]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e073      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003796:	4b3d      	ldr	r3, [pc, #244]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e06b      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037a6:	4b39      	ldr	r3, [pc, #228]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f023 0203 	bic.w	r2, r3, #3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	4936      	ldr	r1, [pc, #216]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037b8:	f7fe ffa2 	bl	8002700 <HAL_GetTick>
 80037bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037be:	e00a      	b.n	80037d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037c0:	f7fe ff9e 	bl	8002700 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e053      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d6:	4b2d      	ldr	r3, [pc, #180]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 020c 	and.w	r2, r3, #12
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d1eb      	bne.n	80037c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037e8:	4b27      	ldr	r3, [pc, #156]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0307 	and.w	r3, r3, #7
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d210      	bcs.n	8003818 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f6:	4b24      	ldr	r3, [pc, #144]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f023 0207 	bic.w	r2, r3, #7
 80037fe:	4922      	ldr	r1, [pc, #136]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	4313      	orrs	r3, r2
 8003804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003806:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d001      	beq.n	8003818 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e032      	b.n	800387e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b00      	cmp	r3, #0
 8003822:	d008      	beq.n	8003836 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003824:	4b19      	ldr	r3, [pc, #100]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	4916      	ldr	r1, [pc, #88]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	4313      	orrs	r3, r2
 8003834:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0308 	and.w	r3, r3, #8
 800383e:	2b00      	cmp	r3, #0
 8003840:	d009      	beq.n	8003856 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003842:	4b12      	ldr	r3, [pc, #72]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	00db      	lsls	r3, r3, #3
 8003850:	490e      	ldr	r1, [pc, #56]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003852:	4313      	orrs	r3, r2
 8003854:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003856:	f000 f821 	bl	800389c <HAL_RCC_GetSysClockFreq>
 800385a:	4602      	mov	r2, r0
 800385c:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	091b      	lsrs	r3, r3, #4
 8003862:	f003 030f 	and.w	r3, r3, #15
 8003866:	490a      	ldr	r1, [pc, #40]	@ (8003890 <HAL_RCC_ClockConfig+0x1c8>)
 8003868:	5ccb      	ldrb	r3, [r1, r3]
 800386a:	fa22 f303 	lsr.w	r3, r2, r3
 800386e:	4a09      	ldr	r2, [pc, #36]	@ (8003894 <HAL_RCC_ClockConfig+0x1cc>)
 8003870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003872:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <HAL_RCC_ClockConfig+0x1d0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4618      	mov	r0, r3
 8003878:	f7fe ff00 	bl	800267c <HAL_InitTick>

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40022000 	.word	0x40022000
 800388c:	40021000 	.word	0x40021000
 8003890:	08005c7c 	.word	0x08005c7c
 8003894:	20000000 	.word	0x20000000
 8003898:	20000004 	.word	0x20000004

0800389c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	2300      	movs	r3, #0
 80038b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x94>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d002      	beq.n	80038cc <HAL_RCC_GetSysClockFreq+0x30>
 80038c6:	2b08      	cmp	r3, #8
 80038c8:	d003      	beq.n	80038d2 <HAL_RCC_GetSysClockFreq+0x36>
 80038ca:	e027      	b.n	800391c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038cc:	4b19      	ldr	r3, [pc, #100]	@ (8003934 <HAL_RCC_GetSysClockFreq+0x98>)
 80038ce:	613b      	str	r3, [r7, #16]
      break;
 80038d0:	e027      	b.n	8003922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	0c9b      	lsrs	r3, r3, #18
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	4a17      	ldr	r2, [pc, #92]	@ (8003938 <HAL_RCC_GetSysClockFreq+0x9c>)
 80038dc:	5cd3      	ldrb	r3, [r2, r3]
 80038de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d010      	beq.n	800390c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038ea:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x94>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	0c5b      	lsrs	r3, r3, #17
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	4a11      	ldr	r2, [pc, #68]	@ (800393c <HAL_RCC_GetSysClockFreq+0xa0>)
 80038f6:	5cd3      	ldrb	r3, [r2, r3]
 80038f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003934 <HAL_RCC_GetSysClockFreq+0x98>)
 80038fe:	fb03 f202 	mul.w	r2, r3, r2
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	fbb2 f3f3 	udiv	r3, r2, r3
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	e004      	b.n	8003916 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a0c      	ldr	r2, [pc, #48]	@ (8003940 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003910:	fb02 f303 	mul.w	r3, r2, r3
 8003914:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	613b      	str	r3, [r7, #16]
      break;
 800391a:	e002      	b.n	8003922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800391c:	4b05      	ldr	r3, [pc, #20]	@ (8003934 <HAL_RCC_GetSysClockFreq+0x98>)
 800391e:	613b      	str	r3, [r7, #16]
      break;
 8003920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003922:	693b      	ldr	r3, [r7, #16]
}
 8003924:	4618      	mov	r0, r3
 8003926:	371c      	adds	r7, #28
 8003928:	46bd      	mov	sp, r7
 800392a:	bc80      	pop	{r7}
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000
 8003934:	007a1200 	.word	0x007a1200
 8003938:	08005c94 	.word	0x08005c94
 800393c:	08005ca4 	.word	0x08005ca4
 8003940:	003d0900 	.word	0x003d0900

08003944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003948:	4b02      	ldr	r3, [pc, #8]	@ (8003954 <HAL_RCC_GetHCLKFreq+0x10>)
 800394a:	681b      	ldr	r3, [r3, #0]
}
 800394c:	4618      	mov	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr
 8003954:	20000000 	.word	0x20000000

08003958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800395c:	f7ff fff2 	bl	8003944 <HAL_RCC_GetHCLKFreq>
 8003960:	4602      	mov	r2, r0
 8003962:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	0a1b      	lsrs	r3, r3, #8
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	4903      	ldr	r1, [pc, #12]	@ (800397c <HAL_RCC_GetPCLK1Freq+0x24>)
 800396e:	5ccb      	ldrb	r3, [r1, r3]
 8003970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	08005c8c 	.word	0x08005c8c

08003980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003984:	f7ff ffde 	bl	8003944 <HAL_RCC_GetHCLKFreq>
 8003988:	4602      	mov	r2, r0
 800398a:	4b05      	ldr	r3, [pc, #20]	@ (80039a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	0adb      	lsrs	r3, r3, #11
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	4903      	ldr	r1, [pc, #12]	@ (80039a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003996:	5ccb      	ldrb	r3, [r1, r3]
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800399c:	4618      	mov	r0, r3
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40021000 	.word	0x40021000
 80039a4:	08005c8c 	.word	0x08005c8c

080039a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039b0:	4b0a      	ldr	r3, [pc, #40]	@ (80039dc <RCC_Delay+0x34>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a0a      	ldr	r2, [pc, #40]	@ (80039e0 <RCC_Delay+0x38>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	0a5b      	lsrs	r3, r3, #9
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	fb02 f303 	mul.w	r3, r2, r3
 80039c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039c4:	bf00      	nop
  }
  while (Delay --);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1e5a      	subs	r2, r3, #1
 80039ca:	60fa      	str	r2, [r7, #12]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1f9      	bne.n	80039c4 <RCC_Delay+0x1c>
}
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	20000000 	.word	0x20000000
 80039e0:	10624dd3 	.word	0x10624dd3

080039e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e041      	b.n	8003a7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fe fbce 	bl	80021ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f000 f8f4 	bl	8003c10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b084      	sub	sp, #16
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d101      	bne.n	8003a9e <HAL_TIM_ConfigClockSource+0x1c>
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	e0b4      	b.n	8003c08 <HAL_TIM_ConfigClockSource+0x186>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003abc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ac4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ad6:	d03e      	beq.n	8003b56 <HAL_TIM_ConfigClockSource+0xd4>
 8003ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003adc:	f200 8087 	bhi.w	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ae4:	f000 8086 	beq.w	8003bf4 <HAL_TIM_ConfigClockSource+0x172>
 8003ae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aec:	d87f      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003aee:	2b70      	cmp	r3, #112	@ 0x70
 8003af0:	d01a      	beq.n	8003b28 <HAL_TIM_ConfigClockSource+0xa6>
 8003af2:	2b70      	cmp	r3, #112	@ 0x70
 8003af4:	d87b      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003af6:	2b60      	cmp	r3, #96	@ 0x60
 8003af8:	d050      	beq.n	8003b9c <HAL_TIM_ConfigClockSource+0x11a>
 8003afa:	2b60      	cmp	r3, #96	@ 0x60
 8003afc:	d877      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003afe:	2b50      	cmp	r3, #80	@ 0x50
 8003b00:	d03c      	beq.n	8003b7c <HAL_TIM_ConfigClockSource+0xfa>
 8003b02:	2b50      	cmp	r3, #80	@ 0x50
 8003b04:	d873      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003b06:	2b40      	cmp	r3, #64	@ 0x40
 8003b08:	d058      	beq.n	8003bbc <HAL_TIM_ConfigClockSource+0x13a>
 8003b0a:	2b40      	cmp	r3, #64	@ 0x40
 8003b0c:	d86f      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003b0e:	2b30      	cmp	r3, #48	@ 0x30
 8003b10:	d064      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0x15a>
 8003b12:	2b30      	cmp	r3, #48	@ 0x30
 8003b14:	d86b      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003b16:	2b20      	cmp	r3, #32
 8003b18:	d060      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0x15a>
 8003b1a:	2b20      	cmp	r3, #32
 8003b1c:	d867      	bhi.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d05c      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0x15a>
 8003b22:	2b10      	cmp	r3, #16
 8003b24:	d05a      	beq.n	8003bdc <HAL_TIM_ConfigClockSource+0x15a>
 8003b26:	e062      	b.n	8003bee <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b38:	f000 f94f 	bl	8003dda <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b4a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	609a      	str	r2, [r3, #8]
      break;
 8003b54:	e04f      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b66:	f000 f938 	bl	8003dda <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b78:	609a      	str	r2, [r3, #8]
      break;
 8003b7a:	e03c      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b88:	461a      	mov	r2, r3
 8003b8a:	f000 f8af 	bl	8003cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2150      	movs	r1, #80	@ 0x50
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 f906 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003b9a:	e02c      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ba8:	461a      	mov	r2, r3
 8003baa:	f000 f8cd 	bl	8003d48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2160      	movs	r1, #96	@ 0x60
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 f8f6 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003bba:	e01c      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f000 f88f 	bl	8003cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2140      	movs	r1, #64	@ 0x40
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 f8e6 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003bda:	e00c      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4619      	mov	r1, r3
 8003be6:	4610      	mov	r0, r2
 8003be8:	f000 f8dd 	bl	8003da6 <TIM_ITRx_SetConfig>
      break;
 8003bec:	e003      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf2:	e000      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003bf4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce0 <TIM_Base_SetConfig+0xd0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d00b      	beq.n	8003c40 <TIM_Base_SetConfig+0x30>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c2e:	d007      	beq.n	8003c40 <TIM_Base_SetConfig+0x30>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ce4 <TIM_Base_SetConfig+0xd4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d003      	beq.n	8003c40 <TIM_Base_SetConfig+0x30>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ce8 <TIM_Base_SetConfig+0xd8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d108      	bne.n	8003c52 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a22      	ldr	r2, [pc, #136]	@ (8003ce0 <TIM_Base_SetConfig+0xd0>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00b      	beq.n	8003c72 <TIM_Base_SetConfig+0x62>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c60:	d007      	beq.n	8003c72 <TIM_Base_SetConfig+0x62>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a1f      	ldr	r2, [pc, #124]	@ (8003ce4 <TIM_Base_SetConfig+0xd4>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d003      	beq.n	8003c72 <TIM_Base_SetConfig+0x62>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ce8 <TIM_Base_SetConfig+0xd8>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d108      	bne.n	8003c84 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a0d      	ldr	r2, [pc, #52]	@ (8003ce0 <TIM_Base_SetConfig+0xd0>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d103      	bne.n	8003cb8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d005      	beq.n	8003cd6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	f023 0201 	bic.w	r2, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	611a      	str	r2, [r3, #16]
  }
}
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr
 8003ce0:	40012c00 	.word	0x40012c00
 8003ce4:	40000400 	.word	0x40000400
 8003ce8:	40000800 	.word	0x40000800

08003cec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	f023 0201 	bic.w	r2, r3, #1
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f023 030a 	bic.w	r3, r3, #10
 8003d28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	621a      	str	r2, [r3, #32]
}
 8003d3e:	bf00      	nop
 8003d40:	371c      	adds	r7, #28
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr

08003d48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b087      	sub	sp, #28
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	f023 0210 	bic.w	r2, r3, #16
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	031b      	lsls	r3, r3, #12
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d84:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	621a      	str	r2, [r3, #32]
}
 8003d9c:	bf00      	nop
 8003d9e:	371c      	adds	r7, #28
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr

08003da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b085      	sub	sp, #20
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
 8003dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f043 0307 	orr.w	r3, r3, #7
 8003dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	609a      	str	r2, [r3, #8]
}
 8003dd0:	bf00      	nop
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr

08003dda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b087      	sub	sp, #28
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
 8003de6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003df4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	021a      	lsls	r2, r3, #8
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	609a      	str	r2, [r3, #8]
}
 8003e0e:	bf00      	nop
 8003e10:	371c      	adds	r7, #28
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e046      	b.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a16      	ldr	r2, [pc, #88]	@ (8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d00e      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e7c:	d009      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d004      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a10      	ldr	r2, [pc, #64]	@ (8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d10c      	bne.n	8003eac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr
 8003ec8:	40012c00 	.word	0x40012c00
 8003ecc:	40000400 	.word	0x40000400
 8003ed0:	40000800 	.word	0x40000800

08003ed4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e042      	b.n	8003f6c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7fe f974 	bl	80021e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2224      	movs	r2, #36	@ 0x24
 8003f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 ffe7 	bl	8004eec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3708      	adds	r7, #8
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	@ 0x28
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	4613      	mov	r3, r2
 8003f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	d175      	bne.n	8004080 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_UART_Transmit+0x2c>
 8003f9a:	88fb      	ldrh	r3, [r7, #6]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e06e      	b.n	8004082 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2221      	movs	r2, #33	@ 0x21
 8003fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fb2:	f7fe fba5 	bl	8002700 <HAL_GetTick>
 8003fb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	88fa      	ldrh	r2, [r7, #6]
 8003fbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	88fa      	ldrh	r2, [r7, #6]
 8003fc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fcc:	d108      	bne.n	8003fe0 <HAL_UART_Transmit+0x6c>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d104      	bne.n	8003fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	e003      	b.n	8003fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fe8:	e02e      	b.n	8004048 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2180      	movs	r1, #128	@ 0x80
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 fcc4 	bl	8004982 <UART_WaitOnFlagUntilTimeout>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e03a      	b.n	8004082 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10b      	bne.n	800402a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	881b      	ldrh	r3, [r3, #0]
 8004016:	461a      	mov	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004020:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	3302      	adds	r3, #2
 8004026:	61bb      	str	r3, [r7, #24]
 8004028:	e007      	b.n	800403a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	781a      	ldrb	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	3301      	adds	r3, #1
 8004038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1cb      	bne.n	8003fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2200      	movs	r2, #0
 800405a:	2140      	movs	r1, #64	@ 0x40
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f000 fc90 	bl	8004982 <UART_WaitOnFlagUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e006      	b.n	8004082 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2220      	movs	r2, #32
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3720      	adds	r7, #32
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b08a      	sub	sp, #40	@ 0x28
 800408e:	af02      	add	r7, sp, #8
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	60b9      	str	r1, [r7, #8]
 8004094:	603b      	str	r3, [r7, #0]
 8004096:	4613      	mov	r3, r2
 8004098:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800409a:	2300      	movs	r3, #0
 800409c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	f040 8081 	bne.w	80041ae <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_UART_Receive+0x2e>
 80040b2:	88fb      	ldrh	r3, [r7, #6]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e079      	b.n	80041b0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2222      	movs	r2, #34	@ 0x22
 80040c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040d0:	f7fe fb16 	bl	8002700 <HAL_GetTick>
 80040d4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	88fa      	ldrh	r2, [r7, #6]
 80040e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040ea:	d108      	bne.n	80040fe <HAL_UART_Receive+0x74>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d104      	bne.n	80040fe <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	61bb      	str	r3, [r7, #24]
 80040fc:	e003      	b.n	8004106 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004102:	2300      	movs	r3, #0
 8004104:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004106:	e047      	b.n	8004198 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2200      	movs	r2, #0
 8004110:	2120      	movs	r1, #32
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 fc35 	bl	8004982 <UART_WaitOnFlagUntilTimeout>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d005      	beq.n	800412a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e042      	b.n	80041b0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10c      	bne.n	800414a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	b29b      	uxth	r3, r3
 8004138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413c:	b29a      	uxth	r2, r3
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	3302      	adds	r3, #2
 8004146:	61bb      	str	r3, [r7, #24]
 8004148:	e01f      	b.n	800418a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004152:	d007      	beq.n	8004164 <HAL_UART_Receive+0xda>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10a      	bne.n	8004172 <HAL_UART_Receive+0xe8>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d106      	bne.n	8004172 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	b2da      	uxtb	r2, r3
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	701a      	strb	r2, [r3, #0]
 8004170:	e008      	b.n	8004184 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	b2db      	uxtb	r3, r3
 800417a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800417e:	b2da      	uxtb	r2, r3
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	3301      	adds	r3, #1
 8004188:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1b2      	bne.n	8004108 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80041ae:	2302      	movs	r3, #2
  }
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3720      	adds	r7, #32
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	4613      	mov	r3, r2
 80041c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b20      	cmp	r3, #32
 80041d0:	d112      	bne.n	80041f8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_UART_Receive_DMA+0x26>
 80041d8:	88fb      	ldrh	r3, [r7, #6]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e00b      	b.n	80041fa <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80041e8:	88fb      	ldrh	r3, [r7, #6]
 80041ea:	461a      	mov	r2, r3
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fc20 	bl	8004a34 <UART_Start_Receive_DMA>
 80041f4:	4603      	mov	r3, r0
 80041f6:	e000      	b.n	80041fa <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041f8:	2302      	movs	r3, #2
  }
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b0ba      	sub	sp, #232	@ 0xe8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800422a:	2300      	movs	r3, #0
 800422c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004230:	2300      	movs	r3, #0
 8004232:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004242:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10f      	bne.n	800426a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800424a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800424e:	f003 0320 	and.w	r3, r3, #32
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <HAL_UART_IRQHandler+0x66>
 8004256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 fd84 	bl	8004d70 <UART_Receive_IT>
      return;
 8004268:	e25b      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800426a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80de 	beq.w	8004430 <HAL_UART_IRQHandler+0x22c>
 8004274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004284:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80d1 	beq.w	8004430 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800428e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00b      	beq.n	80042b2 <HAL_UART_IRQHandler+0xae>
 800429a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800429e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042aa:	f043 0201 	orr.w	r2, r3, #1
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00b      	beq.n	80042d6 <HAL_UART_IRQHandler+0xd2>
 80042be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ce:	f043 0202 	orr.w	r2, r3, #2
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00b      	beq.n	80042fa <HAL_UART_IRQHandler+0xf6>
 80042e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	f043 0204 	orr.w	r2, r3, #4
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d011      	beq.n	800432a <HAL_UART_IRQHandler+0x126>
 8004306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800430a:	f003 0320 	and.w	r3, r3, #32
 800430e:	2b00      	cmp	r3, #0
 8004310:	d105      	bne.n	800431e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d005      	beq.n	800432a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	f043 0208 	orr.w	r2, r3, #8
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 81f2 	beq.w	8004718 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_UART_IRQHandler+0x14e>
 8004340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fd0f 	bl	8004d70 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d103      	bne.n	800437e <HAL_UART_IRQHandler+0x17a>
 8004376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800437a:	2b00      	cmp	r3, #0
 800437c:	d04f      	beq.n	800441e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fc19 	bl	8004bb6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d041      	beq.n	8004416 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3314      	adds	r3, #20
 8004398:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043a0:	e853 3f00 	ldrex	r3, [r3]
 80043a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80043a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80043ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	3314      	adds	r3, #20
 80043ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80043be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80043c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80043ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80043ce:	e841 2300 	strex	r3, r2, [r1]
 80043d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80043d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1d9      	bne.n	8004392 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d013      	beq.n	800440e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ea:	4a7e      	ldr	r2, [pc, #504]	@ (80045e4 <HAL_UART_IRQHandler+0x3e0>)
 80043ec:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fe fbb6 	bl	8002b64 <HAL_DMA_Abort_IT>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d016      	beq.n	800442c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004408:	4610      	mov	r0, r2
 800440a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440c:	e00e      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f9a5 	bl	800475e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004414:	e00a      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f9a1 	bl	800475e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800441c:	e006      	b.n	800442c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f99d 	bl	800475e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800442a:	e175      	b.n	8004718 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800442c:	bf00      	nop
    return;
 800442e:	e173      	b.n	8004718 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004434:	2b01      	cmp	r3, #1
 8004436:	f040 814f 	bne.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800443a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800443e:	f003 0310 	and.w	r3, r3, #16
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 8148 	beq.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800444c:	f003 0310 	and.w	r3, r3, #16
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 8141 	beq.w	80046d8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004456:	2300      	movs	r3, #0
 8004458:	60bb      	str	r3, [r7, #8]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	60bb      	str	r3, [r7, #8]
 800446a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 80b6 	beq.w	80045e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004488:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8145 	beq.w	800471c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800449a:	429a      	cmp	r2, r3
 800449c:	f080 813e 	bcs.w	800471c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	f000 8088 	beq.w	80045c4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	330c      	adds	r3, #12
 80044ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80044ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	330c      	adds	r3, #12
 80044dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044e0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80044ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80044f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1d9      	bne.n	80044b4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3314      	adds	r3, #20
 8004506:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004508:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800450a:	e853 3f00 	ldrex	r3, [r3]
 800450e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004510:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004512:	f023 0301 	bic.w	r3, r3, #1
 8004516:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3314      	adds	r3, #20
 8004520:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004524:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004528:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800452c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004530:	e841 2300 	strex	r3, r2, [r1]
 8004534:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1e1      	bne.n	8004500 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	3314      	adds	r3, #20
 8004542:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800454c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800454e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004552:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3314      	adds	r3, #20
 800455c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004560:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004562:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004566:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004568:	e841 2300 	strex	r3, r2, [r1]
 800456c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800456e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1e3      	bne.n	800453c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	330c      	adds	r3, #12
 8004588:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800458c:	e853 3f00 	ldrex	r3, [r3]
 8004590:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004594:	f023 0310 	bic.w	r3, r3, #16
 8004598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	330c      	adds	r3, #12
 80045a2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80045a6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80045a8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80045ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80045b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e3      	bne.n	8004582 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045be:	4618      	mov	r0, r3
 80045c0:	f7fe fa94 	bl	8002aec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	4619      	mov	r1, r3
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f8c8 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045e0:	e09c      	b.n	800471c <HAL_UART_IRQHandler+0x518>
 80045e2:	bf00      	nop
 80045e4:	08004c7b 	.word	0x08004c7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 808e 	beq.w	8004720 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004604:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 8089 	beq.w	8004720 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	330c      	adds	r3, #12
 8004614:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004618:	e853 3f00 	ldrex	r3, [r3]
 800461c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800461e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004620:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004624:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	330c      	adds	r3, #12
 800462e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004632:	647a      	str	r2, [r7, #68]	@ 0x44
 8004634:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004636:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004638:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800463a:	e841 2300 	strex	r3, r2, [r1]
 800463e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1e3      	bne.n	800460e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3314      	adds	r3, #20
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	e853 3f00 	ldrex	r3, [r3]
 8004654:	623b      	str	r3, [r7, #32]
   return(result);
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f023 0301 	bic.w	r3, r3, #1
 800465c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800466a:	633a      	str	r2, [r7, #48]	@ 0x30
 800466c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004670:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004672:	e841 2300 	strex	r3, r2, [r1]
 8004676:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1e3      	bne.n	8004646 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	330c      	adds	r3, #12
 8004692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	e853 3f00 	ldrex	r3, [r3]
 800469a:	60fb      	str	r3, [r7, #12]
   return(result);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 0310 	bic.w	r3, r3, #16
 80046a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	330c      	adds	r3, #12
 80046ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80046b0:	61fa      	str	r2, [r7, #28]
 80046b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	69b9      	ldr	r1, [r7, #24]
 80046b6:	69fa      	ldr	r2, [r7, #28]
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	617b      	str	r3, [r7, #20]
   return(result);
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e3      	bne.n	800468c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80046ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80046ce:	4619      	mov	r1, r3
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f84d 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046d6:	e023      	b.n	8004720 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d009      	beq.n	80046f8 <HAL_UART_IRQHandler+0x4f4>
 80046e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 fad6 	bl	8004ca2 <UART_Transmit_IT>
    return;
 80046f6:	e014      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00e      	beq.n	8004722 <HAL_UART_IRQHandler+0x51e>
 8004704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 fb15 	bl	8004d40 <UART_EndTransmit_IT>
    return;
 8004716:	e004      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
    return;
 8004718:	bf00      	nop
 800471a:	e002      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
      return;
 800471c:	bf00      	nop
 800471e:	e000      	b.n	8004722 <HAL_UART_IRQHandler+0x51e>
      return;
 8004720:	bf00      	nop
  }
}
 8004722:	37e8      	adds	r7, #232	@ 0xe8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr

0800473a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	bc80      	pop	{r7}
 800475c:	4770      	bx	lr

0800475e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	bc80      	pop	{r7}
 8004784:	4770      	bx	lr

08004786 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b09c      	sub	sp, #112	@ 0x70
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004792:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d172      	bne.n	8004888 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80047a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047a4:	2200      	movs	r2, #0
 80047a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	330c      	adds	r3, #12
 80047ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047b2:	e853 3f00 	ldrex	r3, [r3]
 80047b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	330c      	adds	r3, #12
 80047c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80047c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80047ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047d0:	e841 2300 	strex	r3, r2, [r1]
 80047d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1e5      	bne.n	80047a8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	3314      	adds	r3, #20
 80047e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e6:	e853 3f00 	ldrex	r3, [r3]
 80047ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80047f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	3314      	adds	r3, #20
 80047fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80047fc:	647a      	str	r2, [r7, #68]	@ 0x44
 80047fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004802:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004804:	e841 2300 	strex	r3, r2, [r1]
 8004808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800480a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1e5      	bne.n	80047dc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3314      	adds	r3, #20
 8004816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481a:	e853 3f00 	ldrex	r3, [r3]
 800481e:	623b      	str	r3, [r7, #32]
   return(result);
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004826:	663b      	str	r3, [r7, #96]	@ 0x60
 8004828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	3314      	adds	r3, #20
 800482e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004830:	633a      	str	r2, [r7, #48]	@ 0x30
 8004832:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004838:	e841 2300 	strex	r3, r2, [r1]
 800483c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800483e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1e5      	bne.n	8004810 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800484c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800484e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004850:	2b01      	cmp	r3, #1
 8004852:	d119      	bne.n	8004888 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	330c      	adds	r3, #12
 800485a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	e853 3f00 	ldrex	r3, [r3]
 8004862:	60fb      	str	r3, [r7, #12]
   return(result);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f023 0310 	bic.w	r3, r3, #16
 800486a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800486c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	330c      	adds	r3, #12
 8004872:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004874:	61fa      	str	r2, [r7, #28]
 8004876:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004878:	69b9      	ldr	r1, [r7, #24]
 800487a:	69fa      	ldr	r2, [r7, #28]
 800487c:	e841 2300 	strex	r3, r2, [r1]
 8004880:	617b      	str	r3, [r7, #20]
   return(result);
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1e5      	bne.n	8004854 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004888:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800488a:	2200      	movs	r2, #0
 800488c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800488e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004892:	2b01      	cmp	r3, #1
 8004894:	d106      	bne.n	80048a4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004896:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004898:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800489a:	4619      	mov	r1, r3
 800489c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800489e:	f7ff ff67 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048a2:	e002      	b.n	80048aa <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80048a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80048a6:	f7ff ff48 	bl	800473a <HAL_UART_RxCpltCallback>
}
 80048aa:	bf00      	nop
 80048ac:	3770      	adds	r7, #112	@ 0x70
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b084      	sub	sp, #16
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2201      	movs	r2, #1
 80048c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d108      	bne.n	80048e0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048d2:	085b      	lsrs	r3, r3, #1
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	4619      	mov	r1, r3
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f7ff ff49 	bl	8004770 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048de:	e002      	b.n	80048e6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff ff33 	bl	800474c <HAL_UART_RxHalfCpltCallback>
}
 80048e6:	bf00      	nop
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b084      	sub	sp, #16
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490a:	2b00      	cmp	r3, #0
 800490c:	bf14      	ite	ne
 800490e:	2301      	movne	r3, #1
 8004910:	2300      	moveq	r3, #0
 8004912:	b2db      	uxtb	r3, r3
 8004914:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b21      	cmp	r3, #33	@ 0x21
 8004920:	d108      	bne.n	8004934 <UART_DMAError+0x46>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d005      	beq.n	8004934 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	2200      	movs	r2, #0
 800492c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800492e:	68b8      	ldr	r0, [r7, #8]
 8004930:	f000 f91a 	bl	8004b68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800493e:	2b00      	cmp	r3, #0
 8004940:	bf14      	ite	ne
 8004942:	2301      	movne	r3, #1
 8004944:	2300      	moveq	r3, #0
 8004946:	b2db      	uxtb	r3, r3
 8004948:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b22      	cmp	r3, #34	@ 0x22
 8004954:	d108      	bne.n	8004968 <UART_DMAError+0x7a>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d005      	beq.n	8004968 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2200      	movs	r2, #0
 8004960:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004962:	68b8      	ldr	r0, [r7, #8]
 8004964:	f000 f927 	bl	8004bb6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496c:	f043 0210 	orr.w	r2, r3, #16
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004974:	68b8      	ldr	r0, [r7, #8]
 8004976:	f7ff fef2 	bl	800475e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800497a:	bf00      	nop
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b086      	sub	sp, #24
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	603b      	str	r3, [r7, #0]
 800498e:	4613      	mov	r3, r2
 8004990:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004992:	e03b      	b.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800499a:	d037      	beq.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800499c:	f7fd feb0 	bl	8002700 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	6a3a      	ldr	r2, [r7, #32]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d302      	bcc.n	80049b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e03a      	b.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d023      	beq.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b80      	cmp	r3, #128	@ 0x80
 80049c8:	d020      	beq.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2b40      	cmp	r3, #64	@ 0x40
 80049ce:	d01d      	beq.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b08      	cmp	r3, #8
 80049dc:	d116      	bne.n	8004a0c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f000 f8de 	bl	8004bb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2208      	movs	r2, #8
 80049fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e00f      	b.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	4013      	ands	r3, r2
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	bf0c      	ite	eq
 8004a1c:	2301      	moveq	r3, #1
 8004a1e:	2300      	movne	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d0b4      	beq.n	8004994 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b098      	sub	sp, #96	@ 0x60
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	88fa      	ldrh	r2, [r7, #6]
 8004a4c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2222      	movs	r2, #34	@ 0x22
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a60:	4a3e      	ldr	r2, [pc, #248]	@ (8004b5c <UART_Start_Receive_DMA+0x128>)
 8004a62:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a68:	4a3d      	ldr	r2, [pc, #244]	@ (8004b60 <UART_Start_Receive_DMA+0x12c>)
 8004a6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a70:	4a3c      	ldr	r2, [pc, #240]	@ (8004b64 <UART_Start_Receive_DMA+0x130>)
 8004a72:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a78:	2200      	movs	r2, #0
 8004a7a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004a7c:	f107 0308 	add.w	r3, r7, #8
 8004a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	88fb      	ldrh	r3, [r7, #6]
 8004a94:	f7fd ffca 	bl	8002a2c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004a98:	2300      	movs	r3, #0
 8004a9a:	613b      	str	r3, [r7, #16]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	613b      	str	r3, [r7, #16]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	613b      	str	r3, [r7, #16]
 8004aac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d019      	beq.n	8004aea <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	330c      	adds	r3, #12
 8004abc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004acc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	330c      	adds	r3, #12
 8004ad4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ad6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004adc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004ae4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e5      	bne.n	8004ab6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3314      	adds	r3, #20
 8004af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afc:	f043 0301 	orr.w	r3, r3, #1
 8004b00:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	3314      	adds	r3, #20
 8004b08:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b0a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004b0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004b10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e5      	bne.n	8004aea <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3314      	adds	r3, #20
 8004b24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b34:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3314      	adds	r3, #20
 8004b3c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004b3e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	6a39      	ldr	r1, [r7, #32]
 8004b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b46:	e841 2300 	strex	r3, r2, [r1]
 8004b4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e5      	bne.n	8004b1e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3760      	adds	r7, #96	@ 0x60
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	08004787 	.word	0x08004787
 8004b60:	080048b3 	.word	0x080048b3
 8004b64:	080048ef 	.word	0x080048ef

08004b68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b089      	sub	sp, #36	@ 0x24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	330c      	adds	r3, #12
 8004b76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	330c      	adds	r3, #12
 8004b8e:	69fa      	ldr	r2, [r7, #28]
 8004b90:	61ba      	str	r2, [r7, #24]
 8004b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	6979      	ldr	r1, [r7, #20]
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	e841 2300 	strex	r3, r2, [r1]
 8004b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e5      	bne.n	8004b70 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004bac:	bf00      	nop
 8004bae:	3724      	adds	r7, #36	@ 0x24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b095      	sub	sp, #84	@ 0x54
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	330c      	adds	r3, #12
 8004bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc8:	e853 3f00 	ldrex	r3, [r3]
 8004bcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	330c      	adds	r3, #12
 8004bdc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bde:	643a      	str	r2, [r7, #64]	@ 0x40
 8004be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004be4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e5      	bne.n	8004bbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3314      	adds	r3, #20
 8004bf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f023 0301 	bic.w	r3, r3, #1
 8004c08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	3314      	adds	r3, #20
 8004c10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e5      	bne.n	8004bf2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d119      	bne.n	8004c62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	330c      	adds	r3, #12
 8004c34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	f023 0310 	bic.w	r3, r3, #16
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	330c      	adds	r3, #12
 8004c4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c4e:	61ba      	str	r2, [r7, #24]
 8004c50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	6979      	ldr	r1, [r7, #20]
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e5      	bne.n	8004c2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c70:	bf00      	nop
 8004c72:	3754      	adds	r7, #84	@ 0x54
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr

08004c7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f7ff fd62 	bl	800475e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b085      	sub	sp, #20
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b21      	cmp	r3, #33	@ 0x21
 8004cb4:	d13e      	bne.n	8004d34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cbe:	d114      	bne.n	8004cea <UART_Transmit_IT+0x48>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d110      	bne.n	8004cea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	881b      	ldrh	r3, [r3, #0]
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cdc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	1c9a      	adds	r2, r3, #2
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	621a      	str	r2, [r3, #32]
 8004ce8:	e008      	b.n	8004cfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	1c59      	adds	r1, r3, #1
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6211      	str	r1, [r2, #32]
 8004cf4:	781a      	ldrb	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10f      	bne.n	8004d30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68da      	ldr	r2, [r3, #12]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	e000      	b.n	8004d36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d34:	2302      	movs	r3, #2
  }
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68da      	ldr	r2, [r3, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d56:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2220      	movs	r2, #32
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff fce1 	bl	8004728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3708      	adds	r7, #8
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08c      	sub	sp, #48	@ 0x30
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b22      	cmp	r3, #34	@ 0x22
 8004d82:	f040 80ae 	bne.w	8004ee2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d8e:	d117      	bne.n	8004dc0 <UART_Receive_IT+0x50>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d113      	bne.n	8004dc0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db8:	1c9a      	adds	r2, r3, #2
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dbe:	e026      	b.n	8004e0e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd2:	d007      	beq.n	8004de4 <UART_Receive_IT+0x74>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <UART_Receive_IT+0x82>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d106      	bne.n	8004df2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dee:	701a      	strb	r2, [r3, #0]
 8004df0:	e008      	b.n	8004e04 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e02:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d15d      	bne.n	8004ede <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0220 	bic.w	r2, r2, #32
 8004e30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695a      	ldr	r2, [r3, #20]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0201 	bic.w	r2, r2, #1
 8004e50:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d135      	bne.n	8004ed4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	330c      	adds	r3, #12
 8004e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	e853 3f00 	ldrex	r3, [r3]
 8004e7c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f023 0310 	bic.w	r3, r3, #16
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e8e:	623a      	str	r2, [r7, #32]
 8004e90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e92:	69f9      	ldr	r1, [r7, #28]
 8004e94:	6a3a      	ldr	r2, [r7, #32]
 8004e96:	e841 2300 	strex	r3, r2, [r1]
 8004e9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1e5      	bne.n	8004e6e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	2b10      	cmp	r3, #16
 8004eae:	d10a      	bne.n	8004ec6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004eca:	4619      	mov	r1, r3
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff fc4f 	bl	8004770 <HAL_UARTEx_RxEventCallback>
 8004ed2:	e002      	b.n	8004eda <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff fc30 	bl	800473a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004eda:	2300      	movs	r3, #0
 8004edc:	e002      	b.n	8004ee4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e000      	b.n	8004ee4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ee2:	2302      	movs	r3, #2
  }
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3730      	adds	r7, #48	@ 0x30
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	430a      	orrs	r2, r1
 8004f08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004f26:	f023 030c 	bic.w	r3, r3, #12
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	430b      	orrs	r3, r1
 8004f32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	430a      	orrs	r2, r1
 8004f48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005000 <UART_SetConfig+0x114>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d103      	bne.n	8004f5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f54:	f7fe fd14 	bl	8003980 <HAL_RCC_GetPCLK2Freq>
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	e002      	b.n	8004f62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f5c:	f7fe fcfc 	bl	8003958 <HAL_RCC_GetPCLK1Freq>
 8004f60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4613      	mov	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	009a      	lsls	r2, r3, #2
 8004f6c:	441a      	add	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f78:	4a22      	ldr	r2, [pc, #136]	@ (8005004 <UART_SetConfig+0x118>)
 8004f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7e:	095b      	lsrs	r3, r3, #5
 8004f80:	0119      	lsls	r1, r3, #4
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	009a      	lsls	r2, r3, #2
 8004f8c:	441a      	add	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f98:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <UART_SetConfig+0x118>)
 8004f9a:	fba3 0302 	umull	r0, r3, r3, r2
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	2064      	movs	r0, #100	@ 0x64
 8004fa2:	fb00 f303 	mul.w	r3, r0, r3
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	3332      	adds	r3, #50	@ 0x32
 8004fac:	4a15      	ldr	r2, [pc, #84]	@ (8005004 <UART_SetConfig+0x118>)
 8004fae:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fb8:	4419      	add	r1, r3
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	4413      	add	r3, r2
 8004fc2:	009a      	lsls	r2, r3, #2
 8004fc4:	441a      	add	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8005004 <UART_SetConfig+0x118>)
 8004fd2:	fba3 0302 	umull	r0, r3, r3, r2
 8004fd6:	095b      	lsrs	r3, r3, #5
 8004fd8:	2064      	movs	r0, #100	@ 0x64
 8004fda:	fb00 f303 	mul.w	r3, r0, r3
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	3332      	adds	r3, #50	@ 0x32
 8004fe4:	4a07      	ldr	r2, [pc, #28]	@ (8005004 <UART_SetConfig+0x118>)
 8004fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	f003 020f 	and.w	r2, r3, #15
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	440a      	add	r2, r1
 8004ff6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ff8:	bf00      	nop
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40013800 	.word	0x40013800
 8005004:	51eb851f 	.word	0x51eb851f

08005008 <cosf>:
 8005008:	b507      	push	{r0, r1, r2, lr}
 800500a:	4a1a      	ldr	r2, [pc, #104]	@ (8005074 <cosf+0x6c>)
 800500c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005010:	4293      	cmp	r3, r2
 8005012:	4601      	mov	r1, r0
 8005014:	d805      	bhi.n	8005022 <cosf+0x1a>
 8005016:	2100      	movs	r1, #0
 8005018:	b003      	add	sp, #12
 800501a:	f85d eb04 	ldr.w	lr, [sp], #4
 800501e:	f000 b865 	b.w	80050ec <__kernel_cosf>
 8005022:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005026:	d304      	bcc.n	8005032 <cosf+0x2a>
 8005028:	f7fb fcfc 	bl	8000a24 <__aeabi_fsub>
 800502c:	b003      	add	sp, #12
 800502e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005032:	4669      	mov	r1, sp
 8005034:	f000 f950 	bl	80052d8 <__ieee754_rem_pio2f>
 8005038:	f000 0203 	and.w	r2, r0, #3
 800503c:	2a01      	cmp	r2, #1
 800503e:	d007      	beq.n	8005050 <cosf+0x48>
 8005040:	2a02      	cmp	r2, #2
 8005042:	d00c      	beq.n	800505e <cosf+0x56>
 8005044:	b982      	cbnz	r2, 8005068 <cosf+0x60>
 8005046:	9901      	ldr	r1, [sp, #4]
 8005048:	9800      	ldr	r0, [sp, #0]
 800504a:	f000 f84f 	bl	80050ec <__kernel_cosf>
 800504e:	e7ed      	b.n	800502c <cosf+0x24>
 8005050:	9901      	ldr	r1, [sp, #4]
 8005052:	9800      	ldr	r0, [sp, #0]
 8005054:	f000 f8ca 	bl	80051ec <__kernel_sinf>
 8005058:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800505c:	e7e6      	b.n	800502c <cosf+0x24>
 800505e:	9901      	ldr	r1, [sp, #4]
 8005060:	9800      	ldr	r0, [sp, #0]
 8005062:	f000 f843 	bl	80050ec <__kernel_cosf>
 8005066:	e7f7      	b.n	8005058 <cosf+0x50>
 8005068:	2201      	movs	r2, #1
 800506a:	9901      	ldr	r1, [sp, #4]
 800506c:	9800      	ldr	r0, [sp, #0]
 800506e:	f000 f8bd 	bl	80051ec <__kernel_sinf>
 8005072:	e7db      	b.n	800502c <cosf+0x24>
 8005074:	3f490fd8 	.word	0x3f490fd8

08005078 <sinf>:
 8005078:	b507      	push	{r0, r1, r2, lr}
 800507a:	4a1b      	ldr	r2, [pc, #108]	@ (80050e8 <sinf+0x70>)
 800507c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005080:	4293      	cmp	r3, r2
 8005082:	4601      	mov	r1, r0
 8005084:	d806      	bhi.n	8005094 <sinf+0x1c>
 8005086:	2200      	movs	r2, #0
 8005088:	2100      	movs	r1, #0
 800508a:	b003      	add	sp, #12
 800508c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005090:	f000 b8ac 	b.w	80051ec <__kernel_sinf>
 8005094:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005098:	d304      	bcc.n	80050a4 <sinf+0x2c>
 800509a:	f7fb fcc3 	bl	8000a24 <__aeabi_fsub>
 800509e:	b003      	add	sp, #12
 80050a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80050a4:	4669      	mov	r1, sp
 80050a6:	f000 f917 	bl	80052d8 <__ieee754_rem_pio2f>
 80050aa:	f000 0003 	and.w	r0, r0, #3
 80050ae:	2801      	cmp	r0, #1
 80050b0:	d008      	beq.n	80050c4 <sinf+0x4c>
 80050b2:	2802      	cmp	r0, #2
 80050b4:	d00b      	beq.n	80050ce <sinf+0x56>
 80050b6:	b990      	cbnz	r0, 80050de <sinf+0x66>
 80050b8:	2201      	movs	r2, #1
 80050ba:	9901      	ldr	r1, [sp, #4]
 80050bc:	9800      	ldr	r0, [sp, #0]
 80050be:	f000 f895 	bl	80051ec <__kernel_sinf>
 80050c2:	e7ec      	b.n	800509e <sinf+0x26>
 80050c4:	9901      	ldr	r1, [sp, #4]
 80050c6:	9800      	ldr	r0, [sp, #0]
 80050c8:	f000 f810 	bl	80050ec <__kernel_cosf>
 80050cc:	e7e7      	b.n	800509e <sinf+0x26>
 80050ce:	2201      	movs	r2, #1
 80050d0:	9901      	ldr	r1, [sp, #4]
 80050d2:	9800      	ldr	r0, [sp, #0]
 80050d4:	f000 f88a 	bl	80051ec <__kernel_sinf>
 80050d8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80050dc:	e7df      	b.n	800509e <sinf+0x26>
 80050de:	9901      	ldr	r1, [sp, #4]
 80050e0:	9800      	ldr	r0, [sp, #0]
 80050e2:	f000 f803 	bl	80050ec <__kernel_cosf>
 80050e6:	e7f7      	b.n	80050d8 <sinf+0x60>
 80050e8:	3f490fd8 	.word	0x3f490fd8

080050ec <__kernel_cosf>:
 80050ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050f0:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80050f4:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 80050f8:	4606      	mov	r6, r0
 80050fa:	4688      	mov	r8, r1
 80050fc:	d203      	bcs.n	8005106 <__kernel_cosf+0x1a>
 80050fe:	f7fb ff61 	bl	8000fc4 <__aeabi_f2iz>
 8005102:	2800      	cmp	r0, #0
 8005104:	d05c      	beq.n	80051c0 <__kernel_cosf+0xd4>
 8005106:	4631      	mov	r1, r6
 8005108:	4630      	mov	r0, r6
 800510a:	f7fb fd95 	bl	8000c38 <__aeabi_fmul>
 800510e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005112:	4604      	mov	r4, r0
 8005114:	f7fb fd90 	bl	8000c38 <__aeabi_fmul>
 8005118:	492b      	ldr	r1, [pc, #172]	@ (80051c8 <__kernel_cosf+0xdc>)
 800511a:	4607      	mov	r7, r0
 800511c:	4620      	mov	r0, r4
 800511e:	f7fb fd8b 	bl	8000c38 <__aeabi_fmul>
 8005122:	492a      	ldr	r1, [pc, #168]	@ (80051cc <__kernel_cosf+0xe0>)
 8005124:	f7fb fc80 	bl	8000a28 <__addsf3>
 8005128:	4621      	mov	r1, r4
 800512a:	f7fb fd85 	bl	8000c38 <__aeabi_fmul>
 800512e:	4928      	ldr	r1, [pc, #160]	@ (80051d0 <__kernel_cosf+0xe4>)
 8005130:	f7fb fc78 	bl	8000a24 <__aeabi_fsub>
 8005134:	4621      	mov	r1, r4
 8005136:	f7fb fd7f 	bl	8000c38 <__aeabi_fmul>
 800513a:	4926      	ldr	r1, [pc, #152]	@ (80051d4 <__kernel_cosf+0xe8>)
 800513c:	f7fb fc74 	bl	8000a28 <__addsf3>
 8005140:	4621      	mov	r1, r4
 8005142:	f7fb fd79 	bl	8000c38 <__aeabi_fmul>
 8005146:	4924      	ldr	r1, [pc, #144]	@ (80051d8 <__kernel_cosf+0xec>)
 8005148:	f7fb fc6c 	bl	8000a24 <__aeabi_fsub>
 800514c:	4621      	mov	r1, r4
 800514e:	f7fb fd73 	bl	8000c38 <__aeabi_fmul>
 8005152:	4922      	ldr	r1, [pc, #136]	@ (80051dc <__kernel_cosf+0xf0>)
 8005154:	f7fb fc68 	bl	8000a28 <__addsf3>
 8005158:	4621      	mov	r1, r4
 800515a:	f7fb fd6d 	bl	8000c38 <__aeabi_fmul>
 800515e:	4621      	mov	r1, r4
 8005160:	f7fb fd6a 	bl	8000c38 <__aeabi_fmul>
 8005164:	4641      	mov	r1, r8
 8005166:	4604      	mov	r4, r0
 8005168:	4630      	mov	r0, r6
 800516a:	f7fb fd65 	bl	8000c38 <__aeabi_fmul>
 800516e:	4601      	mov	r1, r0
 8005170:	4620      	mov	r0, r4
 8005172:	f7fb fc57 	bl	8000a24 <__aeabi_fsub>
 8005176:	4b1a      	ldr	r3, [pc, #104]	@ (80051e0 <__kernel_cosf+0xf4>)
 8005178:	4604      	mov	r4, r0
 800517a:	429d      	cmp	r5, r3
 800517c:	d80a      	bhi.n	8005194 <__kernel_cosf+0xa8>
 800517e:	4601      	mov	r1, r0
 8005180:	4638      	mov	r0, r7
 8005182:	f7fb fc4f 	bl	8000a24 <__aeabi_fsub>
 8005186:	4601      	mov	r1, r0
 8005188:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800518c:	f7fb fc4a 	bl	8000a24 <__aeabi_fsub>
 8005190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005194:	4b13      	ldr	r3, [pc, #76]	@ (80051e4 <__kernel_cosf+0xf8>)
 8005196:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800519a:	429d      	cmp	r5, r3
 800519c:	bf8c      	ite	hi
 800519e:	4d12      	ldrhi	r5, [pc, #72]	@ (80051e8 <__kernel_cosf+0xfc>)
 80051a0:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 80051a4:	4629      	mov	r1, r5
 80051a6:	f7fb fc3d 	bl	8000a24 <__aeabi_fsub>
 80051aa:	4629      	mov	r1, r5
 80051ac:	4606      	mov	r6, r0
 80051ae:	4638      	mov	r0, r7
 80051b0:	f7fb fc38 	bl	8000a24 <__aeabi_fsub>
 80051b4:	4621      	mov	r1, r4
 80051b6:	f7fb fc35 	bl	8000a24 <__aeabi_fsub>
 80051ba:	4601      	mov	r1, r0
 80051bc:	4630      	mov	r0, r6
 80051be:	e7e5      	b.n	800518c <__kernel_cosf+0xa0>
 80051c0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80051c4:	e7e4      	b.n	8005190 <__kernel_cosf+0xa4>
 80051c6:	bf00      	nop
 80051c8:	ad47d74e 	.word	0xad47d74e
 80051cc:	310f74f6 	.word	0x310f74f6
 80051d0:	3493f27c 	.word	0x3493f27c
 80051d4:	37d00d01 	.word	0x37d00d01
 80051d8:	3ab60b61 	.word	0x3ab60b61
 80051dc:	3d2aaaab 	.word	0x3d2aaaab
 80051e0:	3e999999 	.word	0x3e999999
 80051e4:	3f480000 	.word	0x3f480000
 80051e8:	3e900000 	.word	0x3e900000

080051ec <__kernel_sinf>:
 80051ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051f0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80051f4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80051f8:	4604      	mov	r4, r0
 80051fa:	460f      	mov	r7, r1
 80051fc:	4691      	mov	r9, r2
 80051fe:	d203      	bcs.n	8005208 <__kernel_sinf+0x1c>
 8005200:	f7fb fee0 	bl	8000fc4 <__aeabi_f2iz>
 8005204:	2800      	cmp	r0, #0
 8005206:	d035      	beq.n	8005274 <__kernel_sinf+0x88>
 8005208:	4621      	mov	r1, r4
 800520a:	4620      	mov	r0, r4
 800520c:	f7fb fd14 	bl	8000c38 <__aeabi_fmul>
 8005210:	4605      	mov	r5, r0
 8005212:	4601      	mov	r1, r0
 8005214:	4620      	mov	r0, r4
 8005216:	f7fb fd0f 	bl	8000c38 <__aeabi_fmul>
 800521a:	4929      	ldr	r1, [pc, #164]	@ (80052c0 <__kernel_sinf+0xd4>)
 800521c:	4606      	mov	r6, r0
 800521e:	4628      	mov	r0, r5
 8005220:	f7fb fd0a 	bl	8000c38 <__aeabi_fmul>
 8005224:	4927      	ldr	r1, [pc, #156]	@ (80052c4 <__kernel_sinf+0xd8>)
 8005226:	f7fb fbfd 	bl	8000a24 <__aeabi_fsub>
 800522a:	4629      	mov	r1, r5
 800522c:	f7fb fd04 	bl	8000c38 <__aeabi_fmul>
 8005230:	4925      	ldr	r1, [pc, #148]	@ (80052c8 <__kernel_sinf+0xdc>)
 8005232:	f7fb fbf9 	bl	8000a28 <__addsf3>
 8005236:	4629      	mov	r1, r5
 8005238:	f7fb fcfe 	bl	8000c38 <__aeabi_fmul>
 800523c:	4923      	ldr	r1, [pc, #140]	@ (80052cc <__kernel_sinf+0xe0>)
 800523e:	f7fb fbf1 	bl	8000a24 <__aeabi_fsub>
 8005242:	4629      	mov	r1, r5
 8005244:	f7fb fcf8 	bl	8000c38 <__aeabi_fmul>
 8005248:	4921      	ldr	r1, [pc, #132]	@ (80052d0 <__kernel_sinf+0xe4>)
 800524a:	f7fb fbed 	bl	8000a28 <__addsf3>
 800524e:	4680      	mov	r8, r0
 8005250:	f1b9 0f00 	cmp.w	r9, #0
 8005254:	d111      	bne.n	800527a <__kernel_sinf+0x8e>
 8005256:	4601      	mov	r1, r0
 8005258:	4628      	mov	r0, r5
 800525a:	f7fb fced 	bl	8000c38 <__aeabi_fmul>
 800525e:	491d      	ldr	r1, [pc, #116]	@ (80052d4 <__kernel_sinf+0xe8>)
 8005260:	f7fb fbe0 	bl	8000a24 <__aeabi_fsub>
 8005264:	4631      	mov	r1, r6
 8005266:	f7fb fce7 	bl	8000c38 <__aeabi_fmul>
 800526a:	4601      	mov	r1, r0
 800526c:	4620      	mov	r0, r4
 800526e:	f7fb fbdb 	bl	8000a28 <__addsf3>
 8005272:	4604      	mov	r4, r0
 8005274:	4620      	mov	r0, r4
 8005276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800527a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800527e:	4638      	mov	r0, r7
 8005280:	f7fb fcda 	bl	8000c38 <__aeabi_fmul>
 8005284:	4641      	mov	r1, r8
 8005286:	4681      	mov	r9, r0
 8005288:	4630      	mov	r0, r6
 800528a:	f7fb fcd5 	bl	8000c38 <__aeabi_fmul>
 800528e:	4601      	mov	r1, r0
 8005290:	4648      	mov	r0, r9
 8005292:	f7fb fbc7 	bl	8000a24 <__aeabi_fsub>
 8005296:	4629      	mov	r1, r5
 8005298:	f7fb fcce 	bl	8000c38 <__aeabi_fmul>
 800529c:	4639      	mov	r1, r7
 800529e:	f7fb fbc1 	bl	8000a24 <__aeabi_fsub>
 80052a2:	490c      	ldr	r1, [pc, #48]	@ (80052d4 <__kernel_sinf+0xe8>)
 80052a4:	4605      	mov	r5, r0
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7fb fcc6 	bl	8000c38 <__aeabi_fmul>
 80052ac:	4601      	mov	r1, r0
 80052ae:	4628      	mov	r0, r5
 80052b0:	f7fb fbba 	bl	8000a28 <__addsf3>
 80052b4:	4601      	mov	r1, r0
 80052b6:	4620      	mov	r0, r4
 80052b8:	f7fb fbb4 	bl	8000a24 <__aeabi_fsub>
 80052bc:	e7d9      	b.n	8005272 <__kernel_sinf+0x86>
 80052be:	bf00      	nop
 80052c0:	2f2ec9d3 	.word	0x2f2ec9d3
 80052c4:	32d72f34 	.word	0x32d72f34
 80052c8:	3638ef1b 	.word	0x3638ef1b
 80052cc:	39500d01 	.word	0x39500d01
 80052d0:	3c088889 	.word	0x3c088889
 80052d4:	3e2aaaab 	.word	0x3e2aaaab

080052d8 <__ieee754_rem_pio2f>:
 80052d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052dc:	4aa4      	ldr	r2, [pc, #656]	@ (8005570 <__ieee754_rem_pio2f+0x298>)
 80052de:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80052e2:	4590      	cmp	r8, r2
 80052e4:	460c      	mov	r4, r1
 80052e6:	4682      	mov	sl, r0
 80052e8:	b087      	sub	sp, #28
 80052ea:	d804      	bhi.n	80052f6 <__ieee754_rem_pio2f+0x1e>
 80052ec:	2300      	movs	r3, #0
 80052ee:	6008      	str	r0, [r1, #0]
 80052f0:	604b      	str	r3, [r1, #4]
 80052f2:	2500      	movs	r5, #0
 80052f4:	e01d      	b.n	8005332 <__ieee754_rem_pio2f+0x5a>
 80052f6:	4a9f      	ldr	r2, [pc, #636]	@ (8005574 <__ieee754_rem_pio2f+0x29c>)
 80052f8:	4590      	cmp	r8, r2
 80052fa:	d84f      	bhi.n	800539c <__ieee754_rem_pio2f+0xc4>
 80052fc:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8005300:	2800      	cmp	r0, #0
 8005302:	499d      	ldr	r1, [pc, #628]	@ (8005578 <__ieee754_rem_pio2f+0x2a0>)
 8005304:	4f9d      	ldr	r7, [pc, #628]	@ (800557c <__ieee754_rem_pio2f+0x2a4>)
 8005306:	f025 050f 	bic.w	r5, r5, #15
 800530a:	dd24      	ble.n	8005356 <__ieee754_rem_pio2f+0x7e>
 800530c:	f7fb fb8a 	bl	8000a24 <__aeabi_fsub>
 8005310:	42bd      	cmp	r5, r7
 8005312:	4606      	mov	r6, r0
 8005314:	d011      	beq.n	800533a <__ieee754_rem_pio2f+0x62>
 8005316:	499a      	ldr	r1, [pc, #616]	@ (8005580 <__ieee754_rem_pio2f+0x2a8>)
 8005318:	f7fb fb84 	bl	8000a24 <__aeabi_fsub>
 800531c:	4601      	mov	r1, r0
 800531e:	4605      	mov	r5, r0
 8005320:	4630      	mov	r0, r6
 8005322:	f7fb fb7f 	bl	8000a24 <__aeabi_fsub>
 8005326:	4996      	ldr	r1, [pc, #600]	@ (8005580 <__ieee754_rem_pio2f+0x2a8>)
 8005328:	f7fb fb7c 	bl	8000a24 <__aeabi_fsub>
 800532c:	6025      	str	r5, [r4, #0]
 800532e:	2501      	movs	r5, #1
 8005330:	6060      	str	r0, [r4, #4]
 8005332:	4628      	mov	r0, r5
 8005334:	b007      	add	sp, #28
 8005336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800533a:	4992      	ldr	r1, [pc, #584]	@ (8005584 <__ieee754_rem_pio2f+0x2ac>)
 800533c:	f7fb fb72 	bl	8000a24 <__aeabi_fsub>
 8005340:	4991      	ldr	r1, [pc, #580]	@ (8005588 <__ieee754_rem_pio2f+0x2b0>)
 8005342:	4606      	mov	r6, r0
 8005344:	f7fb fb6e 	bl	8000a24 <__aeabi_fsub>
 8005348:	4601      	mov	r1, r0
 800534a:	4605      	mov	r5, r0
 800534c:	4630      	mov	r0, r6
 800534e:	f7fb fb69 	bl	8000a24 <__aeabi_fsub>
 8005352:	498d      	ldr	r1, [pc, #564]	@ (8005588 <__ieee754_rem_pio2f+0x2b0>)
 8005354:	e7e8      	b.n	8005328 <__ieee754_rem_pio2f+0x50>
 8005356:	f7fb fb67 	bl	8000a28 <__addsf3>
 800535a:	42bd      	cmp	r5, r7
 800535c:	4606      	mov	r6, r0
 800535e:	d00f      	beq.n	8005380 <__ieee754_rem_pio2f+0xa8>
 8005360:	4987      	ldr	r1, [pc, #540]	@ (8005580 <__ieee754_rem_pio2f+0x2a8>)
 8005362:	f7fb fb61 	bl	8000a28 <__addsf3>
 8005366:	4601      	mov	r1, r0
 8005368:	4605      	mov	r5, r0
 800536a:	4630      	mov	r0, r6
 800536c:	f7fb fb5a 	bl	8000a24 <__aeabi_fsub>
 8005370:	4983      	ldr	r1, [pc, #524]	@ (8005580 <__ieee754_rem_pio2f+0x2a8>)
 8005372:	f7fb fb59 	bl	8000a28 <__addsf3>
 8005376:	6025      	str	r5, [r4, #0]
 8005378:	6060      	str	r0, [r4, #4]
 800537a:	f04f 35ff 	mov.w	r5, #4294967295
 800537e:	e7d8      	b.n	8005332 <__ieee754_rem_pio2f+0x5a>
 8005380:	4980      	ldr	r1, [pc, #512]	@ (8005584 <__ieee754_rem_pio2f+0x2ac>)
 8005382:	f7fb fb51 	bl	8000a28 <__addsf3>
 8005386:	4980      	ldr	r1, [pc, #512]	@ (8005588 <__ieee754_rem_pio2f+0x2b0>)
 8005388:	4606      	mov	r6, r0
 800538a:	f7fb fb4d 	bl	8000a28 <__addsf3>
 800538e:	4601      	mov	r1, r0
 8005390:	4605      	mov	r5, r0
 8005392:	4630      	mov	r0, r6
 8005394:	f7fb fb46 	bl	8000a24 <__aeabi_fsub>
 8005398:	497b      	ldr	r1, [pc, #492]	@ (8005588 <__ieee754_rem_pio2f+0x2b0>)
 800539a:	e7ea      	b.n	8005372 <__ieee754_rem_pio2f+0x9a>
 800539c:	4a7b      	ldr	r2, [pc, #492]	@ (800558c <__ieee754_rem_pio2f+0x2b4>)
 800539e:	4590      	cmp	r8, r2
 80053a0:	f200 8095 	bhi.w	80054ce <__ieee754_rem_pio2f+0x1f6>
 80053a4:	f000 f8fe 	bl	80055a4 <fabsf>
 80053a8:	4979      	ldr	r1, [pc, #484]	@ (8005590 <__ieee754_rem_pio2f+0x2b8>)
 80053aa:	4606      	mov	r6, r0
 80053ac:	f7fb fc44 	bl	8000c38 <__aeabi_fmul>
 80053b0:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80053b4:	f7fb fb38 	bl	8000a28 <__addsf3>
 80053b8:	f7fb fe04 	bl	8000fc4 <__aeabi_f2iz>
 80053bc:	4605      	mov	r5, r0
 80053be:	f7fb fbe7 	bl	8000b90 <__aeabi_i2f>
 80053c2:	496d      	ldr	r1, [pc, #436]	@ (8005578 <__ieee754_rem_pio2f+0x2a0>)
 80053c4:	4681      	mov	r9, r0
 80053c6:	f7fb fc37 	bl	8000c38 <__aeabi_fmul>
 80053ca:	4601      	mov	r1, r0
 80053cc:	4630      	mov	r0, r6
 80053ce:	f7fb fb29 	bl	8000a24 <__aeabi_fsub>
 80053d2:	496b      	ldr	r1, [pc, #428]	@ (8005580 <__ieee754_rem_pio2f+0x2a8>)
 80053d4:	4607      	mov	r7, r0
 80053d6:	4648      	mov	r0, r9
 80053d8:	f7fb fc2e 	bl	8000c38 <__aeabi_fmul>
 80053dc:	2d1f      	cmp	r5, #31
 80053de:	4606      	mov	r6, r0
 80053e0:	dc0e      	bgt.n	8005400 <__ieee754_rem_pio2f+0x128>
 80053e2:	4a6c      	ldr	r2, [pc, #432]	@ (8005594 <__ieee754_rem_pio2f+0x2bc>)
 80053e4:	1e69      	subs	r1, r5, #1
 80053e6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80053ea:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80053ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d004      	beq.n	8005400 <__ieee754_rem_pio2f+0x128>
 80053f6:	4631      	mov	r1, r6
 80053f8:	4638      	mov	r0, r7
 80053fa:	f7fb fb13 	bl	8000a24 <__aeabi_fsub>
 80053fe:	e00b      	b.n	8005418 <__ieee754_rem_pio2f+0x140>
 8005400:	4631      	mov	r1, r6
 8005402:	4638      	mov	r0, r7
 8005404:	f7fb fb0e 	bl	8000a24 <__aeabi_fsub>
 8005408:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800540c:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8005410:	2b08      	cmp	r3, #8
 8005412:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8005416:	dc01      	bgt.n	800541c <__ieee754_rem_pio2f+0x144>
 8005418:	6020      	str	r0, [r4, #0]
 800541a:	e026      	b.n	800546a <__ieee754_rem_pio2f+0x192>
 800541c:	4959      	ldr	r1, [pc, #356]	@ (8005584 <__ieee754_rem_pio2f+0x2ac>)
 800541e:	4648      	mov	r0, r9
 8005420:	f7fb fc0a 	bl	8000c38 <__aeabi_fmul>
 8005424:	4606      	mov	r6, r0
 8005426:	4601      	mov	r1, r0
 8005428:	4638      	mov	r0, r7
 800542a:	f7fb fafb 	bl	8000a24 <__aeabi_fsub>
 800542e:	4601      	mov	r1, r0
 8005430:	4680      	mov	r8, r0
 8005432:	4638      	mov	r0, r7
 8005434:	f7fb faf6 	bl	8000a24 <__aeabi_fsub>
 8005438:	4631      	mov	r1, r6
 800543a:	f7fb faf3 	bl	8000a24 <__aeabi_fsub>
 800543e:	4606      	mov	r6, r0
 8005440:	4951      	ldr	r1, [pc, #324]	@ (8005588 <__ieee754_rem_pio2f+0x2b0>)
 8005442:	4648      	mov	r0, r9
 8005444:	f7fb fbf8 	bl	8000c38 <__aeabi_fmul>
 8005448:	4631      	mov	r1, r6
 800544a:	f7fb faeb 	bl	8000a24 <__aeabi_fsub>
 800544e:	4601      	mov	r1, r0
 8005450:	4606      	mov	r6, r0
 8005452:	4640      	mov	r0, r8
 8005454:	f7fb fae6 	bl	8000a24 <__aeabi_fsub>
 8005458:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800545c:	ebab 0b03 	sub.w	fp, fp, r3
 8005460:	f1bb 0f19 	cmp.w	fp, #25
 8005464:	dc18      	bgt.n	8005498 <__ieee754_rem_pio2f+0x1c0>
 8005466:	4647      	mov	r7, r8
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	f8d4 8000 	ldr.w	r8, [r4]
 800546e:	4638      	mov	r0, r7
 8005470:	4641      	mov	r1, r8
 8005472:	f7fb fad7 	bl	8000a24 <__aeabi_fsub>
 8005476:	4631      	mov	r1, r6
 8005478:	f7fb fad4 	bl	8000a24 <__aeabi_fsub>
 800547c:	f1ba 0f00 	cmp.w	sl, #0
 8005480:	6060      	str	r0, [r4, #4]
 8005482:	f6bf af56 	bge.w	8005332 <__ieee754_rem_pio2f+0x5a>
 8005486:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 800548a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800548e:	f8c4 8000 	str.w	r8, [r4]
 8005492:	6060      	str	r0, [r4, #4]
 8005494:	426d      	negs	r5, r5
 8005496:	e74c      	b.n	8005332 <__ieee754_rem_pio2f+0x5a>
 8005498:	493f      	ldr	r1, [pc, #252]	@ (8005598 <__ieee754_rem_pio2f+0x2c0>)
 800549a:	4648      	mov	r0, r9
 800549c:	f7fb fbcc 	bl	8000c38 <__aeabi_fmul>
 80054a0:	4606      	mov	r6, r0
 80054a2:	4601      	mov	r1, r0
 80054a4:	4640      	mov	r0, r8
 80054a6:	f7fb fabd 	bl	8000a24 <__aeabi_fsub>
 80054aa:	4601      	mov	r1, r0
 80054ac:	4607      	mov	r7, r0
 80054ae:	4640      	mov	r0, r8
 80054b0:	f7fb fab8 	bl	8000a24 <__aeabi_fsub>
 80054b4:	4631      	mov	r1, r6
 80054b6:	f7fb fab5 	bl	8000a24 <__aeabi_fsub>
 80054ba:	4606      	mov	r6, r0
 80054bc:	4937      	ldr	r1, [pc, #220]	@ (800559c <__ieee754_rem_pio2f+0x2c4>)
 80054be:	4648      	mov	r0, r9
 80054c0:	f7fb fbba 	bl	8000c38 <__aeabi_fmul>
 80054c4:	4631      	mov	r1, r6
 80054c6:	f7fb faad 	bl	8000a24 <__aeabi_fsub>
 80054ca:	4606      	mov	r6, r0
 80054cc:	e793      	b.n	80053f6 <__ieee754_rem_pio2f+0x11e>
 80054ce:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80054d2:	d305      	bcc.n	80054e0 <__ieee754_rem_pio2f+0x208>
 80054d4:	4601      	mov	r1, r0
 80054d6:	f7fb faa5 	bl	8000a24 <__aeabi_fsub>
 80054da:	6060      	str	r0, [r4, #4]
 80054dc:	6020      	str	r0, [r4, #0]
 80054de:	e708      	b.n	80052f2 <__ieee754_rem_pio2f+0x1a>
 80054e0:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80054e4:	3e86      	subs	r6, #134	@ 0x86
 80054e6:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 80054ea:	4640      	mov	r0, r8
 80054ec:	f7fb fd6a 	bl	8000fc4 <__aeabi_f2iz>
 80054f0:	f7fb fb4e 	bl	8000b90 <__aeabi_i2f>
 80054f4:	4601      	mov	r1, r0
 80054f6:	9003      	str	r0, [sp, #12]
 80054f8:	4640      	mov	r0, r8
 80054fa:	f7fb fa93 	bl	8000a24 <__aeabi_fsub>
 80054fe:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005502:	f7fb fb99 	bl	8000c38 <__aeabi_fmul>
 8005506:	4607      	mov	r7, r0
 8005508:	f7fb fd5c 	bl	8000fc4 <__aeabi_f2iz>
 800550c:	f7fb fb40 	bl	8000b90 <__aeabi_i2f>
 8005510:	4601      	mov	r1, r0
 8005512:	9004      	str	r0, [sp, #16]
 8005514:	4605      	mov	r5, r0
 8005516:	4638      	mov	r0, r7
 8005518:	f7fb fa84 	bl	8000a24 <__aeabi_fsub>
 800551c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005520:	f7fb fb8a 	bl	8000c38 <__aeabi_fmul>
 8005524:	2100      	movs	r1, #0
 8005526:	9005      	str	r0, [sp, #20]
 8005528:	f7fb fd1a 	bl	8000f60 <__aeabi_fcmpeq>
 800552c:	b1f0      	cbz	r0, 800556c <__ieee754_rem_pio2f+0x294>
 800552e:	2100      	movs	r1, #0
 8005530:	4628      	mov	r0, r5
 8005532:	f7fb fd15 	bl	8000f60 <__aeabi_fcmpeq>
 8005536:	2800      	cmp	r0, #0
 8005538:	bf14      	ite	ne
 800553a:	2301      	movne	r3, #1
 800553c:	2302      	moveq	r3, #2
 800553e:	4a18      	ldr	r2, [pc, #96]	@ (80055a0 <__ieee754_rem_pio2f+0x2c8>)
 8005540:	4621      	mov	r1, r4
 8005542:	9201      	str	r2, [sp, #4]
 8005544:	2202      	movs	r2, #2
 8005546:	a803      	add	r0, sp, #12
 8005548:	9200      	str	r2, [sp, #0]
 800554a:	4632      	mov	r2, r6
 800554c:	f000 f82e 	bl	80055ac <__kernel_rem_pio2f>
 8005550:	f1ba 0f00 	cmp.w	sl, #0
 8005554:	4605      	mov	r5, r0
 8005556:	f6bf aeec 	bge.w	8005332 <__ieee754_rem_pio2f+0x5a>
 800555a:	6823      	ldr	r3, [r4, #0]
 800555c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005560:	6023      	str	r3, [r4, #0]
 8005562:	6863      	ldr	r3, [r4, #4]
 8005564:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005568:	6063      	str	r3, [r4, #4]
 800556a:	e793      	b.n	8005494 <__ieee754_rem_pio2f+0x1bc>
 800556c:	2303      	movs	r3, #3
 800556e:	e7e6      	b.n	800553e <__ieee754_rem_pio2f+0x266>
 8005570:	3f490fd8 	.word	0x3f490fd8
 8005574:	4016cbe3 	.word	0x4016cbe3
 8005578:	3fc90f80 	.word	0x3fc90f80
 800557c:	3fc90fd0 	.word	0x3fc90fd0
 8005580:	37354443 	.word	0x37354443
 8005584:	37354400 	.word	0x37354400
 8005588:	2e85a308 	.word	0x2e85a308
 800558c:	43490f80 	.word	0x43490f80
 8005590:	3f22f984 	.word	0x3f22f984
 8005594:	08005ca8 	.word	0x08005ca8
 8005598:	2e85a300 	.word	0x2e85a300
 800559c:	248d3132 	.word	0x248d3132
 80055a0:	08005d28 	.word	0x08005d28

080055a4 <fabsf>:
 80055a4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80055a8:	4770      	bx	lr
	...

080055ac <__kernel_rem_pio2f>:
 80055ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b0:	b0db      	sub	sp, #364	@ 0x16c
 80055b2:	9202      	str	r2, [sp, #8]
 80055b4:	9304      	str	r3, [sp, #16]
 80055b6:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 80055b8:	4bad      	ldr	r3, [pc, #692]	@ (8005870 <__kernel_rem_pio2f+0x2c4>)
 80055ba:	9005      	str	r0, [sp, #20]
 80055bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055c0:	9100      	str	r1, [sp, #0]
 80055c2:	9301      	str	r3, [sp, #4]
 80055c4:	9b04      	ldr	r3, [sp, #16]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	9303      	str	r3, [sp, #12]
 80055ca:	9b02      	ldr	r3, [sp, #8]
 80055cc:	1d1a      	adds	r2, r3, #4
 80055ce:	f2c0 8099 	blt.w	8005704 <__kernel_rem_pio2f+0x158>
 80055d2:	1edc      	subs	r4, r3, #3
 80055d4:	bf48      	it	mi
 80055d6:	1d1c      	addmi	r4, r3, #4
 80055d8:	10e4      	asrs	r4, r4, #3
 80055da:	2500      	movs	r5, #0
 80055dc:	f04f 0b00 	mov.w	fp, #0
 80055e0:	1c67      	adds	r7, r4, #1
 80055e2:	00fb      	lsls	r3, r7, #3
 80055e4:	9306      	str	r3, [sp, #24]
 80055e6:	9b02      	ldr	r3, [sp, #8]
 80055e8:	9a03      	ldr	r2, [sp, #12]
 80055ea:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80055ee:	9b01      	ldr	r3, [sp, #4]
 80055f0:	eba4 0802 	sub.w	r8, r4, r2
 80055f4:	eb03 0902 	add.w	r9, r3, r2
 80055f8:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80055fa:	ae1e      	add	r6, sp, #120	@ 0x78
 80055fc:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8005600:	454d      	cmp	r5, r9
 8005602:	f340 8081 	ble.w	8005708 <__kernel_rem_pio2f+0x15c>
 8005606:	9a04      	ldr	r2, [sp, #16]
 8005608:	ab1e      	add	r3, sp, #120	@ 0x78
 800560a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800560e:	f04f 0900 	mov.w	r9, #0
 8005612:	2300      	movs	r3, #0
 8005614:	f50d 7b8c 	add.w	fp, sp, #280	@ 0x118
 8005618:	9a01      	ldr	r2, [sp, #4]
 800561a:	4591      	cmp	r9, r2
 800561c:	f340 809c 	ble.w	8005758 <__kernel_rem_pio2f+0x1ac>
 8005620:	4613      	mov	r3, r2
 8005622:	aa0a      	add	r2, sp, #40	@ 0x28
 8005624:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005628:	9308      	str	r3, [sp, #32]
 800562a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800562c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005630:	9c01      	ldr	r4, [sp, #4]
 8005632:	9307      	str	r3, [sp, #28]
 8005634:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8005638:	4646      	mov	r6, r8
 800563a:	4625      	mov	r5, r4
 800563c:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8005640:	ab5a      	add	r3, sp, #360	@ 0x168
 8005642:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005646:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800564a:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800564e:	2d00      	cmp	r5, #0
 8005650:	f300 8087 	bgt.w	8005762 <__kernel_rem_pio2f+0x1b6>
 8005654:	4639      	mov	r1, r7
 8005656:	4658      	mov	r0, fp
 8005658:	f000 fa48 	bl	8005aec <scalbnf>
 800565c:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8005660:	4605      	mov	r5, r0
 8005662:	f7fb fae9 	bl	8000c38 <__aeabi_fmul>
 8005666:	f000 fa8d 	bl	8005b84 <floorf>
 800566a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800566e:	f7fb fae3 	bl	8000c38 <__aeabi_fmul>
 8005672:	4601      	mov	r1, r0
 8005674:	4628      	mov	r0, r5
 8005676:	f7fb f9d5 	bl	8000a24 <__aeabi_fsub>
 800567a:	4605      	mov	r5, r0
 800567c:	f7fb fca2 	bl	8000fc4 <__aeabi_f2iz>
 8005680:	4606      	mov	r6, r0
 8005682:	f7fb fa85 	bl	8000b90 <__aeabi_i2f>
 8005686:	4601      	mov	r1, r0
 8005688:	4628      	mov	r0, r5
 800568a:	f7fb f9cb 	bl	8000a24 <__aeabi_fsub>
 800568e:	2f00      	cmp	r7, #0
 8005690:	4681      	mov	r9, r0
 8005692:	f340 8083 	ble.w	800579c <__kernel_rem_pio2f+0x1f0>
 8005696:	1e62      	subs	r2, r4, #1
 8005698:	ab0a      	add	r3, sp, #40	@ 0x28
 800569a:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800569e:	f1c7 0108 	rsb	r1, r7, #8
 80056a2:	fa45 f301 	asr.w	r3, r5, r1
 80056a6:	441e      	add	r6, r3
 80056a8:	408b      	lsls	r3, r1
 80056aa:	1aed      	subs	r5, r5, r3
 80056ac:	ab0a      	add	r3, sp, #40	@ 0x28
 80056ae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80056b2:	f1c7 0307 	rsb	r3, r7, #7
 80056b6:	411d      	asrs	r5, r3
 80056b8:	2d00      	cmp	r5, #0
 80056ba:	dd7c      	ble.n	80057b6 <__kernel_rem_pio2f+0x20a>
 80056bc:	2200      	movs	r2, #0
 80056be:	4692      	mov	sl, r2
 80056c0:	3601      	adds	r6, #1
 80056c2:	4294      	cmp	r4, r2
 80056c4:	f300 80ac 	bgt.w	8005820 <__kernel_rem_pio2f+0x274>
 80056c8:	2f00      	cmp	r7, #0
 80056ca:	dd05      	ble.n	80056d8 <__kernel_rem_pio2f+0x12c>
 80056cc:	2f01      	cmp	r7, #1
 80056ce:	f000 80b8 	beq.w	8005842 <__kernel_rem_pio2f+0x296>
 80056d2:	2f02      	cmp	r7, #2
 80056d4:	f000 80bf 	beq.w	8005856 <__kernel_rem_pio2f+0x2aa>
 80056d8:	2d02      	cmp	r5, #2
 80056da:	d16c      	bne.n	80057b6 <__kernel_rem_pio2f+0x20a>
 80056dc:	4649      	mov	r1, r9
 80056de:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80056e2:	f7fb f99f 	bl	8000a24 <__aeabi_fsub>
 80056e6:	4681      	mov	r9, r0
 80056e8:	f1ba 0f00 	cmp.w	sl, #0
 80056ec:	d063      	beq.n	80057b6 <__kernel_rem_pio2f+0x20a>
 80056ee:	4639      	mov	r1, r7
 80056f0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80056f4:	f000 f9fa 	bl	8005aec <scalbnf>
 80056f8:	4601      	mov	r1, r0
 80056fa:	4648      	mov	r0, r9
 80056fc:	f7fb f992 	bl	8000a24 <__aeabi_fsub>
 8005700:	4681      	mov	r9, r0
 8005702:	e058      	b.n	80057b6 <__kernel_rem_pio2f+0x20a>
 8005704:	2400      	movs	r4, #0
 8005706:	e768      	b.n	80055da <__kernel_rem_pio2f+0x2e>
 8005708:	eb18 0f05 	cmn.w	r8, r5
 800570c:	d407      	bmi.n	800571e <__kernel_rem_pio2f+0x172>
 800570e:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005712:	f7fb fa3d 	bl	8000b90 <__aeabi_i2f>
 8005716:	f846 0b04 	str.w	r0, [r6], #4
 800571a:	3501      	adds	r5, #1
 800571c:	e770      	b.n	8005600 <__kernel_rem_pio2f+0x54>
 800571e:	4658      	mov	r0, fp
 8005720:	e7f9      	b.n	8005716 <__kernel_rem_pio2f+0x16a>
 8005722:	9307      	str	r3, [sp, #28]
 8005724:	9b05      	ldr	r3, [sp, #20]
 8005726:	f8da 1000 	ldr.w	r1, [sl]
 800572a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800572e:	f7fb fa83 	bl	8000c38 <__aeabi_fmul>
 8005732:	4601      	mov	r1, r0
 8005734:	4630      	mov	r0, r6
 8005736:	f7fb f977 	bl	8000a28 <__addsf3>
 800573a:	4606      	mov	r6, r0
 800573c:	9b07      	ldr	r3, [sp, #28]
 800573e:	f108 0801 	add.w	r8, r8, #1
 8005742:	9a03      	ldr	r2, [sp, #12]
 8005744:	f1aa 0a04 	sub.w	sl, sl, #4
 8005748:	4590      	cmp	r8, r2
 800574a:	ddea      	ble.n	8005722 <__kernel_rem_pio2f+0x176>
 800574c:	f84b 6b04 	str.w	r6, [fp], #4
 8005750:	f109 0901 	add.w	r9, r9, #1
 8005754:	3504      	adds	r5, #4
 8005756:	e75f      	b.n	8005618 <__kernel_rem_pio2f+0x6c>
 8005758:	46aa      	mov	sl, r5
 800575a:	461e      	mov	r6, r3
 800575c:	f04f 0800 	mov.w	r8, #0
 8005760:	e7ef      	b.n	8005742 <__kernel_rem_pio2f+0x196>
 8005762:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005766:	4658      	mov	r0, fp
 8005768:	f7fb fa66 	bl	8000c38 <__aeabi_fmul>
 800576c:	f7fb fc2a 	bl	8000fc4 <__aeabi_f2iz>
 8005770:	f7fb fa0e 	bl	8000b90 <__aeabi_i2f>
 8005774:	4649      	mov	r1, r9
 8005776:	9009      	str	r0, [sp, #36]	@ 0x24
 8005778:	f7fb fa5e 	bl	8000c38 <__aeabi_fmul>
 800577c:	4601      	mov	r1, r0
 800577e:	4658      	mov	r0, fp
 8005780:	f7fb f950 	bl	8000a24 <__aeabi_fsub>
 8005784:	f7fb fc1e 	bl	8000fc4 <__aeabi_f2iz>
 8005788:	3d01      	subs	r5, #1
 800578a:	f846 0b04 	str.w	r0, [r6], #4
 800578e:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8005792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005794:	f7fb f948 	bl	8000a28 <__addsf3>
 8005798:	4683      	mov	fp, r0
 800579a:	e758      	b.n	800564e <__kernel_rem_pio2f+0xa2>
 800579c:	d105      	bne.n	80057aa <__kernel_rem_pio2f+0x1fe>
 800579e:	1e63      	subs	r3, r4, #1
 80057a0:	aa0a      	add	r2, sp, #40	@ 0x28
 80057a2:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80057a6:	11ed      	asrs	r5, r5, #7
 80057a8:	e786      	b.n	80056b8 <__kernel_rem_pio2f+0x10c>
 80057aa:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80057ae:	f7fb fbf5 	bl	8000f9c <__aeabi_fcmpge>
 80057b2:	4605      	mov	r5, r0
 80057b4:	bb90      	cbnz	r0, 800581c <__kernel_rem_pio2f+0x270>
 80057b6:	2100      	movs	r1, #0
 80057b8:	4648      	mov	r0, r9
 80057ba:	f7fb fbd1 	bl	8000f60 <__aeabi_fcmpeq>
 80057be:	2800      	cmp	r0, #0
 80057c0:	f000 8090 	beq.w	80058e4 <__kernel_rem_pio2f+0x338>
 80057c4:	2200      	movs	r2, #0
 80057c6:	1e63      	subs	r3, r4, #1
 80057c8:	9901      	ldr	r1, [sp, #4]
 80057ca:	428b      	cmp	r3, r1
 80057cc:	da4a      	bge.n	8005864 <__kernel_rem_pio2f+0x2b8>
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d076      	beq.n	80058c0 <__kernel_rem_pio2f+0x314>
 80057d2:	3c01      	subs	r4, #1
 80057d4:	ab0a      	add	r3, sp, #40	@ 0x28
 80057d6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80057da:	3f08      	subs	r7, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d0f8      	beq.n	80057d2 <__kernel_rem_pio2f+0x226>
 80057e0:	4639      	mov	r1, r7
 80057e2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80057e6:	f000 f981 	bl	8005aec <scalbnf>
 80057ea:	46a2      	mov	sl, r4
 80057ec:	4607      	mov	r7, r0
 80057ee:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 80057f2:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 80057f6:	f1ba 0f00 	cmp.w	sl, #0
 80057fa:	f280 80a1 	bge.w	8005940 <__kernel_rem_pio2f+0x394>
 80057fe:	4627      	mov	r7, r4
 8005800:	2200      	movs	r2, #0
 8005802:	2f00      	cmp	r7, #0
 8005804:	f2c0 80cb 	blt.w	800599e <__kernel_rem_pio2f+0x3f2>
 8005808:	a946      	add	r1, sp, #280	@ 0x118
 800580a:	4690      	mov	r8, r2
 800580c:	f04f 0a00 	mov.w	sl, #0
 8005810:	4b18      	ldr	r3, [pc, #96]	@ (8005874 <__kernel_rem_pio2f+0x2c8>)
 8005812:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8005816:	eba4 0907 	sub.w	r9, r4, r7
 800581a:	e0b4      	b.n	8005986 <__kernel_rem_pio2f+0x3da>
 800581c:	2502      	movs	r5, #2
 800581e:	e74d      	b.n	80056bc <__kernel_rem_pio2f+0x110>
 8005820:	f858 3b04 	ldr.w	r3, [r8], #4
 8005824:	f1ba 0f00 	cmp.w	sl, #0
 8005828:	d108      	bne.n	800583c <__kernel_rem_pio2f+0x290>
 800582a:	b123      	cbz	r3, 8005836 <__kernel_rem_pio2f+0x28a>
 800582c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005830:	f848 3c04 	str.w	r3, [r8, #-4]
 8005834:	2301      	movs	r3, #1
 8005836:	469a      	mov	sl, r3
 8005838:	3201      	adds	r2, #1
 800583a:	e742      	b.n	80056c2 <__kernel_rem_pio2f+0x116>
 800583c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8005840:	e7f6      	b.n	8005830 <__kernel_rem_pio2f+0x284>
 8005842:	1e62      	subs	r2, r4, #1
 8005844:	ab0a      	add	r3, sp, #40	@ 0x28
 8005846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800584a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800584e:	a90a      	add	r1, sp, #40	@ 0x28
 8005850:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005854:	e740      	b.n	80056d8 <__kernel_rem_pio2f+0x12c>
 8005856:	1e62      	subs	r2, r4, #1
 8005858:	ab0a      	add	r3, sp, #40	@ 0x28
 800585a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800585e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005862:	e7f4      	b.n	800584e <__kernel_rem_pio2f+0x2a2>
 8005864:	a90a      	add	r1, sp, #40	@ 0x28
 8005866:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800586a:	3b01      	subs	r3, #1
 800586c:	430a      	orrs	r2, r1
 800586e:	e7ab      	b.n	80057c8 <__kernel_rem_pio2f+0x21c>
 8005870:	0800606c 	.word	0x0800606c
 8005874:	08006040 	.word	0x08006040
 8005878:	3301      	adds	r3, #1
 800587a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800587e:	2900      	cmp	r1, #0
 8005880:	d0fa      	beq.n	8005878 <__kernel_rem_pio2f+0x2cc>
 8005882:	9a04      	ldr	r2, [sp, #16]
 8005884:	a91e      	add	r1, sp, #120	@ 0x78
 8005886:	18a2      	adds	r2, r4, r2
 8005888:	1c66      	adds	r6, r4, #1
 800588a:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800588e:	441c      	add	r4, r3
 8005890:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8005894:	42b4      	cmp	r4, r6
 8005896:	f6ff aecd 	blt.w	8005634 <__kernel_rem_pio2f+0x88>
 800589a:	9b07      	ldr	r3, [sp, #28]
 800589c:	46ab      	mov	fp, r5
 800589e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80058a2:	f7fb f975 	bl	8000b90 <__aeabi_i2f>
 80058a6:	f04f 0a00 	mov.w	sl, #0
 80058aa:	f04f 0800 	mov.w	r8, #0
 80058ae:	6028      	str	r0, [r5, #0]
 80058b0:	9b03      	ldr	r3, [sp, #12]
 80058b2:	459a      	cmp	sl, r3
 80058b4:	dd07      	ble.n	80058c6 <__kernel_rem_pio2f+0x31a>
 80058b6:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 80058ba:	3504      	adds	r5, #4
 80058bc:	3601      	adds	r6, #1
 80058be:	e7e9      	b.n	8005894 <__kernel_rem_pio2f+0x2e8>
 80058c0:	2301      	movs	r3, #1
 80058c2:	9a08      	ldr	r2, [sp, #32]
 80058c4:	e7d9      	b.n	800587a <__kernel_rem_pio2f+0x2ce>
 80058c6:	9b05      	ldr	r3, [sp, #20]
 80058c8:	f85b 0904 	ldr.w	r0, [fp], #-4
 80058cc:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80058d0:	f7fb f9b2 	bl	8000c38 <__aeabi_fmul>
 80058d4:	4601      	mov	r1, r0
 80058d6:	4640      	mov	r0, r8
 80058d8:	f7fb f8a6 	bl	8000a28 <__addsf3>
 80058dc:	f10a 0a01 	add.w	sl, sl, #1
 80058e0:	4680      	mov	r8, r0
 80058e2:	e7e5      	b.n	80058b0 <__kernel_rem_pio2f+0x304>
 80058e4:	9b06      	ldr	r3, [sp, #24]
 80058e6:	9a02      	ldr	r2, [sp, #8]
 80058e8:	4648      	mov	r0, r9
 80058ea:	1a99      	subs	r1, r3, r2
 80058ec:	f000 f8fe 	bl	8005aec <scalbnf>
 80058f0:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80058f4:	4680      	mov	r8, r0
 80058f6:	f7fb fb51 	bl	8000f9c <__aeabi_fcmpge>
 80058fa:	b1f8      	cbz	r0, 800593c <__kernel_rem_pio2f+0x390>
 80058fc:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8005900:	4640      	mov	r0, r8
 8005902:	f7fb f999 	bl	8000c38 <__aeabi_fmul>
 8005906:	f7fb fb5d 	bl	8000fc4 <__aeabi_f2iz>
 800590a:	f7fb f941 	bl	8000b90 <__aeabi_i2f>
 800590e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8005912:	4681      	mov	r9, r0
 8005914:	f7fb f990 	bl	8000c38 <__aeabi_fmul>
 8005918:	4601      	mov	r1, r0
 800591a:	4640      	mov	r0, r8
 800591c:	f7fb f882 	bl	8000a24 <__aeabi_fsub>
 8005920:	f7fb fb50 	bl	8000fc4 <__aeabi_f2iz>
 8005924:	ab0a      	add	r3, sp, #40	@ 0x28
 8005926:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800592a:	4648      	mov	r0, r9
 800592c:	3401      	adds	r4, #1
 800592e:	3708      	adds	r7, #8
 8005930:	f7fb fb48 	bl	8000fc4 <__aeabi_f2iz>
 8005934:	ab0a      	add	r3, sp, #40	@ 0x28
 8005936:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800593a:	e751      	b.n	80057e0 <__kernel_rem_pio2f+0x234>
 800593c:	4640      	mov	r0, r8
 800593e:	e7f7      	b.n	8005930 <__kernel_rem_pio2f+0x384>
 8005940:	ab0a      	add	r3, sp, #40	@ 0x28
 8005942:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005946:	f7fb f923 	bl	8000b90 <__aeabi_i2f>
 800594a:	4639      	mov	r1, r7
 800594c:	f7fb f974 	bl	8000c38 <__aeabi_fmul>
 8005950:	4649      	mov	r1, r9
 8005952:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8005956:	4638      	mov	r0, r7
 8005958:	f7fb f96e 	bl	8000c38 <__aeabi_fmul>
 800595c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005960:	4607      	mov	r7, r0
 8005962:	e748      	b.n	80057f6 <__kernel_rem_pio2f+0x24a>
 8005964:	f853 0b04 	ldr.w	r0, [r3], #4
 8005968:	f85b 1b04 	ldr.w	r1, [fp], #4
 800596c:	9203      	str	r2, [sp, #12]
 800596e:	9302      	str	r3, [sp, #8]
 8005970:	f7fb f962 	bl	8000c38 <__aeabi_fmul>
 8005974:	4601      	mov	r1, r0
 8005976:	4640      	mov	r0, r8
 8005978:	f7fb f856 	bl	8000a28 <__addsf3>
 800597c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005980:	4680      	mov	r8, r0
 8005982:	f10a 0a01 	add.w	sl, sl, #1
 8005986:	9901      	ldr	r1, [sp, #4]
 8005988:	458a      	cmp	sl, r1
 800598a:	dc01      	bgt.n	8005990 <__kernel_rem_pio2f+0x3e4>
 800598c:	45d1      	cmp	r9, sl
 800598e:	dae9      	bge.n	8005964 <__kernel_rem_pio2f+0x3b8>
 8005990:	ab5a      	add	r3, sp, #360	@ 0x168
 8005992:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8005996:	f849 8ca0 	str.w	r8, [r9, #-160]
 800599a:	3f01      	subs	r7, #1
 800599c:	e731      	b.n	8005802 <__kernel_rem_pio2f+0x256>
 800599e:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	dc07      	bgt.n	80059b4 <__kernel_rem_pio2f+0x408>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	dc4e      	bgt.n	8005a46 <__kernel_rem_pio2f+0x49a>
 80059a8:	d02e      	beq.n	8005a08 <__kernel_rem_pio2f+0x45c>
 80059aa:	f006 0007 	and.w	r0, r6, #7
 80059ae:	b05b      	add	sp, #364	@ 0x16c
 80059b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059b4:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80059b6:	2b03      	cmp	r3, #3
 80059b8:	d1f7      	bne.n	80059aa <__kernel_rem_pio2f+0x3fe>
 80059ba:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 80059be:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 80059c2:	46b8      	mov	r8, r7
 80059c4:	46a2      	mov	sl, r4
 80059c6:	f1ba 0f00 	cmp.w	sl, #0
 80059ca:	dc49      	bgt.n	8005a60 <__kernel_rem_pio2f+0x4b4>
 80059cc:	46a1      	mov	r9, r4
 80059ce:	f1b9 0f01 	cmp.w	r9, #1
 80059d2:	dc60      	bgt.n	8005a96 <__kernel_rem_pio2f+0x4ea>
 80059d4:	2000      	movs	r0, #0
 80059d6:	2c01      	cmp	r4, #1
 80059d8:	dc76      	bgt.n	8005ac8 <__kernel_rem_pio2f+0x51c>
 80059da:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 80059dc:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80059de:	2d00      	cmp	r5, #0
 80059e0:	d178      	bne.n	8005ad4 <__kernel_rem_pio2f+0x528>
 80059e2:	9900      	ldr	r1, [sp, #0]
 80059e4:	600a      	str	r2, [r1, #0]
 80059e6:	460a      	mov	r2, r1
 80059e8:	604b      	str	r3, [r1, #4]
 80059ea:	6090      	str	r0, [r2, #8]
 80059ec:	e7dd      	b.n	80059aa <__kernel_rem_pio2f+0x3fe>
 80059ee:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 80059f2:	f7fb f819 	bl	8000a28 <__addsf3>
 80059f6:	3c01      	subs	r4, #1
 80059f8:	2c00      	cmp	r4, #0
 80059fa:	daf8      	bge.n	80059ee <__kernel_rem_pio2f+0x442>
 80059fc:	b10d      	cbz	r5, 8005a02 <__kernel_rem_pio2f+0x456>
 80059fe:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005a02:	9b00      	ldr	r3, [sp, #0]
 8005a04:	6018      	str	r0, [r3, #0]
 8005a06:	e7d0      	b.n	80059aa <__kernel_rem_pio2f+0x3fe>
 8005a08:	2000      	movs	r0, #0
 8005a0a:	af32      	add	r7, sp, #200	@ 0xc8
 8005a0c:	e7f4      	b.n	80059f8 <__kernel_rem_pio2f+0x44c>
 8005a0e:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8005a12:	f7fb f809 	bl	8000a28 <__addsf3>
 8005a16:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a1a:	f1b8 0f00 	cmp.w	r8, #0
 8005a1e:	daf6      	bge.n	8005a0e <__kernel_rem_pio2f+0x462>
 8005a20:	b1ad      	cbz	r5, 8005a4e <__kernel_rem_pio2f+0x4a2>
 8005a22:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8005a26:	9a00      	ldr	r2, [sp, #0]
 8005a28:	4601      	mov	r1, r0
 8005a2a:	6013      	str	r3, [r2, #0]
 8005a2c:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8005a2e:	f7fa fff9 	bl	8000a24 <__aeabi_fsub>
 8005a32:	f04f 0801 	mov.w	r8, #1
 8005a36:	4544      	cmp	r4, r8
 8005a38:	da0b      	bge.n	8005a52 <__kernel_rem_pio2f+0x4a6>
 8005a3a:	b10d      	cbz	r5, 8005a40 <__kernel_rem_pio2f+0x494>
 8005a3c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005a40:	9b00      	ldr	r3, [sp, #0]
 8005a42:	6058      	str	r0, [r3, #4]
 8005a44:	e7b1      	b.n	80059aa <__kernel_rem_pio2f+0x3fe>
 8005a46:	46a0      	mov	r8, r4
 8005a48:	2000      	movs	r0, #0
 8005a4a:	af32      	add	r7, sp, #200	@ 0xc8
 8005a4c:	e7e5      	b.n	8005a1a <__kernel_rem_pio2f+0x46e>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	e7e9      	b.n	8005a26 <__kernel_rem_pio2f+0x47a>
 8005a52:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8005a56:	f7fa ffe7 	bl	8000a28 <__addsf3>
 8005a5a:	f108 0801 	add.w	r8, r8, #1
 8005a5e:	e7ea      	b.n	8005a36 <__kernel_rem_pio2f+0x48a>
 8005a60:	f8d8 3000 	ldr.w	r3, [r8]
 8005a64:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4610      	mov	r0, r2
 8005a6c:	9302      	str	r3, [sp, #8]
 8005a6e:	9201      	str	r2, [sp, #4]
 8005a70:	f7fa ffda 	bl	8000a28 <__addsf3>
 8005a74:	9a01      	ldr	r2, [sp, #4]
 8005a76:	4601      	mov	r1, r0
 8005a78:	4681      	mov	r9, r0
 8005a7a:	4610      	mov	r0, r2
 8005a7c:	f7fa ffd2 	bl	8000a24 <__aeabi_fsub>
 8005a80:	9b02      	ldr	r3, [sp, #8]
 8005a82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a86:	4619      	mov	r1, r3
 8005a88:	f7fa ffce 	bl	8000a28 <__addsf3>
 8005a8c:	f848 0904 	str.w	r0, [r8], #-4
 8005a90:	f8c8 9000 	str.w	r9, [r8]
 8005a94:	e797      	b.n	80059c6 <__kernel_rem_pio2f+0x41a>
 8005a96:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8005a9a:	f8d7 a000 	ldr.w	sl, [r7]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	4651      	mov	r1, sl
 8005aa2:	9301      	str	r3, [sp, #4]
 8005aa4:	f7fa ffc0 	bl	8000a28 <__addsf3>
 8005aa8:	9b01      	ldr	r3, [sp, #4]
 8005aaa:	4601      	mov	r1, r0
 8005aac:	4680      	mov	r8, r0
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fa ffb8 	bl	8000a24 <__aeabi_fsub>
 8005ab4:	4651      	mov	r1, sl
 8005ab6:	f7fa ffb7 	bl	8000a28 <__addsf3>
 8005aba:	f847 0904 	str.w	r0, [r7], #-4
 8005abe:	f109 39ff 	add.w	r9, r9, #4294967295
 8005ac2:	f8c7 8000 	str.w	r8, [r7]
 8005ac6:	e782      	b.n	80059ce <__kernel_rem_pio2f+0x422>
 8005ac8:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8005acc:	f7fa ffac 	bl	8000a28 <__addsf3>
 8005ad0:	3c01      	subs	r4, #1
 8005ad2:	e780      	b.n	80059d6 <__kernel_rem_pio2f+0x42a>
 8005ad4:	9900      	ldr	r1, [sp, #0]
 8005ad6:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8005ada:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005ade:	600a      	str	r2, [r1, #0]
 8005ae0:	604b      	str	r3, [r1, #4]
 8005ae2:	460a      	mov	r2, r1
 8005ae4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8005ae8:	e77f      	b.n	80059ea <__kernel_rem_pio2f+0x43e>
 8005aea:	bf00      	nop

08005aec <scalbnf>:
 8005aec:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8005af0:	b538      	push	{r3, r4, r5, lr}
 8005af2:	4603      	mov	r3, r0
 8005af4:	460d      	mov	r5, r1
 8005af6:	4604      	mov	r4, r0
 8005af8:	d02e      	beq.n	8005b58 <scalbnf+0x6c>
 8005afa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005afe:	d304      	bcc.n	8005b0a <scalbnf+0x1e>
 8005b00:	4601      	mov	r1, r0
 8005b02:	f7fa ff91 	bl	8000a28 <__addsf3>
 8005b06:	4603      	mov	r3, r0
 8005b08:	e026      	b.n	8005b58 <scalbnf+0x6c>
 8005b0a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8005b0e:	d118      	bne.n	8005b42 <scalbnf+0x56>
 8005b10:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8005b14:	f7fb f890 	bl	8000c38 <__aeabi_fmul>
 8005b18:	4a17      	ldr	r2, [pc, #92]	@ (8005b78 <scalbnf+0x8c>)
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	4295      	cmp	r5, r2
 8005b1e:	db0c      	blt.n	8005b3a <scalbnf+0x4e>
 8005b20:	4604      	mov	r4, r0
 8005b22:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8005b26:	3a19      	subs	r2, #25
 8005b28:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005b2c:	428d      	cmp	r5, r1
 8005b2e:	dd0a      	ble.n	8005b46 <scalbnf+0x5a>
 8005b30:	4912      	ldr	r1, [pc, #72]	@ (8005b7c <scalbnf+0x90>)
 8005b32:	4618      	mov	r0, r3
 8005b34:	f361 001e 	bfi	r0, r1, #0, #31
 8005b38:	e000      	b.n	8005b3c <scalbnf+0x50>
 8005b3a:	4911      	ldr	r1, [pc, #68]	@ (8005b80 <scalbnf+0x94>)
 8005b3c:	f7fb f87c 	bl	8000c38 <__aeabi_fmul>
 8005b40:	e7e1      	b.n	8005b06 <scalbnf+0x1a>
 8005b42:	0dd2      	lsrs	r2, r2, #23
 8005b44:	e7f0      	b.n	8005b28 <scalbnf+0x3c>
 8005b46:	1951      	adds	r1, r2, r5
 8005b48:	29fe      	cmp	r1, #254	@ 0xfe
 8005b4a:	dcf1      	bgt.n	8005b30 <scalbnf+0x44>
 8005b4c:	2900      	cmp	r1, #0
 8005b4e:	dd05      	ble.n	8005b5c <scalbnf+0x70>
 8005b50:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005b54:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8005b58:	4618      	mov	r0, r3
 8005b5a:	bd38      	pop	{r3, r4, r5, pc}
 8005b5c:	f111 0f16 	cmn.w	r1, #22
 8005b60:	da01      	bge.n	8005b66 <scalbnf+0x7a>
 8005b62:	4907      	ldr	r1, [pc, #28]	@ (8005b80 <scalbnf+0x94>)
 8005b64:	e7e5      	b.n	8005b32 <scalbnf+0x46>
 8005b66:	f101 0019 	add.w	r0, r1, #25
 8005b6a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8005b6e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8005b72:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8005b76:	e7e1      	b.n	8005b3c <scalbnf+0x50>
 8005b78:	ffff3cb0 	.word	0xffff3cb0
 8005b7c:	7149f2ca 	.word	0x7149f2ca
 8005b80:	0da24260 	.word	0x0da24260

08005b84 <floorf>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8005b8a:	3d7f      	subs	r5, #127	@ 0x7f
 8005b8c:	2d16      	cmp	r5, #22
 8005b8e:	4601      	mov	r1, r0
 8005b90:	4604      	mov	r4, r0
 8005b92:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8005b96:	dc26      	bgt.n	8005be6 <floorf+0x62>
 8005b98:	2d00      	cmp	r5, #0
 8005b9a:	da0f      	bge.n	8005bbc <floorf+0x38>
 8005b9c:	4917      	ldr	r1, [pc, #92]	@ (8005bfc <floorf+0x78>)
 8005b9e:	f7fa ff43 	bl	8000a28 <__addsf3>
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	f7fb fa04 	bl	8000fb0 <__aeabi_fcmpgt>
 8005ba8:	b130      	cbz	r0, 8005bb8 <floorf+0x34>
 8005baa:	2c00      	cmp	r4, #0
 8005bac:	da23      	bge.n	8005bf6 <floorf+0x72>
 8005bae:	2e00      	cmp	r6, #0
 8005bb0:	4c13      	ldr	r4, [pc, #76]	@ (8005c00 <floorf+0x7c>)
 8005bb2:	bf08      	it	eq
 8005bb4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005bb8:	4621      	mov	r1, r4
 8005bba:	e01a      	b.n	8005bf2 <floorf+0x6e>
 8005bbc:	4e11      	ldr	r6, [pc, #68]	@ (8005c04 <floorf+0x80>)
 8005bbe:	412e      	asrs	r6, r5
 8005bc0:	4230      	tst	r0, r6
 8005bc2:	d016      	beq.n	8005bf2 <floorf+0x6e>
 8005bc4:	490d      	ldr	r1, [pc, #52]	@ (8005bfc <floorf+0x78>)
 8005bc6:	f7fa ff2f 	bl	8000a28 <__addsf3>
 8005bca:	2100      	movs	r1, #0
 8005bcc:	f7fb f9f0 	bl	8000fb0 <__aeabi_fcmpgt>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	d0f1      	beq.n	8005bb8 <floorf+0x34>
 8005bd4:	2c00      	cmp	r4, #0
 8005bd6:	bfbe      	ittt	lt
 8005bd8:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8005bdc:	412b      	asrlt	r3, r5
 8005bde:	18e4      	addlt	r4, r4, r3
 8005be0:	ea24 0406 	bic.w	r4, r4, r6
 8005be4:	e7e8      	b.n	8005bb8 <floorf+0x34>
 8005be6:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8005bea:	d302      	bcc.n	8005bf2 <floorf+0x6e>
 8005bec:	f7fa ff1c 	bl	8000a28 <__addsf3>
 8005bf0:	4601      	mov	r1, r0
 8005bf2:	4608      	mov	r0, r1
 8005bf4:	bd70      	pop	{r4, r5, r6, pc}
 8005bf6:	2400      	movs	r4, #0
 8005bf8:	e7de      	b.n	8005bb8 <floorf+0x34>
 8005bfa:	bf00      	nop
 8005bfc:	7149f2ca 	.word	0x7149f2ca
 8005c00:	bf800000 	.word	0xbf800000
 8005c04:	007fffff 	.word	0x007fffff

08005c08 <memset>:
 8005c08:	4603      	mov	r3, r0
 8005c0a:	4402      	add	r2, r0
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d100      	bne.n	8005c12 <memset+0xa>
 8005c10:	4770      	bx	lr
 8005c12:	f803 1b01 	strb.w	r1, [r3], #1
 8005c16:	e7f9      	b.n	8005c0c <memset+0x4>

08005c18 <__libc_init_array>:
 8005c18:	b570      	push	{r4, r5, r6, lr}
 8005c1a:	2600      	movs	r6, #0
 8005c1c:	4d0c      	ldr	r5, [pc, #48]	@ (8005c50 <__libc_init_array+0x38>)
 8005c1e:	4c0d      	ldr	r4, [pc, #52]	@ (8005c54 <__libc_init_array+0x3c>)
 8005c20:	1b64      	subs	r4, r4, r5
 8005c22:	10a4      	asrs	r4, r4, #2
 8005c24:	42a6      	cmp	r6, r4
 8005c26:	d109      	bne.n	8005c3c <__libc_init_array+0x24>
 8005c28:	f000 f81a 	bl	8005c60 <_init>
 8005c2c:	2600      	movs	r6, #0
 8005c2e:	4d0a      	ldr	r5, [pc, #40]	@ (8005c58 <__libc_init_array+0x40>)
 8005c30:	4c0a      	ldr	r4, [pc, #40]	@ (8005c5c <__libc_init_array+0x44>)
 8005c32:	1b64      	subs	r4, r4, r5
 8005c34:	10a4      	asrs	r4, r4, #2
 8005c36:	42a6      	cmp	r6, r4
 8005c38:	d105      	bne.n	8005c46 <__libc_init_array+0x2e>
 8005c3a:	bd70      	pop	{r4, r5, r6, pc}
 8005c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c40:	4798      	blx	r3
 8005c42:	3601      	adds	r6, #1
 8005c44:	e7ee      	b.n	8005c24 <__libc_init_array+0xc>
 8005c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c4a:	4798      	blx	r3
 8005c4c:	3601      	adds	r6, #1
 8005c4e:	e7f2      	b.n	8005c36 <__libc_init_array+0x1e>
 8005c50:	08006078 	.word	0x08006078
 8005c54:	08006078 	.word	0x08006078
 8005c58:	08006078 	.word	0x08006078
 8005c5c:	08006080 	.word	0x08006080

08005c60 <_init>:
 8005c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c62:	bf00      	nop
 8005c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c66:	bc08      	pop	{r3}
 8005c68:	469e      	mov	lr, r3
 8005c6a:	4770      	bx	lr

08005c6c <_fini>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	bf00      	nop
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr
