
*** Running vivado
    with args -log MLP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MLP.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MLP.tcl -notrace
Command: link_design -top MLP -part xc7z010clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2326.020 ; gain = 0.000 ; free physical = 7564 ; free virtual = 42997
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.020 ; gain = 0.000 ; free physical = 7483 ; free virtual = 42916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2373.949 ; gain = 47.930 ; free physical = 7463 ; free virtual = 42896

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ff8c3365

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2440.730 ; gain = 66.781 ; free physical = 7108 ; free virtual = 42542

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff8c3365

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15658b37c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15577fd70

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15577fd70

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15577fd70

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15577fd70

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373
Ending Logic Optimization Task | Checksum: 186ee771e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2609.699 ; gain = 0.000 ; free physical = 6940 ; free virtual = 42373

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 186ee771e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6923 ; free virtual = 42356
Ending Power Optimization Task | Checksum: 186ee771e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2856.605 ; gain = 246.906 ; free physical = 6931 ; free virtual = 42364

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 186ee771e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6931 ; free virtual = 42364

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6931 ; free virtual = 42364
Ending Netlist Obfuscation Task | Checksum: 186ee771e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6931 ; free virtual = 42364
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.605 ; gain = 530.586 ; free physical = 6931 ; free virtual = 42364
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLP_drc_opted.rpt -pb MLP_drc_opted.pb -rpx MLP_drc_opted.rpx
Command: report_drc -file MLP_drc_opted.rpt -pb MLP_drc_opted.pb -rpx MLP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/es/xilinx/Vivado/2020.2/data/ip'.
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6838 ; free virtual = 42273
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fbf3bfe3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6838 ; free virtual = 42273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6838 ; free virtual = 42273

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a891a9a2

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12dafc65e

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42306

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12dafc65e

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42306
Phase 1 Placer Initialization | Checksum: 12dafc65e

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42306

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12dafc65e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42306

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12dafc65e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6871 ; free virtual = 42306

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 242b0986d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298
Phase 2 Global Placement | Checksum: 242b0986d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 242b0986d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2639da3b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dfcb9e8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dfcb9e8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6862 ; free virtual = 42298

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297
Phase 3 Detail Placement | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297
Phase 4.3 Placer Reporting | Checksum: 1a7157a77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145e1ad4c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297
Ending Placer Task | Checksum: cdf15775

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6861 ; free virtual = 42297
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6853 ; free virtual = 42297
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MLP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6848 ; free virtual = 42287
INFO: [runtcl-4] Executing : report_utilization -file MLP_utilization_placed.rpt -pb MLP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MLP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6842 ; free virtual = 42281
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6810 ; free virtual = 42257
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 86937afe ConstDB: 0 ShapeSum: 475ddc77 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "start_mlp" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_mlp". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset_mlp" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_mlp". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 6d9be818

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6750 ; free virtual = 42191
Post Restoration Checksum: NetGraph: f770aa4 NumContArr: 5e24dd74 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6d9be818

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6734 ; free virtual = 42175

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6d9be818

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6734 ; free virtual = 42176
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 16ac654c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6726 ; free virtual = 42168

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16ac654c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6725 ; free virtual = 42167
Phase 3 Initial Routing | Checksum: d44fb701

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6723 ; free virtual = 42164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166
Phase 4 Rip-up And Reroute | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166
Phase 6 Post Hold Fix | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01633 %
  Global Horizontal Routing Utilization  = 2.83318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6724 ; free virtual = 42166

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140a5764a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6721 ; free virtual = 42163

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7301a6a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6721 ; free virtual = 42163
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6740 ; free virtual = 42182

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6740 ; free virtual = 42182
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2856.605 ; gain = 0.000 ; free physical = 6729 ; free virtual = 42180
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MLP_drc_routed.rpt -pb MLP_drc_routed.pb -rpx MLP_drc_routed.rpx
Command: report_drc -file MLP_drc_routed.rpt -pb MLP_drc_routed.pb -rpx MLP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MLP_methodology_drc_routed.rpt -pb MLP_methodology_drc_routed.pb -rpx MLP_methodology_drc_routed.rpx
Command: report_methodology -file MLP_methodology_drc_routed.rpt -pb MLP_methodology_drc_routed.pb -rpx MLP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/student/Desktop/PSDS_FINALNA/mina_opacic_2/mina_opacic_2.runs/impl_1/MLP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MLP_power_routed.rpt -pb MLP_power_summary_routed.pb -rpx MLP_power_routed.rpx
Command: report_power -file MLP_power_routed.rpt -pb MLP_power_summary_routed.pb -rpx MLP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MLP_route_status.rpt -pb MLP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MLP_timing_summary_routed.rpt -pb MLP_timing_summary_routed.pb -rpx MLP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MLP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MLP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MLP_bus_skew_routed.rpt -pb MLP_bus_skew_routed.pb -rpx MLP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 11:32:13 2023...
