User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteLatency/RRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 8
 - Row Activation   : 1 / 32
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 720.786um x 655.579um = 472532.415um^2
 |--- Mat Area      = 22.525um x 81.947um = 1845.830um^2   (3.437%)
 |--- Subarray Area = 11.262um x 39.094um = 440.288um^2   (3.602%)
 - Area Efficiency = 3.437%
Timing:
 -  Read Latency = 2.144ns
 |--- H-Tree Latency = 252.546ps
 |--- Mat Latency    = 1.892ns
    |--- Predecoder Latency = 122.020ps
    |--- Subarray Latency   = 1.770ns
       |--- Row Decoder Latency = 157.818ps
       |--- Bitline Latency     = 0.140ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 95.185ps
 - Write Latency = 20.475ns
 |--- H-Tree Latency = 126.273ps
 |--- Mat Latency    = 20.348ns
    |--- Predecoder Latency = 122.020ps
    |--- Subarray Latency   = 20.226ns
       |--- Row Decoder Latency = 157.818ps
       |--- Charge Latency      = 29.560ps
 - Read Bandwidth  = 9.373GB/s
 - Write Bandwidth = 791.049MB/s
Power:
 -  Read Dynamic Energy = 52.466pJ
 |--- H-Tree Dynamic Energy = 25.845pJ
 |--- Mat Dynamic Energy    = 3.328pJ per mat
    |--- Predecoder Dynamic Energy = 0.028pJ
    |--- Subarray Dynamic Energy   = 0.825pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.094pJ
       |--- Bitline & Cell Read Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.006pJ
       |--- Precharge Dynamic Energy   = 0.095pJ
 - Write Dynamic Energy = 109.041pJ
 |--- H-Tree Dynamic Energy = 25.845pJ
 |--- Mat Dynamic Energy    = 10.400pJ per mat
    |--- Predecoder Dynamic Energy = 0.028pJ
    |--- Subarray Dynamic Energy   = 2.593pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.094pJ
       |--- Mux Dynamic Energy         = 0.006pJ
 - Leakage Power = 668.983uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.613uW per mat

Finished!
