Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/ --output-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/ --report-file=bsf:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Loading nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/ --output-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.html --report-file=sopcinfo:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.sopcinfo --report-file=cmp:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.cmp --report-file=qip:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.qip --report-file=svd --report-file=regmap:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.regmap --report-file=debuginfo:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys --language=VERILOG
Progress: Loading nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 "qsys_nios2_ddr3" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 17 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 14 connections
Info: merlin_translator_transform: After transform: 12 modules, 32 connections
Info: merlin_domain_transform: After transform: 23 modules, 88 connections
Info: merlin_router_transform: After transform: 29 modules, 106 connections
Info: merlin_traffic_limiter_transform: After transform: 31 modules, 114 connections
Info: merlin_network_to_switch_transform: After transform: 42 modules, 138 connections
Info: limiter_update_transform: After transform: 42 modules, 140 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 44 modules, 182 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 19 connections
Info: merlin_mm_transform: After transform: 7 modules, 19 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 22 connections
Info: reset_adaptation_transform: After transform: 11 modules, 31 connections
Info: nios2_qsys_0: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/eperlcmd -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0 --dir=/tmp/alt6449_9183278659891219555.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6449_9183278659891219555.dir/0001_nios2_qsys_0_gen//qsys_nios2_ddr3_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.01.14 15:41:11 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.01.14 15:41:11 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.01.14 15:41:14 (*)   Couldn't query license setup in Quartus directory /home/tyler/altera/13.1/quartus
Info: nios2_qsys_0: # 2015.01.14 15:41:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.01.14 15:41:15 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.01.14 15:41:15 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.01.14 15:41:17 (*)   Couldn't query license setup in Quartus directory /home/tyler/altera/13.1/quartus
Info: nios2_qsys_0: # 2015.01.14 15:41:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)     Testbench
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)     Instruction decoding
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)       Instruction fields
Info: nios2_qsys_0: # 2015.01.14 15:41:18 (*)       Instruction decodes
Info: nios2_qsys_0: # 2015.01.14 15:41:19 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2015.01.14 15:41:19 (*)       Instruction controls
Info: nios2_qsys_0: # 2015.01.14 15:41:19 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.01.14 15:41:19 (*)     Pipeline backend
Info: nios2_qsys_0: # 2015.01.14 15:41:21 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.01.14 15:41:25 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.01.14 15:41:26 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0'
Info: nios2_qsys_0: "qsys_nios2_ddr3" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/perl/bin/perl -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt6449_9183278659891219555.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6449_9183278659891219555.dir/0002_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0: "qsys_nios2_ddr3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "qsys_nios2_ddr3" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: pll_0: "qsys_nios2_ddr3" instantiated altera_pll "pll_0"
Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/perl/bin/perl -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt6449_9183278659891219555.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6449_9183278659891219555.dir/0005_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0: "qsys_nios2_ddr3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pipeline_bridge_swap_transform: After transform: 38 modules, 127 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 38 modules, 127 connections
Info: mm_interconnect_0: "qsys_nios2_ddr3" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "qsys_nios2_ddr3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys_nios2_ddr3" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: qsys_nios2_ddr3: Done "qsys_nios2_ddr3" with 27 modules, 49 files, 1736391 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
