 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : posit_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
Version: V-2023.12-SP5-3
Date   : Wed Aug 20 14:07:27 2025
****************************************


  Startpoint: u_decode_d/vld_i_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/vld_iz_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/vld_i_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_d/vld_iz_reg/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.11 f    0.90
  data arrival time                                                    0.11      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.11      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.14      


  Startpoint: u_decode_w/vld_i_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/vld_iz_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/vld_i_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/vld_iz_reg/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.11 f    0.90
  data arrival time                                                    0.11      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.11      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.14      


  Startpoint: u_decode_d/in_sign_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_sign_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_d/in_sign_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_sign_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_d/in_sign_reg/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                                      0.11      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  u_decode_d/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.11      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.14      


  Startpoint: vld_d_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: u_decode_w/in_sign_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_sign_o_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                    Incr       Path      Voltage
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.00       0.00      
  u_decode_w/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_w/in_sign_reg/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  u_decode_w/in_sign_o_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 f    0.90
  data arrival time                                                   0.11      

  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.20       0.20      
  u_decode_w/in_sign_o_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                        0.05       0.25      
  data required time                                                  0.25      
  -------------------------------------------------------------------------------------
  data required time                                                  0.25      
  data arrival time                                                  -0.11      
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.14      


  Startpoint: vld_d_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: vld_d_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_d_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                         0.11      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_d_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.11      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.14      


  Startpoint: vld_d_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  vld_d_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.11 f    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.14      


  Startpoint: u_decode_w/in_sign_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_sign_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/in_sign_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_sign_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/in_sign_reg/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                                      0.11      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  u_decode_w/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.11      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.14      


  Startpoint: u_decode_w/in_mag_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/in_mag_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                                        0.11      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.11      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.14      


  Startpoint: u_decode_w/in_mag_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/in_mag_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.11 f    0.90
  data arrival time                                                        0.11      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.11      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: vld_d_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: u_decode_d/in_sign_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_sign_o_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                    Incr       Path      Voltage
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.00       0.00      
  u_decode_d/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_d/in_sign_reg/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  u_decode_d/in_sign_o_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.12 f    0.90
  data arrival time                                                   0.12      

  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.20       0.20      
  u_decode_d/in_sign_o_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                        0.05       0.25      
  data required time                                                  0.25      
  -------------------------------------------------------------------------------------
  data required time                                                  0.25      
  data arrival time                                                  -0.12      
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: vld_d_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_d_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_d_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: vld_d_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_d_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_d_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: vld_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: u_decode_w/in_mag_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/in_mag_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: vld_d_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_d_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  vld_d_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.13      


  Startpoint: u_decode_d/in_mag_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_o_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_d/in_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  u_decode_d/in_mag_o_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.12 f    0.90
  data arrival time                                                     0.12      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_d/in_mag_o_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.05       0.25      
  data required time                                                    0.25      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.25      
  data arrival time                                                    -0.12      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.13      


  Startpoint: u_decode_w/in_mag_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_o_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_w/in_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.12       0.12 f    0.90
  u_decode_w/in_mag_o_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.12 f    0.90
  data arrival time                                                     0.12      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_w/in_mag_o_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.05       0.25      
  data required time                                                    0.25      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.25      
  data arrival time                                                    -0.12      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.13      


  Startpoint: u_decode_w/in_mag_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/in_mag_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_d_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_d_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.12 f    0.90
  data arrival time                                        0.12      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  vld_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.12      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.13      


  Startpoint: u_decode_w/in_mag_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/in_mag_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_mag_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/in_mag_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_w/in_mag_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/in_mag_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.12 f    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.13      


  Startpoint: u_decode_d/in_sign_o_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_m_reg (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_sign_o_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_sign_o_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U3170/Z (C8T28SOI_LR_AOI12X3_P0)                          0.02 *     0.13 f    0.90
  sign_m_reg/D (C8T28SOI_LR_DFPRQX4_P0)                     0.00 *     0.13 f    0.90
  data arrival time                                                    0.13      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  sign_m_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                    0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.13      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.12      


  Startpoint: regi_p_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_neg_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 r    0.90
  U2864/Z (C8T28SOI_LR_OAI12X3_P0)                 0.02 *     0.13 f    0.90
  shift_neg_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.13 f    0.90
  data arrival time                                           0.13      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_neg_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.13      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.12      


  Startpoint: u_decode_d/in_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1307/Z (C8T28SOI_LR_AND2X5_P0)                           0.03 *     0.14 f    0.90
  sf_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)                    0.00 *     0.14 f    0.90
  data arrival time                                                    0.14      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  sf_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)                   0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.14      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.12      


  Startpoint: mts_tmp_reg_97_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_97_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1824/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: mts_tmp_reg_99_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_99_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1829/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: u_decode_w/in_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1305/Z (C8T28SOI_LR_AND2X5_P0)                           0.03 *     0.14 f    0.90
  sf_w_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)                    0.00 *     0.14 f    0.90
  data arrival time                                                    0.14      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  sf_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                   0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.14      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.11      


  Startpoint: mts_tmp_reg_98_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_98_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1825/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: u_decode_w/in_mag_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_mag_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  u_decode_w/in_mag_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.13 f    0.90
  data arrival time                                                        0.13      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.04       0.24      
  data required time                                                       0.24      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.24      
  data arrival time                                                       -0.13      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.11      


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U3165/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.14 f    0.90
  counter_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: exp_p_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  exp_p_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  exp_p_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1616/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.14 f    0.90
  tmp_neg_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: mts_tmp_reg_95_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_95_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1832/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: u_decode_d/in_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1310/Z (C8T28SOI_LR_AND2X5_P0)                           0.03 *     0.14 f    0.90
  sf_d_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)                    0.00 *     0.14 f    0.90
  data arrival time                                                    0.14      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  sf_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                   0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.14      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.11      


  Startpoint: u_decode_w/in_sign_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/out_type_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_w/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  u_decode_w/in_sign_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.11       0.11 f    0.90
  u_decode_w/U29/Z (C8T28SOI_LR_NOR2AX4_P0)                  0.03 *     0.14 f    0.90
  u_decode_w/out_type_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                                     0.14      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_w/out_type_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.05       0.25      
  data required time                                                    0.25      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.25      
  data arrival time                                                    -0.14      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.11      


  Startpoint: mts_tmp_reg_100_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_tmp_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_100_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1827/Z (C8T28SOI_LR_AND2X5_P0)                   0.03 *     0.14 f    0.90
  mts_q_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.14 f    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_q_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.11      


  Startpoint: mts_tmp_reg_96_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_96_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1823/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: mts_tmp_reg_94_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_tmp_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_94_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1826/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.14 f    0.90
  mts_q_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.14 f    0.90
  data arrival time                                           0.14      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_q_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.14      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: mts_tmp_reg_101_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_q_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  mts_tmp_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_tmp_reg_101_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1833/Z (C8T28SOI_LR_AND2X5_P0)                   0.03 *     0.14 f    0.90
  mts_q_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.14 f    0.90
  data arrival time                                            0.14      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  mts_q_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.14      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.11      


  Startpoint: exp_sf_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_p_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  exp_sf_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_sf_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1855/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.14 f    0.90
  exp_p_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.14 f    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_p_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.11      


  Startpoint: exp_p_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  exp_p_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  exp_p_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1614/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.14 f    0.90
  tmp_neg_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                          0.14      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.14      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: u_decode_d/in_mag_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_mag_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  u_decode_d/in_mag_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.13 f    0.90
  data arrival time                                                        0.13      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.04       0.24      
  data required time                                                       0.24      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.24      
  data arrival time                                                       -0.13      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.11      


  Startpoint: exp_sf_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_p_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  exp_sf_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  exp_sf_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1856/Z (C8T28SOI_LR_AND2X5_P0)                0.04 *     0.14 f    0.90
  exp_p_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.14 f    0.90
  data arrival time                                         0.14      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  exp_p_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.14      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.11      


  Startpoint: u_decode_w/in_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1301/Z (C8T28SOI_LR_AND2X5_P0)                           0.03 *     0.14 f    0.90
  sf_w_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)                    0.00 *     0.14 f    0.90
  data arrival time                                                    0.14      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  sf_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)                   0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.14      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.11      


  Startpoint: sf_q_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_sf_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  sf_q_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  sf_q_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  U1835/Z (C8T28SOI_LR_AND2X5_P0)               0.04 *     0.14 f    0.90
  exp_sf_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 f    0.90
  data arrival time                                        0.14      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_sf_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.14      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.11      


  Startpoint: mts_q_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_q_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  mts_q_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  U1615/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.15 f    0.90
  tmp_neg_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                         0.15      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  tmp_neg_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.15      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.11      


  Startpoint: mts_q_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_q_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  mts_q_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1618/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.15 f    0.90
  tmp_neg_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.11      


  Startpoint: acc_reg_100_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_100_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2721/Z (C8T28SOI_LR_NOR3BCX4_P0)                0.01 *     0.15 f    0.90
  acc_mag_reg_101_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                           0.15      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.15      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.11      


  Startpoint: mts_q_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_q_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  mts_q_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  U1622/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.15 f    0.90
  tmp_neg_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                         0.15      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  tmp_neg_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.15      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.11      


  Startpoint: regi_sf_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_p_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  regi_sf_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  regi_sf_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1828/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  regi_p_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  regi_p_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: regi_sf_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_p_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  regi_sf_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  regi_sf_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1831/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  regi_p_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  regi_p_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: mts_q_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_q_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  mts_q_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1619/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  tmp_neg_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: regi_sf_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_p_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  regi_sf_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  regi_sf_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1830/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  regi_p_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  regi_p_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: mts_q_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_q_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  mts_q_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  U1620/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.15 f    0.90
  tmp_neg_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                         0.15      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.15      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.10      


  Startpoint: u_decode_d/in_sign_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/out_type_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_d/in_sign_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  u_decode_d/in_sign_reg/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  u_decode_d/U29/Z (C8T28SOI_LR_NOR2AX4_P0)                  0.03 *     0.15 f    0.90
  u_decode_d/out_type_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                                     0.15      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_d/out_type_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.05       0.25      
  data required time                                                    0.25      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.25      
  data arrival time                                                    -0.15      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.10      


  Startpoint: sf_q_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: exp_sf_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  sf_q_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  sf_q_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 f    0.90
  U1834/Z (C8T28SOI_LR_AND2X5_P0)               0.04 *     0.15 f    0.90
  exp_sf_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                        0.15      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  exp_sf_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.15      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.10      


  Startpoint: mts_q_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_q_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  mts_q_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1621/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  tmp_neg_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_42_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_42_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_42_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3104/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_42_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_42_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: mts_q_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_q_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  mts_q_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1617/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.15 f    0.90
  tmp_neg_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: regi_p_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_neg_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 r    0.90
  U1674/Z (C8T28SOI_LR_NOR2X4_P0)                  0.02 *     0.15 f    0.90
  shift_neg_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                           0.15      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_neg_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.15      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.10      


  Startpoint: acc_reg_100_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_100_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_100_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3016/Z (C8T28SOI_LR_AOI12X3_P0)                 0.02 *     0.15 f    0.90
  acc_mag_reg_100_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                           0.15      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.15      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.10      


  Startpoint: acc_reg_96_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_96_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3022/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_96_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_44_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_44_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_44_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3101/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_44_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_44_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: u_decode_d/in_lzd_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/zc_o_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_lzd_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_lzd_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  u_decode_d/U50/Z (C8T28SOI_LR_CBI4I6X3_P0)                0.03 *     0.14 f    0.90
  u_decode_d/zc_o_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.15 f    0.90
  data arrival time                                                    0.15      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/zc_o_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.15      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.10      


  Startpoint: u_decode_w/in_lzd_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/zc_o_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_lzd_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_lzd_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  u_decode_w/U50/Z (C8T28SOI_LR_CBI4I6X3_P0)                0.03 *     0.15 f    0.90
  u_decode_w/zc_o_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.15 f    0.90
  data arrival time                                                    0.15      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/zc_o_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.15      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.10      


  Startpoint: acc_reg_46_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_46_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_46_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3098/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_46_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_46_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_98_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_98_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3019/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_90_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_90_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_90_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_90_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3031/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_90_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_90_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_92_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_92_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3028/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.15 f    0.90
  acc_mag_reg_92_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                          0.15      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.15      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: u_decode_w/vld_iz_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/clk_gate_out_vld_reg_0/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                                     Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                     0.00       0.00      
  clock network delay (ideal)                                               0.00       0.00      
  u_decode_w/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                         0.00       0.00 r    0.90
  u_decode_w/vld_iz_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                          0.11       0.11 r    0.90
  u_decode_w/clk_gate_out_vld_reg_0/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.11 r    0.90
  data arrival time                                                                    0.11      

  clock CLK (rise edge)                                                     0.00       0.00      
  clock network delay (ideal)                                               0.20       0.20      
  u_decode_w/clk_gate_out_vld_reg_0/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                                    0.00       0.20      
  data required time                                                                   0.20      
  ------------------------------------------------------------------------------------------------------
  data required time                                                                   0.20      
  data arrival time                                                                   -0.11      
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.10      


  Startpoint: acc_reg_94_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_94_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3025/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_94_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_66_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_66_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_66_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3068/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_66_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_66_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: regi_p_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_pos_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U1677/Z (C8T28SOI_LR_AND2X5_P0)                  0.04 *     0.15 f    0.90
  shift_pos_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 f    0.90
  data arrival time                                           0.15      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_pos_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.15      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.10      


  Startpoint: acc_reg_40_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_40_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_40_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3107/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_40_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_40_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_86_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_86_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_86_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3037/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_86_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_56_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_56_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_56_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3083/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_56_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_56_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_68_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_68_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3065/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_68_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: u_decode_d/in_mag_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/out_type_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_d/in_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.10       0.10 r    0.90
  u_decode_d/U27/Z (C8T28SOI_LR_NOR3X3_P0)                   0.01 *     0.12 f    0.90
  u_decode_d/U28/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.14 r    0.90
  u_decode_d/out_type_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.14 r    0.90
  data arrival time                                                     0.14      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_d/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.03       0.23      
  data required time                                                    0.23      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.23      
  data arrival time                                                    -0.14      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.10      


  Startpoint: acc_reg_50_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_50_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_50_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3092/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_50_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_50_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_48_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_48_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_48_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3095/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_48_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_48_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: u_decode_d/vld_iz_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/clk_gate_out_vld_reg_0/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                                     Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                     0.00       0.00      
  clock network delay (ideal)                                               0.00       0.00      
  u_decode_d/vld_iz_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                         0.00       0.00 r    0.90
  u_decode_d/vld_iz_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                          0.11       0.11 r    0.90
  u_decode_d/clk_gate_out_vld_reg_0/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.11 r    0.90
  data arrival time                                                                    0.11      

  clock CLK (rise edge)                                                     0.00       0.00      
  clock network delay (ideal)                                               0.20       0.20      
  u_decode_d/clk_gate_out_vld_reg_0/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                                    0.00       0.20      
  data required time                                                                   0.20      
  ------------------------------------------------------------------------------------------------------
  data required time                                                                   0.20      
  data arrival time                                                                   -0.11      
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.10      


  Startpoint: acc_reg_64_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_64_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_64_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3071/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_64_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: acc_reg_54_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_54_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3086/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_54_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.10      


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1486/Z (C8T28SOI_LR_NAND3X3_P0)                0.03 *     0.14 r    0.90
  U3163/Z (C8T28SOI_LR_AOI12X3_P0)                0.01 *     0.16 f    0.90
  counter_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: acc_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3113/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: u_decode_d/in_mag_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_tmp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_d/U43/Z (C8T28SOI_LR_NAND3X3_P0)                 0.02 *     0.13 r    0.90
  u_decode_d/U45/Z (C8T28SOI_LR_OAI211X3_P0)                0.02 *     0.16 f    0.90
  u_decode_d/in_tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.16 f    0.90
  data arrival time                                                    0.16      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/in_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.16      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.09      


  Startpoint: acc_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3110/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: mts_fx_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U3168/Z (C8T28SOI_LR_AOI211X2_P0)              0.03 *     0.16 f    0.90
  acc_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.16 f    0.90
  data arrival time                                         0.16      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.16      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.09      


  Startpoint: acc_reg_52_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_52_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3089/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_52_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: acc_reg_62_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_62_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_62_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3074/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_62_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: u_decode_w/in_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U3172/Z (C8T28SOI_LR_AOI22X2_P0)                          0.03 *     0.15 r    0.90
  U3173/Z (C8T28SOI_LR_NOR3X3_P0)                           0.01 *     0.16 f    0.90
  mts_m_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)                   0.00 *     0.16 f    0.90
  data arrival time                                                    0.16      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  mts_m_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.16      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.09      


  Startpoint: regi_p_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_neg_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1676/Z (C8T28SOI_LR_AO12CX4_P0)                 0.04 *     0.16 f    0.90
  shift_neg_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_neg_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_88_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_88_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_88_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3034/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_88_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_88_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: u_decode_w/in_mag_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_tmp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U43/Z (C8T28SOI_LR_NAND3X3_P0)                 0.02 *     0.14 r    0.90
  u_decode_w/U45/Z (C8T28SOI_LR_OAI211X3_P0)                0.02 *     0.16 f    0.90
  u_decode_w/in_tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.16 f    0.90
  data arrival time                                                    0.16      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/in_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.16      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.09      


  Startpoint: acc_reg_60_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_60_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3077/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_60_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: acc_reg_58_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_58_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3080/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_58_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: tmp_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1837/Z (C8T28SOI_LR_OA112X4_P0)                 0.05 *     0.16 f    0.90
  acc_o_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_76_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_76_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3053/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_76_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: tmp_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1846/Z (C8T28SOI_LR_OA112X4_P0)                 0.05 *     0.16 f    0.90
  acc_o_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_34_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3116/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: u_decode_w/in_mag_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/out_type_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  u_decode_w/in_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.11       0.11 r    0.90
  u_decode_w/U27/Z (C8T28SOI_LR_NOR3X3_P0)                   0.02 *     0.12 f    0.90
  u_decode_w/U28/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.15 r    0.90
  u_decode_w/out_type_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.15 r    0.90
  data arrival time                                                     0.15      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_w/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.03       0.23      
  data required time                                                    0.23      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.23      
  data arrival time                                                    -0.15      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.09      


  Startpoint: mts_fx_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U1483/Z (C8T28SOI_LR_OA112X4_P0)               0.05 *     0.16 f    0.90
  acc_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.16 f    0.90
  data arrival time                                         0.16      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.16      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.09      


  Startpoint: acc_reg_80_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_80_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_80_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3047/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_80_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: tmp_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1700/Z (C8T28SOI_LR_NAND2X4_P0)                 0.03 *     0.14 r    0.90
  U2843/Z (C8T28SOI_LR_AOI211X2_P0)                0.02 *     0.16 f    0.90
  acc_o_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3152/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: tmp_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1702/Z (C8T28SOI_LR_NAND2X4_P0)                 0.03 *     0.14 r    0.90
  U2842/Z (C8T28SOI_LR_AOI211X2_P0)                0.02 *     0.16 f    0.90
  acc_o_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_70_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_70_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_70_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_70_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3062/Z (C8T28SOI_LR_AOI12X3_P0)                0.02 *     0.16 f    0.90
  acc_mag_reg_70_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_70_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: counter_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_rdy_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U3174/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.03 *     0.15 r    0.90
  U3178/Z (C8T28SOI_LR_AOI211X2_P0)               0.02 *     0.16 f    0.90
  acc_rdy_reg/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1717/Z (C8T28SOI_LR_AND2X5_P0)                  0.04 *     0.16 f    0.90
  tmp_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.16 f    0.90
  data arrival time                                           0.16      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.16      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: tmp_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1836/Z (C8T28SOI_LR_OA112X4_P0)                 0.05 *     0.17 f    0.90
  acc_o_tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                           0.17      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.17      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.09      


  Startpoint: acc_reg_84_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_84_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_84_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3040/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_84_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: mts_m_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1314/Z (C8T28SOI_LR_NAND2X4_P0)              0.03 *     0.15 r    0.90
  U2841/Z (C8T28SOI_LR_CBI4I1X3_P0)             0.02 *     0.17 f    0.90
  mts_ms_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.09      


  Startpoint: acc_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_24_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3131/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.16 f    0.90
  acc_mag_reg_24_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09      


  Startpoint: vld_d_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_sf_bias_reg_0/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  vld_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                       0.00       0.00 r    0.90
  vld_d_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)                        0.12       0.12 r    0.90
  clk_gate_sf_bias_reg_0/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.12 r    0.90
  data arrival time                                                         0.12      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_sf_bias_reg_0/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                         0.00       0.20      
  data required time                                                        0.20      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.20      
  data arrival time                                                        -0.12      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.08      


  Startpoint: acc_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_32_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3119/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.16 f    0.90
  acc_mag_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 f    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_reg_74_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_74_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3056/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_74_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_d/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U63/Z (C8T28SOI_LR_OAI211X3_P0)                0.04 *     0.16 r    0.90
  u_decode_d/U64/Z (C8T28SOI_LR_AOI12X3_P0)                 0.01 *     0.17 f    0.90
  u_decode_d/in_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/in_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: acc_reg_72_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_72_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3059/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_72_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U17/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: acc_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_28_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3125/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_28_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U16/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: acc_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_26_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3128/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_26_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/U16/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_w/in_lzd_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: acc_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3137/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_d/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U54/Z (C8T28SOI_LR_NAND2X4_P0)                 0.03 *     0.15 r    0.90
  u_decode_d/U55/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.02 *     0.17 f    0.90
  u_decode_d/in_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/in_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: acc_reg_82_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_82_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3043/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_82_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U18/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_w/in_lzd_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: u_decode_w/in_mag_o_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/in_mag_o_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_o_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  u_decode_w/U33/Z (C8T28SOI_LRS_XNOR2X3_P0)                  0.02 *     0.14 f    0.90
  U1302/Z (C8T28SOI_LR_AND2X5_P0)                             0.03 *     0.17 f    0.90
  sf_w_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)                      0.00 *     0.17 f    0.90
  data arrival time                                                      0.17      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  sf_w_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.17      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.08      


  Startpoint: acc_reg_78_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_78_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U3050/Z (C8T28SOI_LR_AOI12X3_P0)                0.03 *     0.17 f    0.90
  acc_mag_reg_78_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: sign_m_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  sign_m_reg/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sign_m_reg/Q (C8T28SOI_LR_DFPRQX4_P0)         0.13       0.13 f    0.90
  U1437/Z (C8T28SOI_LR_NAND2X4_P0)              0.03 *     0.15 r    0.90
  U1438/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.02 *     0.17 f    0.90
  mts_ms_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                        0.17      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.17      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U19/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: vld_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_mts_fx_reg_0/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  vld_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                      0.00       0.00 r    0.90
  vld_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)                       0.12       0.12 r    0.90
  clk_gate_mts_fx_reg_0/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.12 r    0.90
  data arrival time                                                        0.12      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  clk_gate_mts_fx_reg_0/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                        0.00       0.20      
  data required time                                                       0.20      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.20      
  data arrival time                                                       -0.12      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: u_decode_d/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_tmp_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U54/Z (C8T28SOI_LR_NAND2X4_P0)                 0.03 *     0.15 r    0.90
  u_decode_d/U68/Z (C8T28SOI_LR_OAI12X3_P0)                 0.02 *     0.17 f    0.90
  u_decode_d/in_tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/in_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: u_decode_w/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_tmp_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U54/Z (C8T28SOI_LR_CNNAND2X8_P16)              0.04 *     0.16 r    0.90
  u_decode_w/U68/Z (C8T28SOI_LR_OAI12X3_P0)                 0.01 *     0.17 f    0.90
  u_decode_w/in_tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/in_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3158/Z (C8T28SOI_LR_AOI12X3_P0)               0.04 *     0.17 f    0.90
  acc_mag_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3161/Z (C8T28SOI_LR_AOI12X3_P0)               0.04 *     0.17 f    0.90
  acc_mag_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: tmp_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 f    0.90
  U1845/Z (C8T28SOI_LR_OA112X4_P0)                 0.06 *     0.17 f    0.90
  acc_o_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                           0.17      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.17      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U15/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U18/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: sf_w_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_w_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  intadd_1_U7/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  sf_bias_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U19/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_w/in_lzd_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1487/Z (C8T28SOI_LR_OA112X4_P0)                0.06 *     0.17 f    0.90
  counter_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: mts_q_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_neg_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_q_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  mts_q_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 r    0.90
  U1653/Z (C8T28SOI_LR_NOR3X3_P0)                 0.02 *     0.13 f    0.90
  U1654/Z (C8T28SOI_LR_NOR2X4_P0)                 0.03 *     0.16 r    0.90
  tmp_neg_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.16 r    0.90
  data arrival time                                          0.16      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.03       0.23      
  data required time                                         0.23      
  ----------------------------------------------------------------------------
  data required time                                         0.23      
  data arrival time                                         -0.16      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_22_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3134/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_22_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  u_decode_w/U15/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.06 *     0.17 f    0.90
  u_decode_w/in_lzd_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U17/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.05 *     0.17 f    0.90
  u_decode_w/in_lzd_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: acc_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3149/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3155/Z (C8T28SOI_LR_AOI12X3_P0)               0.04 *     0.17 f    0.90
  acc_mag_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: u_decode_w/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U63/Z (C8T28SOI_LR_OAI211X3_P0)                0.04 *     0.16 r    0.90
  u_decode_w/U64/Z (C8T28SOI_LR_AOI12X3_P0)                 0.01 *     0.17 f    0.90
  u_decode_w/in_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 f    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/in_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: sf_q_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_sf_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_q_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_q_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1688/Z (C8T28SOI_LR_CNNOR2AX9_P16)            0.05 *     0.17 f    0.90
  regi_sf_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                         0.17      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  regi_sf_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.17      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.08      


  Startpoint: u_decode_d/in_mag_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_lzd_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_d/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U14/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.06 *     0.17 f    0.90
  u_decode_d/in_lzd_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.17 f    0.90
  data arrival time                                                        0.17      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_d/in_lzd_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.17      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: acc_reg_30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_30_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3122/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: acc_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3146/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.08      


  Startpoint: u_decode_w/in_mag_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U54/Z (C8T28SOI_LR_CNNAND2X8_P16)              0.04 *     0.16 r    0.90
  u_decode_w/U55/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.02 *     0.18 f    0.90
  u_decode_w/in_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                                    0.18      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/in_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.18      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.08      


  Startpoint: u_decode_w/in_mag_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_lzd_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                         Incr       Path      Voltage
  ------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.00       0.00      
  u_decode_w/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U14/Z (C8T28SOI_LR_CNXOR2X9_P16)                   0.06 *     0.18 f    0.90
  u_decode_w/in_lzd_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.18 f    0.90
  data arrival time                                                        0.18      

  clock CLK (rise edge)                                         0.00       0.00      
  clock network delay (ideal)                                   0.20       0.20      
  u_decode_w/in_lzd_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                             0.05       0.25      
  data required time                                                       0.25      
  ------------------------------------------------------------------------------------------
  data required time                                                       0.25      
  data arrival time                                                       -0.18      
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                        -0.08      


  Startpoint: tmp_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_tmp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  tmp_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)           0.11       0.11 r    0.90
  U1705/Z (C8T28SOI_LR_CNXOR2X9_P16)               0.05 *     0.16 r    0.90
  U1706/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.01 *     0.18 f    0.90
  acc_o_tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_o_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.08      


  Startpoint: acc_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3143/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: u_decode_d/in_mag_o_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_d/in_mag_o_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_o_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  u_decode_d/U36/Z (C8T28SOI_LRS_XNOR2X3_P0)                  0.02 *     0.14 f    0.90
  U1309/Z (C8T28SOI_LR_AND2X5_P0)                             0.03 *     0.18 f    0.90
  sf_d_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)                      0.00 *     0.18 f    0.90
  data arrival time                                                      0.18      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  sf_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.18      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.07      


  Startpoint: regi_p_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_pos_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1673/Z (C8T28SOI_LR_CNNOR2AX9_P16)              0.06 *     0.18 f    0.90
  shift_pos_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_pos_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: sf_d_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_d_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  intadd_1_U6/S0 (C8T28SOI_LR_FA1X4_P0)          0.06 *     0.18 f    0.90
  sf_bias_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                         0.18      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.18      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.07      


  Startpoint: acc_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U3140/Z (C8T28SOI_LR_AOI12X3_P0)                0.04 *     0.17 f    0.90
  acc_mag_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.17 f    0.90
  data arrival time                                          0.17      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.17      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.07      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1754/Z (C8T28SOI_LR_NAND2X4_P0)                 0.04 *     0.16 r    0.90
  U1767/Z (C8T28SOI_LR_NAND2X4_P0)                 0.02 *     0.18 f    0.90
  tmp_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1754/Z (C8T28SOI_LR_NAND2X4_P0)                 0.04 *     0.16 r    0.90
  U1774/Z (C8T28SOI_LR_NAND2X4_P0)                 0.02 *     0.18 f    0.90
  tmp_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: mts_m_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1293/Z (C8T28SOI_LR_CNNOR2AX9_P16)           0.06 *     0.18 f    0.90
  mts_ms_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: sf_q_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sign_sf_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  sf_q_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_q_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1687/Z (C8T28SOI_LR_CNNOR2AX9_P16)          0.06 *     0.18 f    0.90
  sign_sf_reg/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                       0.18      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sign_sf_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.18      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.07      


  Startpoint: shift_pos_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  shift_pos_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  shift_pos_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U1723/Z (C8T28SOI_LR_CNIVX4_P16)                  0.02 *     0.13 f    0.90
  U1753/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.16 r    0.90
  U1758/Z (C8T28SOI_LR_OAI211X3_P0)                 0.02 *     0.18 f    0.90
  tmp_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)            0.00 *     0.18 f    0.90
  data arrival time                                            0.18      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  tmp_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)           0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.18      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.07      


  Startpoint: mts_m_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U1317/Z (C8T28SOI_LR_AOI22X2_P0)              0.03 *     0.14 f    0.90
  U1321/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.04 *     0.18 f    0.90
  mts_ms_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: regi_p_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_pos_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  regi_p_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  regi_p_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1610/Z (C8T28SOI_LR_CNIVX4_P16)                 0.05 *     0.16 r    0.90
  U1611/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.02 *     0.18 f    0.90
  shift_pos_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  shift_pos_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1607/Z (C8T28SOI_LR_CNNOR2AX9_P16)            0.06 *     0.18 f    0.90
  acc_mag_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                         0.18      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.18      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.07      


  Startpoint: mts_m_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U1356/Z (C8T28SOI_LR_AOI22X2_P0)              0.03 *     0.14 f    0.90
  U1359/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05 *     0.18 f    0.90
  mts_ms_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.07      


  Startpoint: u_decode_w/in_lzd_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/zc_o_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_lzd_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_lzd_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  u_decode_w/U49/Z (C8T28SOI_LR_OAI12X3_P0)                 0.05 *     0.18 f    0.90
  u_decode_w/zc_o_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.18 f    0.90
  data arrival time                                                    0.18      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/zc_o_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.04       0.24      
  data required time                                                   0.24      
  --------------------------------------------------------------------------------------
  data required time                                                   0.24      
  data arrival time                                                   -0.18      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.07      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1754/Z (C8T28SOI_LR_NAND2X4_P0)                 0.04 *     0.16 r    0.90
  U1820/Z (C8T28SOI_LR_OAI211X3_P0)                0.03 *     0.18 f    0.90
  tmp_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.18 f    0.90
  data arrival time                                           0.18      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.18      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: sf_w_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_w_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_w_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1662/Z (C8T28SOI_LR_CNNAND2X8_P16)            0.05 *     0.17 r    0.90
  U1663/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.19 f    0.90
  sf_bias_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                         0.19      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.19      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_ms_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_ms_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_ms_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1360/Z (C8T28SOI_LR_NAND2X4_P0)               0.05 *     0.17 r    0.90
  U2781/Z (C8T28SOI_LR_NOR3X3_P0)                0.02 *     0.19 f    0.90
  mts_fx_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                         0.19      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fx_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.19      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_m_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 f    0.90
  U2835/Z (C8T28SOI_LR_NOR2X4_P0)               0.04 *     0.15 r    0.90
  U2837/Z (C8T28SOI_LR_OAI12X3_P0)              0.03 *     0.18 f    0.90
  mts_ms_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.18 f    0.90
  data arrival time                                        0.18      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.18      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.06      


  Startpoint: acc_o_tmp_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U2849/Z (C8T28SOI_LRS_XNOR2X3_P0)                 0.04 *     0.16 r    0.90
  U2850/Z (C8T28SOI_LR_OAI12X3_P0)                  0.03 *     0.18 f    0.90
  acc_o_fin_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.18 f    0.90
  data arrival time                                            0.18      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.18      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.06      


  Startpoint: u_decode_w/out_type_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/out_type_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1298/Z (C8T28SOI_LR_CNNAND2X8_P16)                         0.06 *     0.17 r    0.90
  U1685/Z (C8T28SOI_LR_NOR2X4_P0)                             0.02 *     0.19 f    0.90
  mts_m_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)                     0.00 *     0.19 f    0.90
  data arrival time                                                      0.19      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  mts_m_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)                    0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.19      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.06      


  Startpoint: u_decode_w/out_type_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/out_type_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1298/Z (C8T28SOI_LR_CNNAND2X8_P16)                         0.06 *     0.17 r    0.90
  U1520/Z (C8T28SOI_LR_NOR2X4_P0)                             0.02 *     0.19 f    0.90
  mts_m_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)                     0.00 *     0.19 f    0.90
  data arrival time                                                      0.19      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  mts_m_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                    0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.19      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.06      


  Startpoint: u_decode_w/in_mag_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/in_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_mag_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  u_decode_w/U57/Z (C8T28SOI_LR_OAI22X3_P0)                 0.03 *     0.14 f    0.90
  u_decode_w/U58/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.03 *     0.17 r    0.90
  u_decode_w/in_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 r    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/in_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.03       0.23      
  data required time                                                   0.23      
  --------------------------------------------------------------------------------------
  data required time                                                   0.23      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.06      


  Startpoint: sf_w_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_w_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_w_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1662/Z (C8T28SOI_LR_CNNAND2X8_P16)            0.05 *     0.17 r    0.90
  U1664/Z (C8T28SOI_LRS_XNOR2X3_P0)              0.02 *     0.19 f    0.90
  sf_bias_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                         0.19      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.19      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_101_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_fx_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_101_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U2768/Z (C8T28SOI_LR_CNXOR2X9_P16)               0.07 *     0.18 r    0.90
  U2769/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.01 *     0.19 f    0.90
  acc_reg_101_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                           0.19      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.19      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.06      


  Startpoint: counter_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  counter_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1484/Z (C8T28SOI_LR_CNIVX4_P16)                0.05 *     0.17 r    0.90
  U3164/Z (C8T28SOI_LR_AOI211X2_P0)               0.02 *     0.19 f    0.90
  counter_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  counter_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: u_decode_d/in_mag_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/in_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_mag_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  u_decode_d/U57/Z (C8T28SOI_LR_OAI22X3_P0)                 0.03 *     0.14 f    0.90
  u_decode_d/U58/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.03 *     0.17 r    0.90
  u_decode_d/in_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.17 r    0.90
  data arrival time                                                    0.17      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/in_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                         0.03       0.23      
  data required time                                                   0.23      
  --------------------------------------------------------------------------------------
  data required time                                                   0.23      
  data arrival time                                                   -0.17      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.06      


  Startpoint: mts_fx_reg_37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_37_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U65/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2596/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_41_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_41_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_41_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U61/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2616/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_41_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_41_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_57_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U45/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2698/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_57_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_47_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_47_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_47_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U55/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2647/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_47_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_47_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U81/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2014/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: acc_o_tmp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1871/Z (C8T28SOI_LR_AO12X5_P0)                   0.07 *     0.19 f    0.90
  acc_o_fin_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                            0.19      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.19      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.06      


  Startpoint: u_decode_w/out_type_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/out_type_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1298/Z (C8T28SOI_LR_CNNAND2X8_P16)                         0.06 *     0.17 r    0.90
  U1596/Z (C8T28SOI_LR_CNNOR2X8_P16)                          0.02 *     0.19 f    0.90
  mts_m_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)                     0.00 *     0.19 f    0.90
  data arrival time                                                      0.19      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  mts_m_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                    0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.19      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.06      


  Startpoint: mts_fx_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_26_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U76/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2153/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_26_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1717/Z (C8T28SOI_LR_AND2X5_P0)                  0.04 *     0.16 f    0.90
  U1725/Z (C8T28SOI_LR_AO12CX4_P0)                 0.02 *     0.18 r    0.90
  U1726/Z (C8T28SOI_LR_AO12CX4_P0)                 0.01 *     0.19 f    0.90
  tmp_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.19 f    0.90
  data arrival time                                           0.19      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.19      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.06      


  Startpoint: u_decode_w/out_vld_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_sign_m_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/out_vld_reg/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.00 r    0.90
  u_decode_w/out_vld_reg/Q (C8T28SOI_LR_DFPRQX4_P0)           0.10       0.10 r    0.90
  U1323/Z (C8T28SOI_LR_OA112X4_P0)                            0.04 *     0.15 r    0.90
  clk_gate_sign_m_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.15 r    0.90
  data arrival time                                                      0.15      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  clk_gate_sign_m_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                      0.00       0.20      
  data required time                                                     0.20      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.20      
  data arrival time                                                     -0.15      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.06      


  Startpoint: mts_fx_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U97/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1581/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.19 f    0.90
  acc_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                         0.19      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.19      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: u_decode_w/out_type_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  u_decode_w/out_type_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/out_type_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1298/Z (C8T28SOI_LR_CNNAND2X8_P16)                         0.06 *     0.17 r    0.90
  U1299/Z (C8T28SOI_LR_CNNOR2X8_P16)                          0.02 *     0.19 f    0.90
  mts_m_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)                     0.00 *     0.19 f    0.90
  data arrival time                                                      0.19      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  mts_m_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)                    0.00       0.20 r    
  library hold time                                           0.05       0.25      
  data required time                                                     0.25      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.25      
  data arrival time                                                     -0.19      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.06      


  Startpoint: mts_fx_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_36_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U66/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2590/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_28_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U74/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2161/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_28_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_28_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: sf_bias_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 f    0.90
  U2799/Z (C8T28SOI_LR_CBI4I6X3_P0)               0.04 *     0.18 r    0.90
  U2800/Z (C8T28SOI_LR_CBI4I6X3_P0)               0.02 *     0.19 f    0.90
  mts_fx_reg_68_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_39_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U63/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2603/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_45_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_45_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_45_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U57/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2635/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.19 f    0.90
  acc_reg_45_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_45_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_35_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U67/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2584/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: sf_bias_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 f    0.90
  U2801/Z (C8T28SOI_LR_CBI4I6X3_P0)               0.04 *     0.18 r    0.90
  U2802/Z (C8T28SOI_LR_CBI4I6X3_P0)               0.02 *     0.19 f    0.90
  mts_fx_reg_69_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                          0.19      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.19      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: acc_o_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U2855/Z (C8T28SOI_LRS_XNOR2X3_P0)                 0.04 *     0.16 r    0.90
  U2856/Z (C8T28SOI_LR_OAI12X3_P0)                  0.03 *     0.19 f    0.90
  acc_o_fin_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.19 f    0.90
  data arrival time                                            0.19      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.19      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.06      


  Startpoint: mts_fx_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U96/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1672/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_31_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U71/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2361/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_42_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_42_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_42_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U60/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2622/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_42_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_42_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: tmp_neg_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1739/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.14 r    0.90
  U1740/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.16 f    0.90
  U1741/Z (C8T28SOI_LRA_AO22X5_P0)                0.04 *     0.20 f    0.90
  tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U87/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1983/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_34_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U68/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2578/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_40_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_40_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_40_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U62/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2609/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_40_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_40_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_43_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_43_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_43_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U59/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2628/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_43_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_43_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_49_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_49_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_49_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U53/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2659/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_49_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_49_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_24_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U78/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2140/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_24_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_24_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U93/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1821/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U79/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2134/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_23_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_17_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_17_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U85/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1995/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_14_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U88/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1976/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_32_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U70/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2571/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_99_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_99_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2763/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_99_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U89/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1970/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_20_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U82/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2008/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_46_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_46_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_46_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U56/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2641/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_46_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_46_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U100/S0 (C8T28SOI_LR_FA1X4_P0)        0.05 *     0.16 f    0.90
  U1449/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U83/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2002/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U99/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1448/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_98_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_98_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2762/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_22_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U80/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2020/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_22_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_22_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_38_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U64/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2602/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_30_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U72/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2173/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_33_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U69/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2577/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U90/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U1963/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U94/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1759/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_61_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_61_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_61_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U41/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2722/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_61_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U98/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1450/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: tmp_neg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1752/Z (C8T28SOI_LR_AOI22X2_P0)                 0.05 *     0.17 r    0.90
  U2867/Z (C8T28SOI_LR_OAI211AX3_P0)               0.03 *     0.20 f    0.90
  tmp_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.20 f    0.90
  data arrival time                                           0.20      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.20      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.06      


  Startpoint: mts_fx_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U86/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1989/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U91/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1872/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U92/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U1852/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_fx_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U95/S0 (C8T28SOI_LR_FA1X4_P0)         0.05 *     0.16 f    0.90
  U1710/Z (C8T28SOI_LR_AND2X5_P0)                0.03 *     0.20 f    0.90
  acc_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.06      


  Startpoint: mts_fx_reg_56_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_56_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_56_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U46/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2692/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_56_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_56_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.06      


  Startpoint: mts_fx_reg_54_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_54_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U48/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2684/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_54_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_bias_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 f    0.90
  U1533/Z (C8T28SOI_LR_NAND3X3_P0)                0.04 *     0.18 r    0.90
  U1534/Z (C8T28SOI_LR_OAI211X3_P0)               0.02 *     0.20 f    0.90
  mts_fx_reg_52_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_59_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_59_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U43/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2710/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_59_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_44_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_44_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_44_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U58/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2629/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_44_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_44_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_55_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_55_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_55_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U47/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2686/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_55_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_55_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_50_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_50_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_50_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U52/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2660/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_50_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_50_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_18_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U84/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U1996/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_q_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_sf_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_q_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_q_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 r    0.90
  U1708/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.18 r    0.90
  U1709/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.20 f    0.90
  regi_sf_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  regi_sf_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.05      


  Startpoint: mts_fx_reg_29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_29_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U73/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2167/Z (C8T28SOI_LR_AND2X5_P0)                 0.04 *     0.20 f    0.90
  acc_reg_29_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_51_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_51_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U51/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2666/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_51_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_25_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U77/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.16 f    0.90
  U2147/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_25_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_27_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U75/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2159/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_27_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_d_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_d_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.10       0.10 r    0.90
  U1671/Z (C8T28SOI_LR_CNIVX4_P16)               0.02 *     0.13 f    0.90
  intadd_1_U2/S0 (C8T28SOI_LR_FA1X4_P0)          0.07 *     0.19 f    0.90
  sf_bias_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.19 f    0.90
  data arrival time                                         0.19      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.04       0.24      
  data required time                                        0.24      
  ---------------------------------------------------------------------------
  data required time                                        0.24      
  data arrival time                                        -0.19      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.05      


  Startpoint: u_decode_d/in_lzd_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/zc_o_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_lzd_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_lzd_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  u_decode_d/U49/Z (C8T28SOI_LR_OAI12X3_P0)                 0.05 *     0.19 f    0.90
  u_decode_d/zc_o_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.19 f    0.90
  data arrival time                                                    0.19      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/zc_o_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.04       0.24      
  data required time                                                   0.24      
  --------------------------------------------------------------------------------------
  data required time                                                   0.24      
  data arrival time                                                   -0.19      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.05      


  Startpoint: mts_fx_reg_94_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_94_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2757/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_94_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_q_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_sf_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_q_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_q_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 r    0.90
  U1690/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.18 r    0.90
  U1691/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.20 f    0.90
  regi_sf_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.20 f    0.90
  data arrival time                                         0.20      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  regi_sf_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.20      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.05      


  Startpoint: mts_fx_reg_97_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_97_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2761/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_58_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_58_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U44/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2704/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_58_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_95_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_95_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2758/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_95_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_100_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_100_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  mts_fx_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_100_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)            0.05 *     0.17 f    0.90
  U2764/Z (C8T28SOI_LR_AND2X5_P0)                  0.03 *     0.20 f    0.90
  acc_reg_100_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                           0.20      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.20      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.05      


  Startpoint: mts_fx_reg_52_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_52_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U50/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2672/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_52_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_62_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_62_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_62_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U40/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2723/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_62_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_53_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_53_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U49/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2678/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_53_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_66_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_66_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_66_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U36/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2727/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_66_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_66_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_bias_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.14       0.14 f    0.90
  U1535/Z (C8T28SOI_LR_NAND3X3_P0)                0.04 *     0.18 r    0.90
  U1536/Z (C8T28SOI_LR_OAI211X3_P0)               0.02 *     0.20 f    0.90
  mts_fx_reg_53_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_60_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_60_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U42/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2711/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_60_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: tmp_neg_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1739/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.14 r    0.90
  U1740/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.16 f    0.90
  U1780/Z (C8T28SOI_LR_AOI22X2_P0)                0.02 *     0.18 r    0.90
  U1781/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.20 f    0.90
  tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_91_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_91_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_91_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_91_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U11/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2754/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_91_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_91_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_63_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_63_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U39/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2724/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_63_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_93_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_93_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2756/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_93_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_65_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_65_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_65_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U37/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2726/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_65_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_96_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_96_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)           0.05 *     0.17 f    0.90
  U2759/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_96_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_89_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_89_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_89_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_89_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U13/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2752/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_89_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_89_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_48_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_48_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_48_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U54/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2653/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.20 f    0.90
  acc_reg_48_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.20 f    0.90
  data arrival time                                          0.20      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_48_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.20      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: sf_q_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: regi_sf_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_q_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_q_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 r    0.90
  U1693/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.19 r    0.90
  U1694/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.01 *     0.21 f    0.90
  regi_sf_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                         0.21      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  regi_sf_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.21      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.05      


  Startpoint: mts_fx_reg_92_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_92_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2755/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_92_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_90_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_90_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_90_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_90_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U12/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2753/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_90_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_90_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: acc_reg_87_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_87_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U15/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2750/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_87_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: u_decode_w/zc_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_w/zc_o_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/zc_o_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U34/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04 *     0.15 r    0.90
  u_decode_w/U36/Z (C8T28SOI_LRS_XNOR2X3_P0)              0.02 *     0.17 f    0.90
  U1306/Z (C8T28SOI_LR_AND2X5_P0)                         0.03 *     0.21 f    0.90
  sf_w_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.21 f    0.90
  data arrival time                                                  0.21      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_w_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.21      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05      


  Startpoint: mts_fx_reg_67_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_67_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_67_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_67_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U35/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.17 f    0.90
  U2728/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_67_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_67_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: mts_fx_reg_68_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_68_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U34/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2729/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_68_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: u_decode_w/in_lzd_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_w/zc_o_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_w/in_lzd_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/in_lzd_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  u_decode_w/U38/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.03 *     0.15 f    0.90
  u_decode_w/U39/Z (C8T28SOI_LR_NAND2X4_P0)                 0.02 *     0.18 r    0.90
  u_decode_w/U40/Z (C8T28SOI_LR_CNIVX4_P16)                 0.02 *     0.20 f    0.90
  u_decode_w/zc_o_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.20 f    0.90
  data arrival time                                                    0.20      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_w/zc_o_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.20      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.05      


  Startpoint: acc_reg_85_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_85_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_85_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U17/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2748/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_85_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: acc_reg_84_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_84_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_84_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U18/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2747/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_84_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: acc_reg_88_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_88_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_88_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  intadd_0_U14/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2751/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_88_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_88_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.05      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_acc_o_tmp_reg_1/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                            Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                            0.00       0.00      
  clock network delay (ideal)                                      0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                             0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                              0.12       0.12 r    0.90
  U3179/Z (C8T28SOI_LR_CNNAND2AX9_P16)                             0.04 *     0.16 r    0.90
  clk_gate_acc_o_tmp_reg_1/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.16 r    0.90
  data arrival time                                                           0.16      

  clock CLK (rise edge)                                            0.00       0.00      
  clock network delay (ideal)                                      0.20       0.20      
  clk_gate_acc_o_tmp_reg_1/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                           0.01       0.21      
  data required time                                                          0.21      
  ---------------------------------------------------------------------------------------------
  data required time                                                          0.21      
  data arrival time                                                          -0.16      
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                           -0.05      


  Startpoint: mts_fx_reg_71_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_71_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_71_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_71_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U31/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2733/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_71_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_71_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.05      


  Startpoint: u_decode_d/zc_o_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_d/zc_o_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/zc_o_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U32/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.03 *     0.16 r    0.90
  u_decode_d/U34/Z (C8T28SOI_LRS_XNOR2X3_P0)              0.02 *     0.18 f    0.90
  U1303/Z (C8T28SOI_LR_AND2X5_P0)                         0.03 *     0.21 f    0.90
  sf_d_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.21 f    0.90
  data arrival time                                                  0.21      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.21      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: mts_fx_reg_64_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_64_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_64_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U38/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2725/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_64_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_86_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_86_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_86_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U16/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2749/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_86_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mts_fx_reg_69_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_69_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U33/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2731/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_69_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_82_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_82_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U20/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2744/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_82_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: tmp_neg_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1739/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.14 r    0.90
  U1750/Z (C8T28SOI_LR_AOI22X2_P0)                0.02 *     0.16 f    0.90
  U1751/Z (C8T28SOI_LRA_AO22X5_P0)                0.04 *     0.21 f    0.90
  tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: tmp_neg_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_16_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1762/Z (C8T28SOI_LR_NAND2X4_P0)                 0.02 *     0.14 r    0.90
  U1763/Z (C8T28SOI_LR_OAI22X3_P0)                 0.01 *     0.16 f    0.90
  U1789/Z (C8T28SOI_LR_AOI22X2_P0)                 0.03 *     0.19 r    0.90
  U1791/Z (C8T28SOI_LR_NAND2X4_P0)                 0.01 *     0.21 f    0.90
  tmp_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.21 f    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.04      


  Startpoint: acc_reg_83_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_83_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U19/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2746/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_83_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mts_fx_reg_70_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_70_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_70_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_70_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U32/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2732/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_70_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_70_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: tmp_neg_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1739/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.14 r    0.90
  U1750/Z (C8T28SOI_LR_AOI22X2_P0)                0.02 *     0.16 f    0.90
  U1787/Z (C8T28SOI_LR_AOI22X2_P0)                0.03 *     0.19 r    0.90
  U1788/Z (C8T28SOI_LR_NAND2X4_P0)                0.01 *     0.21 f    0.90
  tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_fx_reg_73_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_73_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U29/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2735/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_73_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_m_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U2835/Z (C8T28SOI_LR_NOR2X4_P0)               0.02 *     0.13 f    0.90
  U2838/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.08 *     0.21 f    0.90
  mts_ms_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                        0.21      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.21      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.04      


  Startpoint: acc_reg_81_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_81_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U21/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2743/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_81_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mts_fx_reg_72_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_72_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U30/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2734/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_72_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_fx_reg_74_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_74_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U28/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2736/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_74_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U2786/Z (C8T28SOI_LR_AOI22X2_P0)                0.05 *     0.18 r    0.90
  U2787/Z (C8T28SOI_LR_OAI22X3_P0)                0.02 *     0.21 f    0.90
  mts_fx_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: acc_reg_80_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_80_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_80_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U22/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2742/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.21 f    0.90
  acc_reg_80_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                       0.21      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.21      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: mts_fx_reg_77_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_77_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U25/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2739/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_77_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_fx_reg_75_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_75_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U27/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2737/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_75_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1459/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1460/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U2831/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.21 f    0.90
  mts_fx_reg_96_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_fx_reg_79_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  mts_fx_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_fx_reg_79_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U23/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.18 f    0.90
  U2741/Z (C8T28SOI_LR_AND2X5_P0)                 0.03 *     0.21 f    0.90
  acc_reg_79_/D (C8T28SOI_LR_DFPRQX4_P0)          0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: u_decode_d/in_lzd_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: u_decode_d/zc_o_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_lzd_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_lzd_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  u_decode_d/U38/Z (C8T28SOI_LR_CNNOR2X8_P16)               0.03 *     0.16 f    0.90
  u_decode_d/U39/Z (C8T28SOI_LR_NAND2X4_P0)                 0.03 *     0.18 r    0.90
  u_decode_d/U40/Z (C8T28SOI_LR_CNIVX4_P16)                 0.03 *     0.21 f    0.90
  u_decode_d/zc_o_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)         0.00 *     0.21 f    0.90
  data arrival time                                                    0.21      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  u_decode_d/zc_o_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.21      
  --------------------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.04      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1459/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1460/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U1461/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.21 f    0.90
  mts_fx_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.21 f    0.90
  data arrival time                                          0.21      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.21      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: sf_w_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_w_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1666/Z (C8T28SOI_LR_CNAND2X14_P16)            0.04 *     0.16 f    0.90
  intadd_1_U5/S0 (C8T28SOI_LR_FA1X4_P0)          0.05 *     0.21 f    0.90
  sf_bias_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 f    0.90
  data arrival time                                         0.21      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.21      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.04      


  Startpoint: acc_reg_78_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_78_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U24/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2740/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.22 f    0.90
  acc_reg_78_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                       0.22      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.22      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: acc_reg_76_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  acc_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_reg_76_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  intadd_0_U26/S0 (C8T28SOI_LR_FA1X4_P0)       0.05 *     0.18 f    0.90
  U2738/Z (C8T28SOI_LR_AND2X5_P0)              0.03 *     0.22 f    0.90
  acc_reg_76_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                       0.22      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                            0.05       0.25      
  data required time                                      0.25      
  -------------------------------------------------------------------------
  data required time                                      0.25      
  data arrival time                                      -0.22      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.04      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1462/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1463/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U1464/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.22 f    0.90
  mts_fx_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04      


  Startpoint: mts_m_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.11       0.11 r    0.90
  U1324/Z (C8T28SOI_LR_AOI22X2_P0)              0.02 *     0.13 f    0.90
  U1327/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.08 *     0.22 f    0.90
  mts_ms_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                        0.22      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.22      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.04      


  Startpoint: shift_neg_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  shift_neg_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  shift_neg_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U1722/Z (C8T28SOI_LR_CNNOR2X8_P16)                0.04 *     0.16 f    0.90
  U1807/Z (C8T28SOI_LR_AOI22X2_P0)                  0.04 *     0.20 r    0.90
  U1808/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.22 f    0.90
  tmp_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)             0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  tmp_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)            0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1551/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1552/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U1553/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.22 f    0.90
  mts_fx_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_rdy_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_zc_i_reg_1/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                       Incr       Path      Voltage
  ----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.00       0.00      
  acc_rdy_reg/CP (C8T28SOI_LR_DFPRQX4_P0)                     0.00       0.00 r    0.90
  acc_rdy_reg/Q (C8T28SOI_LR_DFPRQX4_P0)                      0.13       0.13 r    0.90
  U1481/Z (C8T28SOI_LR_OR2X5_P0)                              0.04 *     0.17 r    0.90
  clk_gate_zc_i_reg_1/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.17 r    0.90
  data arrival time                                                      0.17      

  clock CLK (rise edge)                                       0.00       0.00      
  clock network delay (ideal)                                 0.20       0.20      
  clk_gate_zc_i_reg_1/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                      0.00       0.20      
  data required time                                                     0.20      
  ----------------------------------------------------------------------------------------
  data required time                                                     0.20      
  data arrival time                                                     -0.17      
  ----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.03      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_q_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1686/Z (C8T28SOI_LR_NAND2X8_P0)            0.08 *     0.20 r    0.90
  U1962/Z (C8T28SOI_LR_NOR2X4_P0)             0.02 *     0.22 f    0.90
  sf_q_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                      0.22      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  sf_q_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.05       0.25      
  data required time                                     0.25      
  ------------------------------------------------------------------------
  data required time                                     0.25      
  data arrival time                                     -0.22      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.03      


  Startpoint: acc_reg_99_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_99_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2715/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.07 *     0.21 r    0.90
  U2716/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_99_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_95_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_95_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2702/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.07 *     0.21 r    0.90
  U2703/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_95_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: tmp_neg_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  tmp_neg_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1769/Z (C8T28SOI_LR_NAND3X3_P0)                 0.02 *     0.14 r    0.90
  U1770/Z (C8T28SOI_LR_OAI12X3_P0)                 0.02 *     0.16 f    0.90
  U1809/Z (C8T28SOI_LR_AOI22X2_P0)                 0.04 *     0.20 r    0.90
  U1811/Z (C8T28SOI_LR_NAND2X4_P0)                 0.02 *     0.22 f    0.90
  tmp_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)            0.00 *     0.22 f    0.90
  data arrival time                                           0.22      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  tmp_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)           0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.22      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.03      


  Startpoint: acc_reg_97_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_97_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2708/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.07 *     0.21 r    0.90
  U2709/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: sf_d_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_d_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1667/Z (C8T28SOI_LR_CNAND2X14_P16)            0.04 *     0.16 f    0.90
  intadd_1_U4/S0 (C8T28SOI_LR_FA1X4_P0)          0.06 *     0.22 f    0.90
  sf_bias_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_reg_89_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_89_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_89_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_89_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2682/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.07 *     0.21 r    0.90
  U2683/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_89_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_89_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1462/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1463/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U2832/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.22 f    0.90
  mts_fx_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_65_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_65_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_65_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2607/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2608/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_65_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_45_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_45_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_45_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2157/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.07 *     0.21 r    0.90
  U2158/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_45_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_45_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_o_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U2845/Z (C8T28SOI_LR_CNXOR2X9_P16)                0.07 *     0.19 r    0.90
  U2847/Z (C8T28SOI_LR_OAI12X3_P0)                  0.02 *     0.22 f    0.90
  acc_o_fin_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_tmp_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1868/Z (C8T28SOI_LR_CBI4I6X3_P0)                 0.03 *     0.15 f    0.90
  U1870/Z (C8T28SOI_LR_CNNOR2X8_P16)                0.05 *     0.20 r    0.90
  acc_o_fin_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.20 r    0.90
  data arrival time                                            0.20      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.03       0.23      
  data required time                                           0.23      
  ------------------------------------------------------------------------------
  data required time                                           0.23      
  data arrival time                                           -0.20      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: mts_m_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_ms_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  mts_m_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_m_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1315/Z (C8T28SOI_LR_OAI12AX3_P0)             0.03 *     0.16 f    0.90
  U1316/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.06 *     0.22 f    0.90
  mts_ms_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                        0.22      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_ms_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                             0.05       0.25      
  data required time                                       0.25      
  --------------------------------------------------------------------------
  data required time                                       0.25      
  data arrival time                                       -0.22      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.03      


  Startpoint: u_decode_w/zc_o_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_w/zc_o_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/zc_o_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U71/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.19 f    0.90
  U1311/Z (C8T28SOI_LR_AND2X5_P0)                         0.04 *     0.22 f    0.90
  sf_w_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.22 f    0.90
  data arrival time                                                  0.22      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.22      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03      


  Startpoint: acc_reg_91_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_91_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_91_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_91_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2690/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2691/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_91_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_91_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_43_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_43_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_43_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2151/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2152/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_43_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_43_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_39_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2138/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2139/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: vld_d_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_tmp_reg_1/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  vld_d_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       0.00 r    0.90
  vld_d_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)                   0.12       0.12 r    0.90
  U1480/Z (C8T28SOI_LR_OR2X5_P0)                             0.05 *     0.17 r    0.90
  clk_gate_tmp_reg_1/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.17 r    0.90
  data arrival time                                                     0.17      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  clk_gate_tmp_reg_1/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                     0.00       0.20      
  data required time                                                    0.20      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.20      
  data arrival time                                                    -0.17      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.03      


  Startpoint: shift_neg_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  shift_neg_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  shift_neg_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U1722/Z (C8T28SOI_LR_CNNOR2X8_P16)                0.04 *     0.16 f    0.90
  U1802/Z (C8T28SOI_LR_AOI22X2_P0)                  0.04 *     0.20 r    0.90
  U1803/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.22 f    0.90
  tmp_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)             0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  tmp_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)            0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_reg_41_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_41_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_41_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2144/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2145/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_41_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_41_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: tmp_neg_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  tmp_neg_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  tmp_neg_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1733/Z (C8T28SOI_LR_AOI22X2_P0)                0.05 *     0.16 r    0.90
  U1735/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.18 f    0.90
  U1736/Z (C8T28SOI_LRA_AO22X5_P0)                0.04 *     0.22 f    0.90
  tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)           0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)          0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: shift_neg_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  shift_neg_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  shift_neg_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U1722/Z (C8T28SOI_LR_CNNOR2X8_P16)                0.04 *     0.16 f    0.90
  U1797/Z (C8T28SOI_LR_AOI22X2_P0)                  0.04 *     0.20 r    0.90
  U1798/Z (C8T28SOI_LR_NAND2X4_P0)                  0.02 *     0.22 f    0.90
  tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)             0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)            0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_reg_87_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_87_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2676/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2677/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.22 f    0.90
  acc_mag_reg_87_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                          0.22      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.22      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_35_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_35_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2012/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2013/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_37_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2018/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2019/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: sf_d_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_bias_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  sf_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  sf_d_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)         0.11       0.11 f    0.90
  U2778/Z (C8T28SOI_LR_OA12X5_P0)                0.05 *     0.16 f    0.90
  intadd_1_U3/S0 (C8T28SOI_LR_FA1X4_P0)          0.06 *     0.22 f    0.90
  sf_bias_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_reg_63_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_63_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2600/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2601/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_63_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_85_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_85_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_85_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2670/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2671/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_85_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_47_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_47_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_47_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2165/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2166/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_47_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_47_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_o_tmp_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  U2858/Z (C8T28SOI_LR_CNXOR2X9_P16)                0.07 *     0.19 r    0.90
  U2859/Z (C8T28SOI_LR_OAI12X3_P0)                  0.03 *     0.22 f    0.90
  acc_o_fin_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: mts_ms_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_ms_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_ms_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1398/Z (C8T28SOI_LR_AOI22X2_P0)               0.08 *     0.21 r    0.90
  U2782/Z (C8T28SOI_LR_NOR3X3_P0)                0.02 *     0.22 f    0.90
  mts_fx_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fx_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: mts_ms_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  mts_ms_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  mts_ms_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1451/Z (C8T28SOI_LR_AOI222X2_P0)              0.08 *     0.20 r    0.90
  U2783/Z (C8T28SOI_LR_NOR3X3_P0)                0.02 *     0.22 f    0.90
  mts_fx_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                         0.22      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_fx_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.22      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


  Startpoint: acc_o_tmp_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U2852/Z (C8T28SOI_LR_CNXOR2X9_P16)                0.07 *     0.20 r    0.90
  U2853/Z (C8T28SOI_LR_OAI12X3_P0)                  0.03 *     0.22 f    0.90
  acc_o_fin_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: shift_neg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: tmp_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  shift_neg_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  shift_neg_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1745/Z (C8T28SOI_LR_AOI22X2_P0)                  0.03 *     0.18 f    0.90
  U1746/Z (C8T28SOI_LRA_AO22X5_P0)                  0.04 *     0.23 f    0.90
  tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)             0.00 *     0.23 f    0.90
  data arrival time                                            0.23      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)            0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.23      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_reg_51_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_51_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2359/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2360/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_51_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: acc_reg_49_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_49_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_49_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2171/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2172/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_49_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_49_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03      


  Startpoint: u_decode_w/zc_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_w_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_w/zc_o_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_w/zc_o_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_w/U72/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.08 *     0.19 f    0.90
  U1312/Z (C8T28SOI_LR_AND2X5_P0)                         0.03 *     0.23 f    0.90
  sf_w_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.23 f    0.90
  data arrival time                                                  0.23      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.23      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03      


  Startpoint: acc_reg_93_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_93_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2696/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2697/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_93_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_33_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2006/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U2007/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: u_decode_d/zc_o_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_d/zc_o_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/zc_o_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U71/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.07 *     0.19 f    0.90
  U1304/Z (C8T28SOI_LR_AND2X5_P0)                         0.04 *     0.23 f    0.90
  sf_d_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.23 f    0.90
  data arrival time                                                  0.23      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.23      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: acc_reg_69_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_69_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2620/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2621/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_69_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: vld_d_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_tmp_pos_reg_1/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  vld_d_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)                      0.00       0.00 r    0.90
  vld_d_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)                       0.12       0.12 r    0.90
  U1479/Z (C8T28SOI_LR_OR2X5_P0)                                 0.06 *     0.17 r    0.90
  clk_gate_tmp_pos_reg_1/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.17 r    0.90
  data arrival time                                                         0.17      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_tmp_pos_reg_1/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                         0.00       0.20      
  data required time                                                        0.20      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.20      
  data arrival time                                                        -0.17      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.02      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1551/Z (C8T28SOI_LR_NAND2X4_P0)                0.02 *     0.17 f    0.90
  U1552/Z (C8T28SOI_LR_OAI211X3_P0)               0.03 *     0.20 r    0.90
  U2833/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.23 f    0.90
  mts_fx_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_61_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_61_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_61_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2594/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2595/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_61_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_71_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_71_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_71_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_71_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2626/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2627/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_71_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_71_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_o_tmp_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o_fin_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_tmp_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U2861/Z (C8T28SOI_LR_CNXOR2X9_P16)                0.07 *     0.20 r    0.90
  U2862/Z (C8T28SOI_LR_OAI12X3_P0)                  0.03 *     0.22 f    0.90
  acc_o_fin_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.22 f    0.90
  data arrival time                                            0.22      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                 0.05       0.25      
  data required time                                           0.25      
  ------------------------------------------------------------------------------
  data required time                                           0.25      
  data arrival time                                           -0.22      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.02      


  Startpoint: acc_reg_75_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_75_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2639/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2640/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_75_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_59_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_59_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2588/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2589/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_59_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_57_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 f    0.90
  U2582/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U2583/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_57_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1642/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.08 *     0.21 r    0.90
  U1643/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.23 f    0.90
  acc_mag_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                         0.23      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.23      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.02      


  Startpoint: acc_reg_73_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_73_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2633/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2634/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_73_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_23_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1974/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U1975/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.23 f    0.90
  acc_mag_reg_23_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_27_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_27_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1987/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.21 r    0.90
  U1988/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.23 f    0.90
  acc_mag_reg_27_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_27_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_55_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_55_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_55_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2575/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2576/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_55_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_55_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_53_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_53_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2482/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2483/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_53_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_100_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1542/Z (C8T28SOI_LR_NOR2X4_P0)                 0.03 *     0.19 f    0.90
  U1559/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.21 r    0.90
  U1560/Z (C8T28SOI_LR_OAI211X3_P0)               0.02 *     0.23 f    0.90
  mts_fx_reg_100_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.12       0.12 f    0.90
  U1638/Z (C8T28SOI_LR_NAND2X4_P0)               0.03 *     0.15 r    0.90
  U1639/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.06 *     0.21 r    0.90
  U1640/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.23 f    0.90
  acc_mag_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                         0.23      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.23      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.02      


  Startpoint: acc_reg_83_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_83_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2664/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2665/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_83_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_31_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_31_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U2000/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2001/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.23 f    0.90
  acc_mag_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_81_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_81_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2657/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2658/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_81_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: vld_d_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_vld_o_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                          Incr       Path      Voltage
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.00       0.00      
  vld_d_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)                      0.00       0.00 r    0.90
  vld_d_reg_12_/Q (C8T28SOI_LR_DFPRQX4_P0)                       0.12       0.12 r    0.90
  U1477/Z (C8T28SOI_LR_NOR3X3_P0)                                0.03 *     0.14 f    0.90
  clk_gate_vld_o_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.14 f    0.90
  data arrival time                                                         0.14      

  clock CLK (rise edge)                                          0.00       0.00      
  clock network delay (ideal)                                    0.20       0.20      
  clk_gate_vld_o_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                        -0.04       0.16      
  data required time                                                        0.16      
  -------------------------------------------------------------------------------------------
  data required time                                                        0.16      
  data arrival time                                                        -0.14      
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.02      


  Startpoint: acc_reg_77_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_77_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 f    0.90
  U2645/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U2646/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_77_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_29_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1993/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U1994/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.23 f    0.90
  acc_mag_reg_29_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_29_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: u_decode_d/zc_o_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_d_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  u_decode_d/zc_o_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/zc_o_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  u_decode_d/U72/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.08 *     0.20 f    0.90
  U1308/Z (C8T28SOI_LR_AND2X5_P0)                         0.03 *     0.23 f    0.90
  sf_d_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)                  0.00 *     0.23 f    0.90
  data arrival time                                                  0.23      

  clock CLK (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.20       0.20      
  sf_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                 0.00       0.20 r    
  library hold time                                       0.05       0.25      
  data required time                                                 0.25      
  ------------------------------------------------------------------------------------
  data required time                                                 0.25      
  data arrival time                                                 -0.23      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: acc_reg_67_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_67_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_67_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_67_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.14       0.14 r    0.90
  U2614/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U2615/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.23 f    0.90
  acc_mag_reg_67_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_67_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_25_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1981/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U1982/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.23 f    0.90
  acc_mag_reg_25_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_25_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_21_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_21_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1967/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.08 *     0.22 r    0.90
  U1968/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.23 f    0.90
  acc_mag_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: acc_reg_79_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_79_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 f    0.90
  U2651/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U2652/Z (C8T28SOI_LR_NOR2X4_P0)                 0.01 *     0.24 f    0.90
  acc_mag_reg_79_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02      


  Startpoint: sf_bias_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.15       0.15 r    0.90
  U1542/Z (C8T28SOI_LR_NOR2X4_P0)                 0.03 *     0.19 f    0.90
  U1543/Z (C8T28SOI_LR_NAND2X4_P0)                0.03 *     0.21 r    0.90
  U1544/Z (C8T28SOI_LR_OAI211X3_P0)               0.02 *     0.23 f    0.90
  mts_fx_reg_101_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.23 f    0.90
  data arrival time                                          0.23      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.23      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1368/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.05 *     0.22 r    0.90
  U2771/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_48_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_48_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_mag_reg_64_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_64_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U2568/Z (C8T28SOI_LR_CBI4I1X3_P0)                0.05 *     0.18 r    0.90
  U2569/Z (C8T28SOI_LR_NAND2X4_P0)                 0.01 *     0.19 f    0.90
  U2570/Z (C8T28SOI_LR_OA112X4_P0)                 0.05 *     0.24 f    0.90
  mts_tmp_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                           0.24      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.24      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.01      


  Startpoint: acc_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1658/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U1659/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.24 f    0.90
  acc_mag_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_mag_reg_95_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_95_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U2929/Z (C8T28SOI_LR_OAI22X3_P0)                 0.04 *     0.16 r    0.90
  U2930/Z (C8T28SOI_LR_OAI12X3_P0)                 0.03 *     0.18 f    0.90
  U2931/Z (C8T28SOI_LR_OAI211X3_P0)                0.02 *     0.21 r    0.90
  U2993/Z (C8T28SOI_LR_OAI12X3_P0)                 0.03 *     0.24 f    0.90
  mts_tmp_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                           0.24      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.24      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.01      


  Startpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1632/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.09 *     0.22 r    0.90
  U1633/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.24 f    0.90
  acc_mag_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                         0.24      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.24      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.01      


  Startpoint: acc_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1645/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.09 *     0.22 r    0.90
  U1646/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.24 f    0.90
  acc_mag_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                         0.24      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.24      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.01      


  Startpoint: sf_bias_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.17       0.17 r    0.90
  U1589/Z (C8T28SOI_LR_AO12CX4_P0)                0.05 *     0.22 r    0.90
  U2822/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_87_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1368/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.05 *     0.22 r    0.90
  U2772/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_51_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_13_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1714/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U1715/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.24 f    0.90
  acc_mag_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1368/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.05 *     0.22 r    0.90
  U2773/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_50_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_50_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1368/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.05 *     0.22 r    0.90
  U2774/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_54_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_19_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1860/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.22 r    0.90
  U1861/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.24 f    0.90
  acc_mag_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1635/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.09 *     0.22 r    0.90
  U1636/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.24 f    0.90
  acc_mag_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                         0.24      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.24      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.01      


  Startpoint: sf_bias_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.17       0.17 r    0.90
  U1600/Z (C8T28SOI_LR_AO12CX4_P0)                0.06 *     0.22 r    0.90
  U1601/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.24 f    0.90
  mts_fx_reg_26_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_26_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_mag_reg_98_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_tmp_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  acc_mag_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_mag_reg_98_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 f    0.90
  U2884/Z (C8T28SOI_LR_OAI22X3_P0)                 0.04 *     0.17 r    0.90
  U2886/Z (C8T28SOI_LR_OAI12X3_P0)                 0.02 *     0.19 f    0.90
  U2887/Z (C8T28SOI_LR_OAI211X3_P0)                0.02 *     0.21 r    0.90
  U2902/Z (C8T28SOI_LR_OAI12X3_P0)                 0.03 *     0.24 f    0.90
  mts_tmp_reg_99_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                           0.24      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  mts_tmp_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                                0.05       0.25      
  data required time                                          0.25      
  -----------------------------------------------------------------------------
  data required time                                          0.25      
  data arrival time                                          -0.24      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.01      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1368/Z (C8T28SOI_LR_CNNAND2X8_P16)             0.05 *     0.22 r    0.90
  U2770/Z (C8T28SOI_LR_OAI12X3_P0)                0.02 *     0.24 f    0.90
  mts_fx_reg_49_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_49_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01      


  Startpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  acc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1648/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.09 *     0.22 r    0.90
  U1649/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02 *     0.25 f    0.90
  acc_mag_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.25 f    0.90
  data arrival time                                         0.25      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  acc_mag_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                              0.05       0.25      
  data required time                                        0.25      
  ---------------------------------------------------------------------------
  data required time                                        0.25      
  data arrival time                                        -0.25      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.01      


  Startpoint: sf_bias_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.17       0.17 r    0.90
  U1589/Z (C8T28SOI_LR_AO12CX4_P0)                0.05 *     0.22 r    0.90
  U1590/Z (C8T28SOI_LR_NOR2X4_P0)                 0.03 *     0.24 f    0.90
  mts_fx_reg_23_/D (C8T28SOI_LR_DFPRQX4_P0)       0.00 *     0.24 f    0.90
  data arrival time                                          0.24      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_23_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.24      
  ----------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)              0.00      


  Startpoint: acc_reg_15_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_mag_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)         0.00       0.00 r    0.90
  acc_reg_15_/Q (C8T28SOI_LR_DFPRQX4_P0)          0.13       0.13 r    0.90
  U1816/Z (C8T28SOI_LR_CNXOR2X9_P16)              0.09 *     0.23 r    0.90
  U1817/Z (C8T28SOI_LR_CNNOR2X8_P16)              0.02 *     0.25 f    0.90
  acc_mag_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.25 f    0.90
  data arrival time                                          0.25      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.25      
  ----------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)              0.00      


  Startpoint: sf_bias_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_fx_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  sf_bias_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  sf_bias_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.13       0.13 r    0.90
  U1328/Z (C8T28SOI_LR_CNNOR2X8_P10)              0.03 *     0.16 f    0.90
  U1330/Z (C8T28SOI_LR_NAND2X4_P0)                0.06 *     0.23 r    0.90
  U1345/Z (C8T28SOI_LR_NOR2X4_P0)                 0.02 *     0.25 f    0.90
  mts_fx_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)        0.00 *     0.25 f    0.90
  data arrival time                                          0.25      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.00       0.20 r    
  library hold time                               0.05       0.25      
  data required time                                         0.25      
  ----------------------------------------------------------------------------
  data required time                                         0.25      
  data arrival time                                         -0.25      
  ----------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)              0.00      


  Startpoint: zc_i_reg (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sf_q_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  zc_i_reg/CP (C8T28SOI_LR_DFPRQX4_P0)        0.00       0.00 r    0.90
  zc_i_reg/Q (C8T28SOI_LR_DFPRQX4_P0)         0.12       0.12 f    0.90
  U1686/Z (C8T28SOI_LR_NAND2X8_P0)            0.08 *     0.20 r    0.90
  U2877/Z (C8T28SOI_LR_AOI212X3_P0)           0.04 *     0.24 f    0.90
  sf_q_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.24 f    0.90
  data arrival time                                      0.24      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  sf_q_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                           0.04       0.24      
  data required time                                     0.24      
  ------------------------------------------------------------------------
  data required time                                     0.24      
  data arrival time                                     -0.24      
  ------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)          0.00      


  Startpoint: u_decode_d/in_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: mts_m_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: min

  Point                                                     Incr       Path      Voltage
  --------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.00       0.00      
  u_decode_d/in_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  u_decode_d/in_tmp_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  U1352/Z (C8T28SOI_LR_NOR4CDX2_P0)                         0.05 *     0.17 f    0.90
  U1512/S0 (C8T28SOI_LR_FA1X4_P0)                           0.05 *     0.22 f    0.90
  U1355/Z (C8T28SOI_LR_AND2X5_P0)                           0.03 *     0.25 f    0.90
  mts_m_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)                   0.00 *     0.25 f    0.90
  data arrival time                                                    0.25      

  clock CLK (rise edge)                                     0.00       0.00      
  clock network delay (ideal)                               0.20       0.20      
  mts_m_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       0.20 r    
  library hold time                                         0.05       0.25      
  data required time                                                   0.25      
  --------------------------------------------------------------------------------------
  data required time                                                   0.25      
  data arrival time                                                   -0.25      
  --------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                        0.00      


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 f    
  win[0] (in)                                                  0.00       0.05 f    
  u_decode_w/in_mag_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                       0.05      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.06       0.26      
  data required time                                                      0.26      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.26      
  data arrival time                                                      -0.05      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.21      


  Startpoint: din[0] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 f    
  din[0] (in)                                                  0.00       0.05 f    
  u_decode_d/in_mag_tmp_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                       0.05      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.06       0.26      
  data required time                                                      0.26      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.26      
  data arrival time                                                      -0.05      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.21      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: u_decode_d/vld_i_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                    Incr       Path      Voltage
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.00       0.00      
  input external delay                                     0.05       0.05 f    
  vld_i (in)                                               0.00       0.05 f    
  u_decode_d/vld_i_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                   0.05      

  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.20       0.20      
  u_decode_d/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                        0.06       0.26      
  data required time                                                  0.26      
  -------------------------------------------------------------------------------------
  data required time                                                  0.26      
  data arrival time                                                  -0.05      
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.21      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: vld_d_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 f    
  vld_i (in)                                   0.00       0.05 f    
  vld_d_reg_0_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                       0.05      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  vld_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                            0.06       0.26      
  data required time                                      0.26      
  -------------------------------------------------------------------------
  data required time                                      0.26      
  data arrival time                                      -0.05      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.21      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: u_decode_w/vld_i_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                    Incr       Path      Voltage
  -------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.00       0.00      
  input external delay                                     0.05       0.05 f    
  vld_i (in)                                               0.00       0.05 f    
  u_decode_w/vld_i_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                   0.05      

  clock CLK (rise edge)                                    0.00       0.00      
  clock network delay (ideal)                              0.20       0.20      
  u_decode_w/vld_i_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                        0.06       0.26      
  data required time                                                  0.26      
  -------------------------------------------------------------------------------------
  data required time                                                  0.26      
  data arrival time                                                  -0.05      
  -------------------------------------------------------------------------------------
  slack (VIOLATED)                                                   -0.21      


  Startpoint: din[7] (input port clocked by CLK)
  Endpoint: u_decode_d/in_sign_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  input external delay                                       0.05       0.05 f    
  din[7] (in)                                                0.00       0.05 f    
  u_decode_d/in_sign_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                     0.05      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_d/in_sign_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.06       0.26      
  data required time                                                    0.26      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.26      
  data arrival time                                                    -0.05      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.20      


  Startpoint: win[7] (input port clocked by CLK)
  Endpoint: u_decode_w/in_sign_tmp_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.00       0.00      
  input external delay                                       0.05       0.05 f    
  win[7] (in)                                                0.00       0.05 f    
  u_decode_w/in_sign_tmp_reg/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.05 f    0.90
  data arrival time                                                     0.05      

  clock CLK (rise edge)                                      0.00       0.00      
  clock network delay (ideal)                                0.20       0.20      
  u_decode_w/in_sign_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                          0.06       0.26      
  data required time                                                    0.26      
  ---------------------------------------------------------------------------------------
  data required time                                                    0.26      
  data arrival time                                                    -0.05      
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.20      


  Startpoint: din[5] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  din[5] (in)                                                  0.00       0.05 r    
  u_decode_d/U23/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_d/in_mag_tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: din[2] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  din[2] (in)                                                  0.00       0.05 r    
  u_decode_d/U10/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_d/in_mag_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: win[2] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  win[2] (in)                                                  0.00       0.05 r    
  u_decode_w/U10/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_w/in_mag_tmp_reg_2_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: din[6] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  din[6] (in)                                                  0.00       0.05 r    
  u_decode_d/U31/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_d/in_mag_tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: win[3] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  win[3] (in)                                                  0.00       0.05 r    
  u_decode_w/U13/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_w/in_mag_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: din[1] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  din[1] (in)                                                  0.00       0.05 r    
  u_decode_d/U8/Z (C8T28SOI_LRS_XNOR2X3_P0)                    0.01 *     0.06 f    0.90
  u_decode_d/in_mag_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: win[6] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  win[6] (in)                                                  0.00       0.05 r    
  u_decode_w/U31/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_w/in_mag_tmp_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: win[1] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  win[1] (in)                                                  0.00       0.05 r    
  u_decode_w/U8/Z (C8T28SOI_LRS_XNOR2X3_P0)                    0.01 *     0.06 f    0.90
  u_decode_w/in_mag_tmp_reg_1_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: win[5] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  win[5] (in)                                                  0.00       0.05 r    
  u_decode_w/U23/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_w/in_mag_tmp_reg_5_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: din[3] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 r    
  din[3] (in)                                                  0.00       0.05 r    
  u_decode_d/U13/Z (C8T28SOI_LRS_XNOR2X3_P0)                   0.01 *     0.06 f    0.90
  u_decode_d/in_mag_tmp_reg_3_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.06 f    0.90
  data arrival time                                                       0.06      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.06      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.19      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_7_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sign_m_reg (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                       Incr       Path      Voltage
  ------------------------------------------------------------------------
  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.00       0.00      
  input external delay                        0.05       0.05 r    
  rstn (in)                                   0.06       0.11 r    
  sign_m_reg/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                      0.11      

  clock CLK (rise edge)                       0.00       0.00      
  clock network delay (ideal)                 0.20       0.20      
  sign_m_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                        0.08       0.28      
  data required time                                     0.28      
  ------------------------------------------------------------------------
  data required time                                     0.28      
  data arrival time                                     -0.11      
  ------------------------------------------------------------------------
  slack (VIOLATED)                                      -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_58_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_58_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_d_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_d_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_d_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_57_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_57_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_6_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_w_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  sf_w_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  sf_w_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_76_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_76_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_60_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_60_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_77_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_77_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_2_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_2_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_m_reg_3_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                         Incr       Path      Voltage
  --------------------------------------------------------------------------
  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.00       0.00      
  input external delay                          0.05       0.05 r    
  rstn (in)                                     0.06       0.11 r    
  mts_m_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                        0.11      

  clock CLK (rise edge)                         0.00       0.00      
  clock network delay (ideal)                   0.20       0.20      
  mts_m_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                          0.08       0.28      
  data required time                                       0.28      
  --------------------------------------------------------------------------
  data required time                                       0.28      
  data arrival time                                       -0.11      
  --------------------------------------------------------------------------
  slack (VIOLATED)                                        -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_59_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_59_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.17      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_bias_reg_4_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  sf_bias_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  sf_bias_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_77_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_77_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_77_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_bias_reg_1_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  sf_bias_reg_1_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  sf_bias_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_79_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_79_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_61_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_61_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_85_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_85_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_75_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_75_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_62_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_62_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_bias_reg_0_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  sf_bias_reg_0_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  sf_bias_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_78_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_78_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                          0.11      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.11      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_78_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_78_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_78_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_74_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_74_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_73_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_73_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_94_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_94_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.11 r    0.90
  data arrival time                                       0.11      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.11      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_79_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_79_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_79_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_74_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_74_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_74_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_71_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_71_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_71_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_75_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_75_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_75_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_ms_reg_8_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  input external delay                           0.05       0.05 r    
  rstn (in)                                      0.06       0.11 r    
  mts_ms_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  mts_ms_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                           0.08       0.28      
  data required time                                        0.28      
  ---------------------------------------------------------------------------
  data required time                                        0.28      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_95_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_95_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_80_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_80_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_73_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_73_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_73_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_72_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_72_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_72_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_72_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_72_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_93_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_93_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_76_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_76_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_76_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_96_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_96_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_81_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_81_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_63_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_63_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_97_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_97_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_82_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_82_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_81_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_81_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_81_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_70_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_70_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_70_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_88_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_88_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_88_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_92_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_92_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_65_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_65_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_83_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_83_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_64_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_64_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_83_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_83_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_83_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_69_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_69_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_69_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_68_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_68_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_68_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_82_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_82_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_82_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_84_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_84_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_84_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_84_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_84_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_87_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_87_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_85_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_85_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_85_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_87_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_87_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_87_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_86_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                        Incr       Path      Voltage
  -------------------------------------------------------------------------
  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.00       0.00      
  input external delay                         0.05       0.05 r    
  rstn (in)                                    0.06       0.11 r    
  acc_reg_86_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                       0.12      

  clock CLK (rise edge)                        0.00       0.00      
  clock network delay (ideal)                  0.20       0.20      
  acc_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                         0.08       0.28      
  data required time                                      0.28      
  -------------------------------------------------------------------------
  data required time                                      0.28      
  data arrival time                                      -0.12      
  -------------------------------------------------------------------------
  slack (VIOLATED)                                       -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_86_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_86_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_86_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: sf_bias_reg_5_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  sf_bias_reg_5_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  sf_bias_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_80_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                           Incr       Path      Voltage
  ----------------------------------------------------------------------------
  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.00       0.00      
  input external delay                            0.05       0.05 r    
  rstn (in)                                       0.06       0.11 r    
  mts_fx_reg_80_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.01 *     0.12 r    0.90
  data arrival time                                          0.12      

  clock CLK (rise edge)                           0.00       0.00      
  clock network delay (ideal)                     0.20       0.20      
  mts_fx_reg_80_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                            0.08       0.28      
  data required time                                         0.28      
  ----------------------------------------------------------------------------
  data required time                                         0.28      
  data arrival time                                         -0.12      
  ----------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.16      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: u_decode_w/clk_gate_in_mag_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                                      Incr       Path      Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.00       0.00      
  clock network delay (ideal)                                                0.00       0.00      
  input external delay                                                       0.05       0.05 r    
  vld_i (in)                                                                 0.00       0.05 r    
  u_decode_w/clk_gate_in_mag_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.05 r    0.90
  data arrival time                                                                     0.05      

  clock CLK (rise edge)                                                      0.00       0.00      
  clock network delay (ideal)                                                0.20       0.20      
  u_decode_w/clk_gate_in_mag_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                                     0.01       0.21      
  data required time                                                                    0.21      
  -------------------------------------------------------------------------------------------------------
  data required time                                                                    0.21      
  data arrival time                                                                    -0.05      
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.16      


  Startpoint: vld_i (input port clocked by CLK)
  Endpoint: u_decode_d/clk_gate_in_mag_tmp_reg/latch
            (gating element for clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                                      Incr       Path      Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.00       0.00      
  clock network delay (ideal)                                                0.00       0.00      
  input external delay                                                       0.05       0.05 r    
  vld_i (in)                                                                 0.00       0.05 r    
  u_decode_d/clk_gate_in_mag_tmp_reg/latch/E (C8T28SOI_LRP_CNHLSX4_P16)      0.00 *     0.05 r    0.90
  data arrival time                                                                     0.05      

  clock CLK (rise edge)                                                      0.00       0.00      
  clock network delay (ideal)                                                0.20       0.20      
  u_decode_d/clk_gate_in_mag_tmp_reg/latch/CP (C8T28SOI_LRP_CNHLSX4_P16)     0.00       0.20 r    
  clock gating hold time                                                     0.01       0.21      
  data required time                                                                    0.21      
  -------------------------------------------------------------------------------------------------------
  data required time                                                                    0.21      
  data arrival time                                                                    -0.05      
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.16      


  Startpoint: win[4] (input port clocked by CLK)
  Endpoint: u_decode_w/in_mag_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 f    
  win[4] (in)                                                  0.00       0.05 f    
  u_decode_w/U70/Z (C8T28SOI_LR_CNXOR2X9_P16)                  0.06 *     0.11 f    0.90
  u_decode_w/in_mag_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 f    0.90
  data arrival time                                                       0.11      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_w/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.11      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.14      


  Startpoint: din[4] (input port clocked by CLK)
  Endpoint: u_decode_d/in_mag_tmp_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                                        Incr       Path      Voltage
  -----------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.00       0.00      
  input external delay                                         0.05       0.05 f    
  din[4] (in)                                                  0.00       0.05 f    
  u_decode_d/U70/Z (C8T28SOI_LR_CNXOR2X9_P16)                  0.06 *     0.11 f    0.90
  u_decode_d/in_mag_tmp_reg_4_/D (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.11 f    0.90
  data arrival time                                                       0.11      

  clock CLK (rise edge)                                        0.00       0.00      
  clock network delay (ideal)                                  0.20       0.20      
  u_decode_d/in_mag_tmp_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)     0.00       0.20 r    
  library hold time                                            0.05       0.25      
  data required time                                                      0.25      
  -----------------------------------------------------------------------------------------
  data required time                                                      0.25      
  data arrival time                                                      -0.11      
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.14      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_100_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                 0.10 *     0.21 r    0.90
  acc_mag_reg_100_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                            0.21      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.21      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_96_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_96_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_101_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  input external delay                              0.05       0.05 r    
  rstn (in)                                         0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                 0.10 *     0.21 r    0.90
  acc_mag_reg_101_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                            0.21      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  acc_mag_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                              0.08       0.28      
  data required time                                           0.28      
  ------------------------------------------------------------------------------
  data required time                                           0.28      
  data arrival time                                           -0.21      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_56_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_56_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_56_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_58_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_58_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_58_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_97_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_97_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_98_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_98_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_57_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_57_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_57_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_99_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_99_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_60_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_60_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_60_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_55_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_55_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_55_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_54_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_54_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_54_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_95_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_95_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_52_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_52_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_52_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_59_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_59_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_59_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_62_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_62_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_62_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_64_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_64_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_64_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_53_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_53_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_53_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_51_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_51_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_51_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_63_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_63_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_63_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_65_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_65_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_65_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_66_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_66_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_66_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_61_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_61_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_61_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_67_
            (rising-edge removal check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: min

  Point                                            Incr       Path      Voltage
  -----------------------------------------------------------------------------
  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.00       0.00      
  input external delay                             0.05       0.05 r    
  rstn (in)                                        0.06       0.11 r    
  U1262/Z (C8T28SOI_LR_CNBFX28_P16)                0.10 *     0.21 r    0.90
  acc_mag_reg_67_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.00 *     0.21 r    0.90
  data arrival time                                           0.21      

  clock CLK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                      0.20       0.20      
  acc_mag_reg_67_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.20 r    
  library removal time                             0.08       0.28      
  data required time                                          0.28      
  -----------------------------------------------------------------------------
  data required time                                          0.28      
  data arrival time                                          -0.21      
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                           -0.07      


  Startpoint: acc_o_fin_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  acc_o[1] (out)                                    0.00 *     0.12 r    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 r    0.90
  acc_o[4] (out)                                    0.00 *     0.12 r    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[6] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[3] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[0] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[2] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[5] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: acc_o_fin_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                             Incr       Path      Voltage
  ------------------------------------------------------------------------------
  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.00       0.00      
  acc_o_fin_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  acc_o_fin_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  acc_o[7] (out)                                    0.00 *     0.12 f    
  data arrival time                                            0.12      

  clock CLK (rise edge)                             0.00       0.00      
  clock network delay (ideal)                       0.20       0.20      
  output external delay                            -0.05       0.15      
  data required time                                           0.15      
  ------------------------------------------------------------------------------
  data required time                                           0.15      
  data arrival time                                           -0.12      
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                            -0.03      


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: min

  Point                                          Incr       Path      Voltage
  ---------------------------------------------------------------------------
  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.00       0.00      
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.00       0.00 r    0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.12       0.12 f    0.90
  vld_o (out)                                    0.00 *     0.12 f    
  data arrival time                                         0.12      

  clock CLK (rise edge)                          0.00       0.00      
  clock network delay (ideal)                    0.20       0.20      
  output external delay                         -0.05       0.15      
  data required time                                        0.15      
  ---------------------------------------------------------------------------
  data required time                                        0.15      
  data arrival time                                        -0.12      
  ---------------------------------------------------------------------------
  slack (VIOLATED)                                         -0.03      


    Design: posit_mac

    max_area               0.00
  - Current Area        2442.67
  ------------------------------
    Slack              -2442.67  (VIOLATED)


    Design: posit_mac (Scenario:mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C)

    max_leakage_power          0.00
  - Current Leakage Power     16.39
  ----------------------------------
    Slack                    -16.39  (VIOLATED)


1
