{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551392535258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551392535265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 28 22:22:15 2019 " "Processing started: Thu Feb 28 22:22:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551392535265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392535265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392535265 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip " "Tcl Script File fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip " "set_global_assignment -name QIP_FILE fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551392535554 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551392535554 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_gpio/fyp_gpio.qip " "Tcl Script File fyp_gpio/fyp_gpio.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fyp_gpio/fyp_gpio.qip " "set_global_assignment -name QIP_FILE fyp_gpio/fyp_gpio.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551392535554 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551392535554 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fyp_gpio/fyp_gpio.sip " "Tcl Script File fyp_gpio/fyp_gpio.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE fyp_gpio/fyp_gpio.sip " "set_global_assignment -name SIP_FILE fyp_gpio/fyp_gpio.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551392535554 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551392535554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551392537673 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551392554554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:41 Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys " "2019.02.28.22:22:41 Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392561970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:42 Progress: Reading input file " "2019.02.28.22:22:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392562771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:42 Progress: Adding clk_125 \[clock_source 18.1\] " "2019.02.28.22:22:42 Progress: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392562937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Parameterizing module clk_125 " "2019.02.28.22:22:44 Progress: Parameterizing module clk_125" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\] " "2019.02.28.22:22:44 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Parameterizing module eth_tse_0 " "2019.02.28.22:22:44 Progress: Parameterizing module eth_tse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.02.28.22:22:44 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Parameterizing module jtag_uart_0 " "2019.02.28.22:22:44 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2019.02.28.22:22:44 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Parameterizing module master_0 " "2019.02.28.22:22:44 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Building connections " "2019.02.28.22:22:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Parameterizing connections " "2019.02.28.22:22:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:44 Progress: Validating " "2019.02.28.22:22:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392564547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.28.22:22:48 Progress: Done reading input file " "2019.02.28.22:22:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392568040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392570466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392570468 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master " "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392570469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH " "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392571298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392573354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392573355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392573355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\" " "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392577545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392577569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7955_8120513514611984193.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7955_8120513514611984193.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7955_8120513514611984193.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7955_8120513514611984193.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392577570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392577988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392577997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392578873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\" " "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\" " "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files " "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392580981 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Finished elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551392582133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "fyp_udp_ip/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/udp_checksum_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "fyp_udp_ip/submodules/axis_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "fyp_udp_ip/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/axis_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAC_CRC mac_crc fyp_udp_ip.v(95) " "Verilog HDL Declaration information at fyp_udp_ip.v(95): object \"MAC_CRC\" differs only in case from object \"mac_crc\" in the same scope" {  } { { "fyp_udp_ip/fyp_udp_ip.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/fyp_udp_ip.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551392583667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/fyp_udp_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/fyp_udp_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_udp_ip " "Found entity 1: fyp_udp_ip" {  } { { "fyp_udp_ip/fyp_udp_ip.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/fyp_udp_ip.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fyp_transmission.v(151) " "Verilog HDL information at fyp_transmission.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "fyp_transmission/fyp_transmission.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_transmission/fyp_transmission.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551392583681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_transmission/fyp_transmission.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_transmission/fyp_transmission.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_transmission " "Found entity 1: fyp_transmission" {  } { { "fyp_transmission/fyp_transmission.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_transmission/fyp_transmission.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys " "Found entity 1: fyp_max10_tse_sys" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_mm_interconnect_0 " "Found entity 1: fyp_max10_tse_sys_mm_interconnect_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0 " "Found entity 1: fyp_max10_tse_sys_master_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_p2b_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_p2b_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_b2p_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_b2p_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_timing_adt " "Found entity 1: fyp_max10_tse_sys_master_0_timing_adt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583811 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583882 ""} { "Info" "ISGN_ENTITY_NAME" "2 fyp_max10_tse_sys_jtag_uart_0_scfifo_w " "Found entity 2: fyp_max10_tse_sys_jtag_uart_0_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583882 ""} { "Info" "ISGN_ENTITY_NAME" "3 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583882 ""} { "Info" "ISGN_ENTITY_NAME" "4 fyp_max10_tse_sys_jtag_uart_0_scfifo_r " "Found entity 4: fyp_max10_tse_sys_jtag_uart_0_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583882 ""} { "Info" "ISGN_ENTITY_NAME" "5 fyp_max10_tse_sys_jtag_uart_0 " "Found entity 5: fyp_max10_tse_sys_jtag_uart_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_eth_tse_0 " "Found entity 1: fyp_max10_tse_sys_eth_tse_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583898 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392583898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392583898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392584878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392584878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392585948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392585948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392586259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392586258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392586442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392586442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392586646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392586646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392587196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392587196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392587368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392587368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392587514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392587514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392587695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392587695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392587812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392587812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392588338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392588338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392588733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392588733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392589891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392589891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392590900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392590900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392591964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392591964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392592949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392592949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392593146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392593146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392593332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392593332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392593525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392593525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392593721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392593721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392593944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392593944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392594998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392594998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392595938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392595938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596681 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392596913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392596913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597464 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597723 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597856 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392597959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392597959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598238 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598466 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598582 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598812 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598928 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392598928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392598928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392599018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392599119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fyp_max10_tse_top.v(181) " "Verilog HDL Module Instantiation warning at fyp_max10_tse_top.v(181): ignored dangling comma in List of Port Connections" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_top.v" 181 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551392599124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_top " "Found entity 1: fyp_max10_tse_top" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392599137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_eth_pll/fyp_eth_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_eth_pll/fyp_eth_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_eth_pll " "Found entity 1: fyp_eth_pll" {  } { { "fyp_eth_pll/fyp_eth_pll.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_eth_pll/fyp_eth_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551392599155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599155 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fyp_max10_tse_sys fyp_max10_tse_sys.v(6) " "Verilog HDL error at fyp_max10_tse_sys.v(6): module \"fyp_max10_tse_sys\" cannot be declared more than once" {  } { { "db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1551392599159 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fyp_max10_tse_sys fyp_max10_tse_sys.v(6) " "HDL info at fyp_max10_tse_sys.v(6): see declaration for object \"fyp_max10_tse_sys\"" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551392599160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599167 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599175 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599183 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599186 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599194 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599197 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599247 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599250 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599260 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599269 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599273 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599275 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599324 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599369 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599414 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599458 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599639 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599683 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599772 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599815 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599863 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599909 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392599956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392599957 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600094 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600181 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600226 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600271 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600323 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600368 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600415 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600509 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600598 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600644 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600734 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392600959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392600960 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601050 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601097 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601148 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601196 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601240 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601286 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601330 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601376 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601424 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601470 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601561 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601612 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601702 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601751 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601795 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601845 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601888 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392601977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392601977 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602025 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602118 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602165 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602211 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602354 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602400 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602403 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602406 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602409 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602412 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602415 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602463 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602602 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602693 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602786 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602928 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392602972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392602973 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603023 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603073 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603216 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603338 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603393 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603444 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603498 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603888 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392603975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392603975 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604025 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604067 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604071 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604074 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604080 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604087 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1551392604091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/max10_packet_gen/output_files/fyp_max10_tse_top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/max10_packet_gen/output_files/fyp_max10_tse_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551392604979 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 28 22:23:24 2019 " "Processing ended: Thu Feb 28 22:23:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551392604979 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551392604979 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551392604979 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392604979 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551392605829 ""}
