{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:536870912"
        ],
        "memories": [
            "system.mem_ctrls"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths0",
                "path": "system.redirect_paths0",
                "app_path": "/proc",
                "eventq_index": 0,
                "host_paths": [
                    "m5out/fs/proc"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths1",
                "path": "system.redirect_paths1",
                "app_path": "/sys",
                "eventq_index": 0,
                "host_paths": [
                    "m5out/fs/sys"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "gem5::RedirectPath",
                "name": "redirect_paths2",
                "path": "system.redirect_paths2",
                "app_path": "/tmp",
                "eventq_index": 0,
                "host_paths": [
                    "m5out/fs/tmp"
                ]
            }
        ],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "ArmEmuLinux",
            "cxx_class": "gem5::ArmISA::EmuLinux",
            "name": "workload",
            "path": "system.workload",
            "eventq_index": 0,
            "remote_gdb_port": "#7000",
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "BaseTimingSimpleCPU",
                "cxx_class": "gem5::TimingSimpleCPU",
                "name": "cpu",
                "path": "system.cpu",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 0,
                "decoder": [
                    {
                        "type": "ArmDecoder",
                        "cxx_class": "gem5::ArmISA::Decoder",
                        "name": "decoder",
                        "path": "system.cpu.decoder",
                        "dvm_enabled": false,
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "ArmInterrupts",
                        "cxx_class": "gem5::ArmISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu.interrupts",
                        "eventq_index": 0
                    }
                ],
                "isa": [
                    {
                        "type": "ArmISA",
                        "cxx_class": "gem5::ArmISA::ISA",
                        "name": "isa",
                        "path": "system.cpu.isa",
                        "decoderFlavor": "Generic",
                        "eventq_index": 0,
                        "fpsid": 1090793632,
                        "id_aa64afr0_el1": 0,
                        "id_aa64afr1_el1": 0,
                        "id_aa64dfr0_el1": 15790086,
                        "id_aa64dfr1_el1": 0,
                        "id_aa64isar0_el1": 268435456,
                        "id_aa64isar1_el1": 16846864,
                        "id_aa64mmfr0_el1": 15728642,
                        "id_aa64mmfr1_el1": 1052704,
                        "id_aa64mmfr2_el1": 65552,
                        "id_isar0": 34607377,
                        "id_isar1": 34677009,
                        "id_isar2": 555950401,
                        "id_isar3": 17899825,
                        "id_isar4": 268501314,
                        "id_isar5": 285212672,
                        "id_isar6": 1,
                        "id_mmfr0": 270536963,
                        "id_mmfr1": 0,
                        "id_mmfr2": 19070976,
                        "id_mmfr3": 34611729,
                        "id_mmfr4": 0,
                        "impdef_nop": false,
                        "midr": 0,
                        "mpamidr_el1": 3746995439730032896,
                        "pmu": null,
                        "release_se": {
                            "type": "ArmRelease",
                            "cxx_class": "gem5::ArmRelease",
                            "name": "release_se",
                            "path": "system.cpu.isa.release_se",
                            "eventq_index": 0,
                            "extensions": [
                                "FEAT_AES",
                                "FEAT_PMULL",
                                "FEAT_SHA1",
                                "FEAT_SHA256",
                                "FEAT_CRC32",
                                "FEAT_LSE",
                                "FEAT_RDM",
                                "FEAT_F32MM",
                                "FEAT_F64MM",
                                "FEAT_SVE",
                                "FEAT_I8MM",
                                "FEAT_DOTPROD",
                                "FEAT_FCMA",
                                "FEAT_JSCVT",
                                "FEAT_PAuth",
                                "FEAT_FLAGM",
                                "FEAT_FLAGM2",
                                "FEAT_SME",
                                "TME"
                            ]
                        },
                        "sme_vl_se": 1,
                        "sve_vl_se": 1,
                        "system": "system"
                    }
                ],
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 0,
                "mmu": {
                    "type": "ArmMMU",
                    "cxx_class": "gem5::ArmISA::MMU",
                    "name": "mmu",
                    "path": "system.cpu.mmu",
                    "dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "dtb",
                        "path": "system.cpu.mmu.dtb",
                        "assoc": 64,
                        "entry_type": "data",
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "TLBSetAssociative",
                            "cxx_class": "gem5::ArmISA::TLBSetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.mmu.dtb.indexing_policy",
                            "assoc": 64,
                            "eventq_index": 0,
                            "num_entries": 64
                        },
                        "is_stage2": false,
                        "next_level": "system.cpu.mmu.l2_shared",
                        "partial_levels": [],
                        "replacement_policy": {
                            "type": "LRURP",
                            "cxx_class": "gem5::replacement_policy::LRU",
                            "name": "replacement_policy",
                            "path": "system.cpu.mmu.dtb.replacement_policy",
                            "eventq_index": 0
                        },
                        "size": 64,
                        "sys": "system"
                    },
                    "dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "dtb_walker",
                        "path": "system.cpu.mmu.dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[4]",
                            "is_source": "True"
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "itb",
                        "path": "system.cpu.mmu.itb",
                        "assoc": 64,
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "TLBSetAssociative",
                            "cxx_class": "gem5::ArmISA::TLBSetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.mmu.itb.indexing_policy",
                            "assoc": 64,
                            "eventq_index": 0,
                            "num_entries": 64
                        },
                        "is_stage2": false,
                        "next_level": "system.cpu.mmu.l2_shared",
                        "partial_levels": [],
                        "replacement_policy": {
                            "type": "LRURP",
                            "cxx_class": "gem5::replacement_policy::LRU",
                            "name": "replacement_policy",
                            "path": "system.cpu.mmu.itb.replacement_policy",
                            "eventq_index": 0
                        },
                        "size": 64,
                        "sys": "system"
                    },
                    "itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "itb_walker",
                        "path": "system.cpu.mmu.itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": false,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[3]",
                            "is_source": "True"
                        }
                    },
                    "release_se": "system.cpu.isa.release_se",
                    "stage2_dtb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_dtb",
                        "path": "system.cpu.mmu.stage2_dtb",
                        "assoc": 32,
                        "entry_type": "data",
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "TLBSetAssociative",
                            "cxx_class": "gem5::ArmISA::TLBSetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.mmu.stage2_dtb.indexing_policy",
                            "assoc": 32,
                            "eventq_index": 0,
                            "num_entries": 32
                        },
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "replacement_policy": {
                            "type": "LRURP",
                            "cxx_class": "gem5::replacement_policy::LRU",
                            "name": "replacement_policy",
                            "path": "system.cpu.mmu.stage2_dtb.replacement_policy",
                            "eventq_index": 0
                        },
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_dtb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_dtb_walker",
                        "path": "system.cpu.mmu.stage2_dtb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.stage2_dtb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[6]",
                            "is_source": "True"
                        }
                    },
                    "stage2_itb": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "stage2_itb",
                        "path": "system.cpu.mmu.stage2_itb",
                        "assoc": 32,
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "TLBSetAssociative",
                            "cxx_class": "gem5::ArmISA::TLBSetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.mmu.stage2_itb.indexing_policy",
                            "assoc": 32,
                            "eventq_index": 0,
                            "num_entries": 32
                        },
                        "is_stage2": true,
                        "next_level": null,
                        "partial_levels": [],
                        "replacement_policy": {
                            "type": "LRURP",
                            "cxx_class": "gem5::replacement_policy::LRU",
                            "name": "replacement_policy",
                            "path": "system.cpu.mmu.stage2_itb.replacement_policy",
                            "eventq_index": 0
                        },
                        "size": 32,
                        "sys": "system"
                    },
                    "stage2_itb_walker": {
                        "type": "ArmTableWalker",
                        "cxx_class": "gem5::ArmISA::TableWalker",
                        "name": "stage2_itb_walker",
                        "path": "system.cpu.mmu.stage2_itb_walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "is_stage2": true,
                        "num_squash_per_cycle": 2,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.stage2_itb_walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "sys": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[5]",
                            "is_source": "True"
                        }
                    },
                    "sys": "system",
                    "l2_shared": {
                        "type": "ArmTLB",
                        "cxx_class": "gem5::ArmISA::TLB",
                        "name": "l2_shared",
                        "path": "system.cpu.mmu.l2_shared",
                        "assoc": 5,
                        "entry_type": "unified",
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "TLBSetAssociative",
                            "cxx_class": "gem5::ArmISA::TLBSetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.mmu.l2_shared.indexing_policy",
                            "assoc": 5,
                            "eventq_index": 0,
                            "num_entries": 1280
                        },
                        "is_stage2": false,
                        "next_level": null,
                        "partial_levels": [
                            "L2"
                        ],
                        "replacement_policy": {
                            "type": "LRURP",
                            "cxx_class": "gem5::replacement_policy::LRU",
                            "name": "replacement_policy",
                            "path": "system.cpu.mmu.l2_shared.replacement_policy",
                            "eventq_index": 0
                        },
                        "size": 1280,
                        "sys": "system"
                    }
                },
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu.tracer",
                    "disassembler": {
                        "type": "InstDisassembler",
                        "cxx_class": "gem5::trace::InstDisassembler",
                        "name": "disassembler",
                        "path": "system.cpu.tracer.disassembler",
                        "eventq_index": 0
                    },
                    "eventq_index": 0
                },
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "gem5::Process",
                        "name": "workload",
                        "path": "system.cpu.workload",
                        "cmd": [
                            "./crc32_benchmarks/benchmark_matmul_O0_arm32"
                        ],
                        "cwd": "/root/eechw",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "cerr",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "./crc32_benchmarks/benchmark_matmul_O0_arm32",
                        "gid": 0,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "cout",
                        "pgid": 100,
                        "pid": 100,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                333
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "mem_ctrls": [
            {
                "type": "SimpleMemory",
                "cxx_class": "gem5::memory::SimpleMemory",
                "name": "mem_ctrls",
                "path": "system.mem_ctrls",
                "bandwidth": "73.000000",
                "clk_domain": "system.clk_domain",
                "collect_stats": true,
                "conf_table_reported": true,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "latency": 30000,
                "latency_var": 0,
                "null": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:536870912",
                "writeable": true,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[0]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port",
                    "system.cpu.icache_port",
                    "system.cpu.dcache_port",
                    "system.cpu.mmu.itb_walker.port",
                    "system.cpu.mmu.dtb_walker.port",
                    "system.cpu.mmu.stage2_itb_walker.port",
                    "system.cpu.mmu.stage2_dtb_walker.port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.mem_ctrls.port"
                ],
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}