-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 19 09:59:50 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_3/rom_lut_muon_inv_dr_sq_3_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"633998CCCE7387F0E733199998C61E00C67333333398F0FFCC666666667387C0",
      INITP_01 => X"1CE63398CE38F03F39CE63319CE383FF318CE663318E1E007398CCC66338F07F",
      INITP_02 => X"C718C631CE387C00C639CE631CF1E07F8E739CC631C787FF9C6319CC631C3E00",
      INITP_03 => X"38C71CE38E3C3F8071C639C638F0F800E38E718C71C3C1FFE39C6318E30E0FF0",
      INITP_04 => X"8E38E38E3C783FC01C38C71C70E0F8001C71CE38E3C3C07F38E38C71C70F07FF",
      INITP_05 => X"E3C70E3870F07FC0C38F1C71E3C1F800C70E38E3C787C03F871C71C70E1E07FF",
      INITP_06 => X"3C78F1E3C3C0FE0078F1E3C78787F00070E1C78F1E1F807FF1E38F1C3C3C0FFF",
      INITP_07 => X"0F0F0E1E1F07F0000F1E1C3C3C1F800F1E1C3878787E03FF3C3878F1E0F03FFF",
      INITP_08 => X"E1E1E1F0F83F001FC3E1C3C1E0FC03FFC3C3C787C3F03FFF8787870F07C1FF00",
      INITP_09 => X"7C3E1E0F03F01FFF787C3C1E0FC0FFFFF078783C1F03FE00F0F0F0F87C0FE000",
      INITP_0A => X"0F87C1F07C07FF001F0783E1F81FE0001E0F0783E07F00003E1E0F07C1FC00FF",
      INITP_0B => X"C1F07C1F81FE000083E0F83E07F001FF83C1F07C0FC01FFF07C3E0F83F00FFFF",
      INITP_0C => X"F83F07E07E00FFFFF07E0F81F807FFE0E07C1F03F01FF800E0F83E07C07FC000",
      INITP_0D => X"3F03E07F01FF00003E07C0FC07FC00007C0F81F80FE001FFFC1F03F03F801FFF",
      INITP_0E => X"07E03F01FC00FFFF07E07E07F007FFFF0FC0FC0FE01FFF801F81F81F807FF000",
      INITP_0F => X"C07E03F807FE000080FC07F01FF8000081F80FC03FC0007F03F01F80FF000FFF",
      INIT_00 => X"C646C543BF39B1279A0B79E44BAF0F6BC21564ADF2306A9ECDF517344A596366",
      INIT_01 => X"85EC55BF2B990878EA5DD249C039B42FAC2AA828A82AAC2EB134B73BBE41C345",
      INIT_02 => X"43C03CB62FA61B8EFE6CD73EA30461BA0F60ACF33673ABDD0A30536E83939C9F",
      INIT_03 => X"51B71E87F15CC938A7198CFF75EB64DD58D34FCC4AC847C747C747C848C747C5",
      INIT_04 => X"C33DB52CA21688F765D0379CFE5CB70D60AEF83D7EB9EF204C7292ADC1D0D9DC",
      INIT_05 => X"1E82E84EB7218CF867D647B92CA0168C047DF771EC68E461DE5CD956D350CC48",
      INIT_06 => X"44BB31A51888F764CE369BFE5DB81064B501488CCA04386892B7D6F004121B1E",
      INIT_07 => X"EC4EB2177EE64FBA26930272E255C93DB229A018900983FD77F26CE761DB54CD",
      INIT_08 => X"C83CAF2090FE6AD33BA00262BE176DBF0D579CDE1A5285B3DC001E374B596164",
      INIT_09 => X"B91A7CDF45AB137CE651BE2C9B0B7CEE61D54ABF35AC239A128A0179F067DE53",
      INIT_0A => X"4EBF2F9D0A75DF46AB0D6DC9237ACD1D68B0F4336EA4D6032B4D6B8396A3ACAE",
      INIT_0B => X"87E748A90D71D63EA7107BE753C230A01183F468DC50C439AE23980D82F669DC",
      INIT_0C => X"D644B11D87F056BB1D7CDA348BE0307EC70D4F8DC6FB2B567D9EBBD3E5F2FAFD",
      INIT_0D => X"56B41373D4389C0168CF38A20D79E653C231A11283F567D94CBE30A31586F767",
      INIT_0E => X"60CC369F076CD03292EF4AA1F64897E22A6EAEE9215483ADD3F30F2638454C4F",
      INIT_0F => X"2582DF3E9EFF61C42A90F65EC7319C0874E04FBD2C9B0B7BEB5BCA3AA91886F4",
      INIT_10 => X"EC55BD2388EB4DAC0964BC1265B4014A8FD1104A80B1DF082C4C677D8F9BA2A5",
      INIT_11 => X"F54FAB0867C62889EB50B51B82EA53BD2692FD68D643B01D8BF866D340AC1882",
      INIT_12 => X"7AE146AA0C6DCC2983DC3285D5236DB5F83875ADE2123E668AA8C3D8E9F5FCFF",
      INIT_13 => X"C41E78D4318FED4EAF1275D93EA40B72DB43AD1681EC57C22D98036DD841AB13",
      INIT_14 => X"0A6ED13292F04DA70056AAFB4995DD2264A3DD144776A1C8EA08223747535A5C",
      INIT_15 => X"95ED46A0FB57B41473D43597FB5FC4288FF65CC52D96FE67D039A10A71D93FA5",
      INIT_16 => X"9CFE5EBD1B76D1297FD32473C0095093D310497EB0DE072D4E6B8499A8B4BBBD",
      INIT_17 => X"65BC146CC6217DDA3897F657B71A7CE145A90F75DB41A70E75DB41A70D72D639",
      INIT_18 => X"308FED4AA5FF56AC0052A2EF3980C5074580B7EB1C487195B6D2EAFE0D181F21",
      INIT_19 => X"368CE23992EB45A1FD5AB81676D73899FC5EC22589ED52B61A7FE346AA0C6ECF",
      INIT_1A => X"C5227ED83189DF3284D4216CB5FA3D7DBAF3295C8AB6DD01203C536675808789",
      INIT_1B => X"085CB1065DB50E68C21E7AD63594F353B21475D7389BFD5FC22485E748A80867",
      INIT_1C => X"5CB71169C01569BB0A58A3EC3377B8F631699DCFFC264D6F8EA9BFD2E1EBF1F3",
      INIT_1D => X"DA2C80D42A80D83089E33C99F552AF0D6CCB2A8AE94AAA0A6AC92A89E846A400",
      INIT_1E => X"F54EA5FC50A4F54593DE286FB4F63572ABE11544719ABFE1FF192F414F595F61",
      INIT_1F => X"ACFD4FA3F74CA0F850A8015BB50F6CC82582E03D9BF958B51472CF2D89E5419B",
      INIT_20 => X"90E63C90E33483D11D67AFF43777B5F0285D8FBDE8103455728CA1B3C1CAD0D2",
      INIT_21 => X"7ECE1F71C4186CC1166EC51E75D02A84DF3A95F24EA90663BF1B76D02C86E038",
      INIT_22 => X"2C81D42677C61460AAF2387BBCFB3770A7DB0B386389ADCCE9011627353E4446",
      INIT_23 => X"51A0F04092E4378BDF3589E13890E8419AF44EA7025CB7116AC51F78D02880D6",
      INIT_24 => X"CA1D6EBE0D5AA6F0387FC3054481BCF4295B8AB6DF052846627A8E9FACB5BBBD",
      INIT_25 => X"2572C11060B10255A8FC50A5FB51A7FF56AE065EB70F68C01870C71F76CC2276",
      INIT_26 => X"69BA0A58A5F13A83C90E5090CE0A4379ADDE0C375F84A5C3DEF50919262F3536",
      INIT_27 => X"F94592E02F7ECF2071C4166ABE1367BD1369BF166DC31A71C71D73C71D71C518",
      INIT_28 => X"0A59A7F43F88D1175C9FDF1E5A94CC01346390BAE10525435D738796A3ACB1B3",
      INIT_29 => X"CD1864B1FE4C9BEB3B8BDD2F82D4297CD1257ACF2378CD2177CB1F73C6186ABA",
      INIT_2A => X"ACFA4691DA2269ADF03271AEE921588BBCEB173F6588A8C4DEF40716222B3032",
      INIT_2B => X"A1EB3682CE1B68B70555A4F64797EA3C8EE23588DB2F82D5287ACC1E6EC00F5F",
      INIT_2C => X"519CE73077BE024687C6044079B0E51848759FC7EC0E2D4961778998A4ACB1B3",
      INIT_2D => X"76BF09539EEA3683D01F6DBC0C5CACFD4E9FF14194E63789D92B7ACB1A69B704",
      INIT_2E => X"F64089D0165B9EDF1F5D99D40C4275A6D5012A517596B4CFE8FC0E1D28303537",
      INIT_2F => X"4C93DC256FB904509CE93684D2216FBF0D5EAEFD4E9EED3C8DDC2B79C71460AC",
      INIT_30 => X"9CE42C72B6FA3B7BB9F63169A0D50737648FB8DE01213E59708496A4AFB7BCBD",
      INIT_31 => X"2168AFF74089D31D68B3FF4C99E63381CF1D6CB90857A5F3418EDC2873C00B54",
      INIT_32 => X"468CD216599ADA195591CA01376A9BCAF620476C8EAECAE4FB0F202D38404546",
      INIT_33 => X"F83D83CA1159A2EB357FC91460ABF84490DD2A77C4115EA9F6428ED9236CB6FE",
      INIT_34 => X"F03478BBFC3C7AB7F32D659BCF01315E8AB2D9FD1E3D5872889BACB9C4CBD0D1",
      INIT_35 => X"CE12579DE32A72B9024B94DE2872BD08539EEA3580CB1662ADF7418AD21C63A9",
      INIT_36 => X"9BDE1F61A0E01D5892CB0136699AC8F51F476C8FB0CEE901172A3A4751595D5F",
      INIT_37 => X"A5E82C71B6FB4288D0175FA8F03A83CB1660A9F43E87D11A64ADF43C85CB1156",
      INIT_38 => X"4789C9094885C0FB336BA0D30534628DB7DE022444617B93A8BBCAD7E1E9EDEE",
      INIT_39 => X"7CBE014589CD12589EE42B72BA014A92DA236BB4FC458DD51C64ABF1377CC004",
      INIT_3A => X"F53575B3F02A669FD60B4072A3D0FE2850769ABBDAF610273C4E5D6A737A7F80",
      INIT_3B => X"5495D7195CA0E3286DB2F73D84CA11589FE62C74BB024990D61C61A6EB2E71B4",
      INIT_3C => X"A4E3215E99D40D437AAEE213416F9BC4EB103354728DA7BDD1E3F2FE070E1214",
      INIT_3D => X"2C6CADEE3072B5F83C80C4094E93D91E64AAEF367BC1064A90D5195C9EE22363",
      INIT_3E => X"5492CE0A447DB5EB1F5385B5E30F3A6188ACCEED0C273F55697A88949EA4A8AA",
      INIT_3F => X"044383C3044587C90C4F92D5195DA1E62A6EB2F83C80C4084C8ED1135596D616",
      INIT_40 => X"06427CB7EF285F94C7F92A5886B1DB02274B6C8BA7C2DAEF0213212D363C4041",
      INIT_41 => X"DD1B5A99D9195A9BDC1E60A2E5286BAEF13477BBFD4183C6084A8BCB0C4C89C8",
      INIT_42 => X"B7F32D669ED40A3E70A1D0FE2A557CA3C7EA0B28455E768B9EAEBCC7D0D6DADB",
      INIT_43 => X"B6F3316FAEED2D6DADEE2F70B1F33576B8FA3C7EC0014384C5064685C401407C",
      INIT_44 => X"6CA6DF164D82B6E91A4A79A5D0F921466A8CABC9E4FD14283A4B58636C727677",
      INIT_45 => X"8FCC084683C2003F7EBEFE3E7EBFFF4081C1024383C4044483C2013F7CB9F632",
      INIT_46 => X"215A90C8FD316395C6F5214E77A0C7EB0D2F4E6A859CB4C7D9E9F601090F1314",
      INIT_47 => X"69A4E01D5997D412508FCD0C4C8BCA0A4989C9084787C4044180BEFB3773AEE8",
      INIT_48 => X"D60F457AAEE2134373A0CDF821486E92B3D4F20D283F55697A8995A0A9AEB2B2",
      INIT_49 => X"437EB9F4306CA8E522609EDB1A5896D5135190CE0C4A87C4013F7BB7F22C669F",
      INIT_4A => X"8EC4FA2E6193C4F3214E79A3CBF216395A7A97B3CCE2F90C1D2A38424A505355",
      INIT_4B => X"1D5791CC07427DB9F5326EABE82563A0DD1A5895D20F4B87C3FF3A74AEE61F58",
      INIT_4C => X"477CB0E3154576A4D1FD2650779DC0E303213E5972899EB0C1CFDBE5EDF3F6F7",
      INIT_4D => X"F8316AA4DE18538DC904407BB7F3306CA8E4205C98D40F4A85BFF9326BA2DB11",
      INIT_4E => X"01346799CAFA285682ADD6FE24496C8EADCBE7011A2F44566573808A92979B9C",
      INIT_4F => X"D30B447CB5EF28629CD7114C87C2FD3874AFEA245F9AD40E4780B9F1286096CC",
      INIT_50 => X"BBED1F5180AFDD08335E87AED3F7183A597591ABC3D8EBFD0E1B2731383D4141",
      INIT_51 => X"AFE61D558DC6FE3771AAE41D5791CB06407AB4ED27609AD20B4379B1E81E5387",
      INIT_52 => X"77A8D909386692BDE811385E83A6C8E806223C556D8295A7B7C4CFD9E0E4E8E9",
      INIT_53 => X"8BC1F72E669DD50D457EB6EF28619AD30C457EB7F0286098CF063C72A8DD1144",
      INIT_54 => X"336494C2F01D49739DC4EB1133577797B4D0EA03182E4151616E7982898E9192",
      INIT_55 => X"679CD2083E75ACE31B528AC2FA326AA2DA124A81B9F0275E94CAFF34699CCF01",
      INIT_56 => X"F1204F7DA9D6012A537AA0C4E7082847647E99B0C7DBEDFE0D1A242D34383C3C",
      INIT_57 => X"4378ADE2184D83BAF0275E94CB033A71A8DF164C83B9EF255A8FC3F72A5D8EC0",
      INIT_58 => X"AFDD0C396590B9E20A3055799BBCDBF9152F486076899BACBAC7D1DAE1E5E8E9",
      INIT_59 => X"205488BCF1265B91C6FC32689ED40A4076ACE2184D83B7EC205488BAED1E4F80",
      INIT_5A => X"6E9CC9F5204A739BC2E60C2E50708EABC8E2FA1126394B5A69757E888E939697",
      INIT_5B => X"FD306497CBFF33689DD2073C71A6DB10457AAFE4194D81B4E81B4D7FB0E11140",
      INIT_5C => X"2F5C87B2DD062E557BA0C2E6062643607B95ADC3D8EAFC0B19252F373E414545",
      INIT_5D => X"DB0D3F72A5D90C4074A8DC104479ADE115497DB1E5184B7EB0E2134474A4D302",
      INIT_5E => X"F11C48729BC3EB11365A7C9EBEDDFA16304961758A9DAEBDCAD6E0E8EEF3F6F6",
      INIT_5F => X"B8EA1C4E80B2E5184B7EB1E5184C7FB2E6194C7FB1E4164779AADA0A396896C4",
      INIT_60 => X"B3DE08315A80A8CDF11536577795B0CDE6FF162A3F5161707C879299A0A5A7A7",
      INIT_61 => X"96C7F82A5B8DBFF1235588BAED1F5284B6E91B4D7EB0E1124272A2D1FF2D5A87",
      INIT_62 => X"76A0C9F21A40668BAECFF212304E6A859EB6CCE1F4061623313C464E54585B5B",
      INIT_63 => X"75A5D506366798CAFB2D5E90C2F3255688B9EA1C4C7DADDD0D3C6A98C6F31F4B",
      INIT_64 => X"3A638CB4DA0025496C8DAECDEB08243E566E8497ABBBCCDAE6F1FB02080C0F10",
      INIT_65 => X"5483B2E2124273A3D405356697C8F9295A8ABBEB1B4B7AA9D80633618DBAE510",
      INIT_66 => X"FF274F769CC1E5082A4B6B8AA7C3DDF80F273C50637483909DA8B0B8BEC2C5C5",
      INIT_67 => X"336190BFEE1E4D7DADDD0D3D6D9DCDFD2C5C8CBBEA194775A3D1FD2A5681ACD6",
      INIT_68 => X"C5EC13395F83A6C9EA0A2A48648099B2CBE1F60A1C2C3A49555E686F75797C7C",
      INIT_69 => X"12406E9CCBFA285786B6E5144372A2D1002E5D8CBAE81543709CC8F41F49739C",
      INIT_6A => X"8BB2D8FE2246688AABCAE906223D5770879DB1C4D6E6F5010E1821282C313333",
      INIT_6B => X"F21F4C7AA8D60432608FBDEC1A4877A5D3012F5D8AB7E4113D6894BEE8123B63",
      INIT_6C => X"53799EC3E6092B4C6C8BA9C6E2FC152D44596D8091A0B0BCC8D2DAE1E7EBEDEE",
      INIT_6D => X"D1FE2B5885B2E00D3B6896C4F11F4C7AA7D5022E5B87B3DF0A35608AB3DC042C",
      INIT_6E => X"1B406589ACCEEF102F4D6A87A2BCD4EC02172B3D4E5D6B78838D959CA0A4A7A8",
      INIT_6F => X"B2DE0A36628FBCE815426F9CC9F6234F7CA8D5012D5883AED9032C567EA6CEF5",
      INIT_70 => X"E4082C4F7293B4D4F2102D48637C94ABC1D6E9FB0B1A2835404951585D616364",
      INIT_71 => X"92BEE915406C98C4F01D4975A1CDF925517DA8D4FF29547EA8D1FA224A7198BE",
      INIT_72 => X"ADD1F517395A7A99B7D4F00B253E556C8195A8BACAD9E6F2FD060E151A1E2020",
      INIT_73 => X"739EC8F31F4A75A0CCF7234E7AA5D1FC27527DA7D1FB254E77A0C8F0173D6389",
      INIT_74 => X"789BBEE00121405E7C99B4CFE800172E4256687A8998A5B1BCC5CCD3D8DBDDDE",
      INIT_75 => X"547EA8D3FD28527DA8D3FD28537EA8D3FD27517BA5CEF71F486F97BEE40A2F54",
      INIT_76 => X"436688A9C9E90725425E7993ACC4DAF004182A3A4A5865717B848C92979A9C9D",
      INIT_77 => X"365F88B2DC06305A84AED8022C5680AAD4FD265078A1C9F11840668CB2D7FC20",
      INIT_78 => X"0F31527392B1D0ED09243F5871889EB3C7DAECFC0C1A26323C444C52575A5C5D",
      INIT_79 => X"17406992BBE40E37618AB3DD06305982ABD4FC254D749CC3EA10365C81A5C9EC",
      INIT_7A => X"DCFD1E3D5D7B98B5D1EC061F364D63788B9EAFBFCEDCE8F3FD060D13181B1D1E",
      INIT_7B => X"F9214A729BC3EC153E668FB8E109325A82ABD2FA22496F96BCE2072C507497BA",
      INIT_7C => X"A9CAEA092845627E9AB4CDE6FD14293D50627383929FABB6C0C8CFD5DADDDFE0",
      INIT_7D => X"DB032B537BA3CBF31B436B93BBE30B335B82A9D0F71D43698FB4D8FC20436688",
      INIT_7E => X"7797B7D5F3102D48637D96AEC5DBEF031628384856636F7A838C93989DA0A2A2",
      INIT_7F => X"BEE40C335B82AAD1F920486F97BEE50C335A80A7CDF3183D6286AACEF1133556",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1414141515151516161616161717171717181818181818181818191919191919",
      INIT_01 => X"0C0C0D0D0D0D0E0E0E0E0E0F0F0F0F1010101011111111121212121313131314",
      INIT_02 => X"1414141415151515151616161617171717171717181818181818181818181818",
      INIT_03 => X"0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F10101010111111111212121213131313",
      INIT_04 => X"1314141414151515151516161616161717171717171717181818181818181818",
      INIT_05 => X"0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F0F10101010101111111112121212131313",
      INIT_06 => X"1313141414141415151515151616161616171717171717171717171718181818",
      INIT_07 => X"0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F101010101111111111121212121313",
      INIT_08 => X"1313131414141414151515151516161616161616171717171717171717171717",
      INIT_09 => X"0C0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F0F0F1010101011111111121212121213",
      INIT_0A => X"1313131314141414141515151515151616161616161616171717171717171717",
      INIT_0B => X"0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F10101010111111111212121212",
      INIT_0C => X"1213131313131414141414151515151515161616161616161616161616161616",
      INIT_0D => X"0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F10101010101111111112121212",
      INIT_0E => X"1212131313131314141414141415151515151515161616161616161616161616",
      INIT_0F => X"0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F0F0F101010101011111111121212",
      INIT_10 => X"1212121313131313141414141414151515151515151515161616161616161616",
      INIT_11 => X"0B0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F1010101010111111111212",
      INIT_12 => X"1212121213131313131314141414141414151515151515151515151515151515",
      INIT_13 => X"0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F10101010111111111112",
      INIT_14 => X"1212121212121313131313131414141414141415151515151515151515151515",
      INIT_15 => X"0B0B0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F101010101111111111",
      INIT_16 => X"1111121212121213131313131314141414141414141415151515151515151515",
      INIT_17 => X"0B0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F101010101011111111",
      INIT_18 => X"1111111212121212131313131313131414141414141414141414141415151515",
      INIT_19 => X"0B0B0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F1010101010111111",
      INIT_1A => X"1111111112121212121213131313131313131414141414141414141414141414",
      INIT_1B => X"0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F10101010101111",
      INIT_1C => X"1111111111121212121212121313131313131313131414141414141414141414",
      INIT_1D => X"0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F101010101011",
      INIT_1E => X"1011111111111112121212121212131313131313131313131314141414141414",
      INIT_1F => X"0B0B0B0B0B0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F1010101010",
      INIT_20 => X"1010111111111111121212121212121213131313131313131313131313131313",
      INIT_21 => X"0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F0F10101010",
      INIT_22 => X"1010101111111111111112121212121212121313131313131313131313131313",
      INIT_23 => X"0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0F0F0F0F0F0F101010",
      INIT_24 => X"1010101011111111111111121212121212121212121313131313131313131313",
      INIT_25 => X"0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F0F1010",
      INIT_26 => X"1010101010101111111111111112121212121212121212121212131313131313",
      INIT_27 => X"0A0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F0F10",
      INIT_28 => X"1010101010101011111111111111111212121212121212121212121212121212",
      INIT_29 => X"0A0B0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F0F",
      INIT_2A => X"0F0F101010101010101111111111111111111212121212121212121212121212",
      INIT_2B => X"0A0A0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F0F",
      INIT_2C => X"0F0F0F1010101010101011111111111111111111111212121212121212121212",
      INIT_2D => X"0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F0F",
      INIT_2E => X"0F0F0F0F10101010101010101111111111111111111111111111121212121212",
      INIT_2F => X"0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E0F0F0F",
      INIT_30 => X"0F0F0F0F0F0F1010101010101010111111111111111111111111111111111111",
      INIT_31 => X"0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E0F0F",
      INIT_32 => X"0F0F0F0F0F0F0F10101010101010101010111111111111111111111111111111",
      INIT_33 => X"0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E0E",
      INIT_34 => X"0E0F0F0F0F0F0F0F0F1010101010101010101010111111111111111111111111",
      INIT_35 => X"0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E0E",
      INIT_36 => X"0E0E0F0F0F0F0F0F0F0F10101010101010101010101010111111111111111111",
      INIT_37 => X"0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E0E",
      INIT_38 => X"0E0E0E0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010101010",
      INIT_39 => X"0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0E0E0E0E",
      INIT_3A => X"0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010",
      INIT_3B => X"0A0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0E0E0E",
      INIT_3C => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F101010101010101010101010101010",
      INIT_3D => X"0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0E0E",
      INIT_3E => X"0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F101010101010101010101010",
      INIT_3F => X"0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0E",
      INIT_40 => X"0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F1010101010101010",
      INIT_41 => X"090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D",
      INIT_42 => X"0D0D0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_43 => X"09090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0D0D0D0D0D0D0D",
      INIT_44 => X"0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_45 => X"09090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0D0D0D0D0D0D",
      INIT_46 => X"0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_47 => X"0909090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D0D0D0D",
      INIT_48 => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_49 => X"090909090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D0D0D",
      INIT_4A => X"0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F",
      INIT_4B => X"090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D0D",
      INIT_4C => X"0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"09090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0D",
      INIT_4E => X"0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"0909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C",
      INIT_50 => X"0C0C0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_51 => X"090909090909090A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C",
      INIT_52 => X"0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_53 => X"090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C",
      INIT_54 => X"0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_55 => X"09090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C",
      INIT_56 => X"0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E",
      INIT_57 => X"0909090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C0C0C",
      INIT_58 => X"0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_59 => X"090909090909090909090A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C0C",
      INIT_5A => X"0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_5B => X"080909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C0C",
      INIT_5C => X"0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_5D => X"08090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0C",
      INIT_5E => X"0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_5F => X"0808090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B",
      INIT_60 => X"0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_61 => X"080808090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B",
      INIT_62 => X"0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D",
      INIT_63 => X"08080809090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B",
      INIT_64 => X"0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D",
      INIT_65 => X"0808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B",
      INIT_66 => X"0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_67 => X"080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B",
      INIT_68 => X"0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_69 => X"080808080808090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B",
      INIT_6A => X"0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6B => X"08080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0B0B0B",
      INIT_6C => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6D => X"0808080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0B0B",
      INIT_6E => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6F => X"080808080808080809090909090909090909090A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_70 => X"0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_71 => X"0808080808080808080909090909090909090909090A0A0A0A0A0A0A0A0A0A0A",
      INIT_72 => X"0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C",
      INIT_73 => X"080808080808080808080909090909090909090909090A0A0A0A0A0A0A0A0A0A",
      INIT_74 => X"0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_75 => X"08080808080808080808080909090909090909090909090A0A0A0A0A0A0A0A0A",
      INIT_76 => X"0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_77 => X"0808080808080808080808090909090909090909090909090A0A0A0A0A0A0A0A",
      INIT_78 => X"0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_79 => X"080808080808080808080808090909090909090909090909090A0A0A0A0A0A0A",
      INIT_7A => X"0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_7B => X"07080808080808080808080808090909090909090909090909090A0A0A0A0A0A",
      INIT_7C => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_7D => X"070808080808080808080808080809090909090909090909090909090A0A0A0A",
      INIT_7E => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_7F => X"07070808080808080808080808080809090909090909090909090909090A0A0A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(4 downto 0) => douta(13 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_3 : entity is "rom_lut_muon_inv_dr_sq_3,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_3 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_3;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.598399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
