Source Block: oh/spi/hdl/spi_master.v@48:58@HdlIdDef
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v
   // End of automatics
   
   spi_master_regs #(.AW(AW))

Diff Content:
- 53    wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v

Clone Blocks:
Clone Blocks 1:
oh/spi/hdl/spi_master.v@44:54
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [7:0]		clkdiv_reg;		// From spi_master_regs of spi_master_regs.v
   wire [7:0]		cmd_reg;		// From spi_master_regs of spi_master_regs.v
   wire			cpha;			// From spi_master_regs of spi_master_regs.v
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v

Clone Blocks 2:
oh/spi/hdl/spi_master.v@49:59
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v
   // End of automatics
   
   spi_master_regs #(.AW(AW))
   spi_master_regs (/*AUTOINST*/

Clone Blocks 3:
oh/spi/hdl/spi_master.v@43:53
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [7:0]		clkdiv_reg;		// From spi_master_regs of spi_master_regs.v
   wire [7:0]		cmd_reg;		// From spi_master_regs of spi_master_regs.v
   wire			cpha;			// From spi_master_regs of spi_master_regs.v
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v

Clone Blocks 4:
oh/spi/hdl/spi_master.v@45:55
   wire [7:0]		clkdiv_reg;		// From spi_master_regs of spi_master_regs.v
   wire [7:0]		cmd_reg;		// From spi_master_regs of spi_master_regs.v
   wire			cpha;			// From spi_master_regs of spi_master_regs.v
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v

Clone Blocks 5:
oh/spi/hdl/spi_master.v@46:56
   wire [7:0]		cmd_reg;		// From spi_master_regs of spi_master_regs.v
   wire			cpha;			// From spi_master_regs of spi_master_regs.v
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v
   // End of automatics

Clone Blocks 6:
oh/spi/hdl/spi_master.v@50:60
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v
   // End of automatics
   
   spi_master_regs #(.AW(AW))
   spi_master_regs (/*AUTOINST*/
		    // Outputs

Clone Blocks 7:
oh/spi/hdl/spi_master.v@47:57
   wire			cpha;			// From spi_master_regs of spi_master_regs.v
   wire			cpol;			// From spi_master_regs of spi_master_regs.v
   wire [7:0]		psize_reg;		// From spi_master_regs of spi_master_regs.v
   wire			rx_access;		// From spi_master_io of spi_master_io.v
   wire [7:0]		rx_data;		// From spi_master_io of spi_master_io.v
   wire			spi_en;			// From spi_master_regs of spi_master_regs.v
   wire [2:0]		spi_state;		// From spi_master_io of spi_master_io.v
   wire			tx_access;		// From spi_master_regs of spi_master_regs.v
   wire [PW-1:0]	tx_data;		// From spi_master_regs of spi_master_regs.v
   // End of automatics
   

