SIS3316_CONTROL_STATUS =                      					        0x0			# read/write
SIS3316_MODID =                                        					0x4			# read only
SIS3316_IRQ_CONFIG =                                 					0x8			# read/write
SIS3316_IRQ_CONTROL =                                  					0xC			# read/write

SIS3316_INTERFACE_ACCESS_ARBITRATION_CONTROL =         					0x10		# read/write
SIS3316_CBLT_BROADCAST =                								0x14		# read/write
SIS3316_HARDWARE_VERSION =                             					0x1C		# read only;

# SIS3316_UDP_PROT_CONFIGURATION =                    					0x8			# read/write


SIS3316_INTERNAL_TEMPERATURE_REG =      		      	    			0x20      # read/write
SIS3316_ONE_WIRE_CONTROL_REG =             		   		    			0x24      # read/write
SIS3316_SERIAL_NUMBER_REG =                		   		    			0x28      # read only;

SIS3316_ADC_CLK_OSC_I2C_REG	=       			      	    			0x40      # read/write
SIS3316_MGT1_OSC_I2C_REG =      				      	    			0x44      # read/write


SIS3316_SAMPLE_CLOCK_DISTRIBUTION_CONTROL =          	    			0x50      # read/write
SIS3316_NIM_CLK_MULTIPLIER_SPI_REG =             	    				0x54      # read/write
SIS3316_FP_LVDS_BUS_CONTROL =                    		    			0x58      # read/write
SIS3316_NIM_INPUT_CONTROL_REG =     									0x5C      # read/write

SIS3316_ACQUISITION_CONTROL_STATUS =            		    			0x60      # read/write

SIS3316_LOOKUP_TABLE_CONTROL_REG =                       				0x64
SIS3316_LOOKUP_TABLE_ADDR_REG =     				       				0x68
SIS3316_LOOKUP_TABLE_DATA_REG =     				     				0x6C

SIS3316_LEMO_OUT_CO_SELECT_REG =         								0x70      # read/write
SIS3316_LEMO_OUT_TO_SELECT_REG =         								0x74      # read/write
SIS3316_LEMO_OUT_UO_SELECT_REG =         								0x78      # read/write

SIS3316_DATA_TRANSFER_GRP_CTRL_REG =      							    0x80  # r/w;
# SIS3316_DATA_TRANSFER_CH1_4_CTRL_REG =      							0x80  # r/w;
# SIS3316_DATA_TRANSFER_CH5_8_CTRL_REG =       							0x84  # r/w;
# SIS3316_DATA_TRANSFER_CH9_12_CTRL_REG =     							0x88  # r/w;
# SIS3316_DATA_TRANSFER_CH13_16_CTRL_REG =        						0x8C  # r/w; D32

SIS3316_DATA_TRANSFER_GRP_STATUS_REG =       						    0x90
# SIS3316_DATA_TRANSFER_ADC1_4_STATUS_REG	=       					0x90  # read;
# SIS3316_DATA_TRANSFER_ADC5_8_STATUS_REG =        						0x94  # read;
# SIS3316_DATA_TRANSFER_ADC9_12_STATUS_REG =      						0x98  # read;
# SIS3316_DATA_TRANSFER_ADC13_16_STATUS_REG =      						0x9C  # read; D32

SIS3316_VME_FPGA_LINK_ADC_PROT_STATUS =          		    			0xA0  # read/write
SIS3316_ADC_FPGA_SPI_BUSY_STATUS_REG =      							0xA4

SIS3316_PRESCALER_OUTPUT_PULSE_DIVIDER_REG =         					0xB8
SIS3316_PRESCALER_OUTPUT_PULSE_LENGTH_REG =     						0xBC


SIS3316_KEY_RESET =                                   					0x400	  # write only;
SIS3316_KEY_USER_FUNCTION =                              				0x404	  # write only;


SIS3316_KEY_ARM =                               						0x410	  # write only;
SIS3316_KEY_DISARM =                            						0x414	  # write only;
SIS3316_KEY_TRIGGER =                               					0x418	  # write only;
SIS3316_KEY_TIMESTAMP_CLEAR =                       					0x41C	  # write only;
SIS3316_KEY_DISARM_AND_ARM_BANK1 =                						0x420	  # write only;
SIS3316_KEY_DISARM_AND_ARM_BANK2 =                						0x424	  # write only;
SIS3316_KEY_ENABLE_SAMPLE_BANK_SWAP_CONTROL_WITH_NIM_INPUT =       		0x428
SIS3316_KEY_DISABLE_PRESCALER_OUTPUT_PULSE_DIVIDER_LOGIC =      		0x42C

SIS3316_KEY_PPS_LATCH_BIT_CLEAR  =                         				0x430	  # write only;

SIS3316_KEY_ADC_FPGA_RESET =                 							0x434	  # write only;
SIS3316_KEY_ADC_CLOCK_DCM_RESET  =               						0x438	  # write only;


# * ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** * * /

# / *ADC FPGA
# Read / Write
# registers * /
# JRE: Redefined these registry values (listed at bottom of each)

# SIS3316_ADC_CH1_4_INPUT_TAP_DELAY_REG =             					0x1000
# SIS3316_ADC_CH5_8_INPUT_TAP_DELAY_REG =            					0x2000
# SIS3316_ADC_CH9_12_INPUT_TAP_DELAY_REG =           					0x3000
# SIS3316_ADC_CH13_16_INPUT_TAP_DELAY_REG =         					0x4000
INPUT_TAP_DELAY_REG =         						                      0x00

# SIS3316_ADC_CH1_4_ANALOG_CTRL_REG =          							0x1004
# SIS3316_ADC_CH5_8_ANALOG_CTRL_REG =          							0x2004
# SIS3316_ADC_CH9_12_ANALOG_CTRL_REG =        							0x3004
# SIS3316_ADC_CH13_16_ANALOG_CTRL_REG =          						0x4004
ANALOG_CTRL_REG =          							                       0x4

# SIS3316_ADC_CH1_4_DAC_OFFSET_CTRL_REG =     							0x1008
# SIS3316_ADC_CH5_8_DAC_OFFSET_CTRL_REG =      							0x2008
# SIS3316_ADC_CH9_12_DAC_OFFSET_CTRL_REG =       						0x3008
# SIS3316_ADC_CH13_16_DAC_OFFSET_CTRL_REG	 =      					0x4008
DAC_OFFSET_CTRL_REG =     							                      0x08

# SIS3316_ADC_CH1_4_SPI_CTRL_REG =        								0x100C
# SIS3316_ADC_CH5_8_SPI_CTRL_REG =             							0x200C
# SIS3316_ADC_CH9_12_SPI_CTRL_REG =           							0x300C
# SIS3316_ADC_CH13_16_SPI_CTRL_REG =         							0x400C
SPI_CTRL_REG =        								                      0x0C


# SIS3316_ADC_CH1_4_EVENT_CONFIG_REG =        							0x1010
# SIS3316_ADC_CH5_8_EVENT_CONFIG_REG =       							0x2010
# SIS3316_ADC_CH9_12_EVENT_CONFIG_REG =      							0x3010
# SIS3316_ADC_CH13_16_EVENT_CONFIG_REG =    							0x4010
EVENT_CONFIG_REG =        							                      0x10


# SIS3316_ADC_CH1_4_CHANNEL_HEADER_REG =      							0x1014
# SIS3316_ADC_CH5_8_CHANNEL_HEADER_REG =     							0x2014
# SIS3316_ADC_CH9_12_CHANNEL_HEADER_REG =   							0x3014
# SIS3316_ADC_CH13_16_CHANNEL_HEADER_REG =  							0x4014
CHANNEL_HEADER_REG =      							                      0x14


# SIS3316_ADC_CH1_4_ADDRESS_THRESHOLD_REG =       						0x1018
# SIS3316_ADC_CH5_8_ADDRESS_THRESHOLD_REG =      						0x2018
# SIS3316_ADC_CH9_12_ADDRESS_THRESHOLD_REG =     						0x3018
# SIS3316_ADC_CH13_16_ADDRESS_THRESHOLD_REG =     						0x4018
ADDRESS_THRESHOLD_REG =       						                      0x18

# SIS3316_ADC_CH1_4_TRIGGER_GATE_WINDOW_LENGTH_REG =       				0x101C
# SIS3316_ADC_CH5_8_TRIGGER_GATE_WINDOW_LENGTH_REG =      				0x201C
# SIS3316_ADC_CH9_12_TRIGGER_GATE_WINDOW_LENGTH_REG =   				0x301C
# SIS3316_ADC_CH13_16_TRIGGER_GATE_WINDOW_LENGTH_REG =    				0x401C
TRIGGER_GATE_WINDOW_LENGTH_REG =       				                      0x1C


# SIS3316_ADC_CH1_4_RAW_DATA_BUFFER_CONFIG_REG =       					0x1020
# SIS3316_ADC_CH5_8_RAW_DATA_BUFFER_CONFIG_REG =     					0x2020
# SIS3316_ADC_CH9_12_RAW_DATA_BUFFER_CONFIG_REG =   					0x3020
# SIS3316_ADC_CH13_16_RAW_DATA_BUFFER_CONFIG_REG =  					0x4020
RAW_DATA_BUFFER_CONFIG_REG =       					                      0x20

# SIS3316_ADC_CH1_4_PILEUP_CONFIG_REG =		        					0x1024
# SIS3316_ADC_CH5_8_PILEUP_CONFIG_REG =        							0x2024
# SIS3316_ADC_CH9_12_PILEUP_CONFIG_REG =       							0x3024
# SIS3316_ADC_CH13_16_PILEUP_CONFIG_REG	=		        				0x4024
PILEUP_CONFIG_REG =		        					                      0x24


# SIS3316_ADC_CH1_4_PRE_TRIGGER_DELAY_REG =       						0x1028
# SIS3316_ADC_CH5_8_PRE_TRIGGER_DELAY_REG =        						0x2028
# SIS3316_ADC_CH9_12_PRE_TRIGGER_DELAY_REG =      						0x3028
# SIS3316_ADC_CH13_16_PRE_TRIGGER_DELAY_REG	=       					0x4028
PRE_TRIGGER_DELAY_REG =       						                      0x28

# SIS3316_ADC_CH1_4_AVERAGE_CONFIGURATION_REG	=	        			0x102C # only SIS3316-16bit
# SIS3316_ADC_CH5_8_AVERAGE_CONFIGURATION_REG =		        			0x202C # only SIS3316-16bit
# SIS3316_ADC_CH9_12_AVERAGE_CONFIGURATION_REG =	       				0x302C # only SIS3316-16bit
# SIS3316_ADC_CH13_16_AVERAGE_CONFIGURATION_REG =   					0x402C # only SIS3316-16bit
# AVERAGE_CONFIGURATION_REG	=	        			                      0x2C # only SIS3316-16bit
# JRE: We don't have the 16 bit 3316s


# SIS3316_ADC_CH1_4_DATAFORMAT_CONFIG_REG =       						0x1030
# SIS3316_ADC_CH5_8_DATAFORMAT_CONFIG_REG = 	    					0x2030
# SIS3316_ADC_CH9_12_DATAFORMAT_CONFIG_REG =	    					0x3030
# SIS3316_ADC_CH13_16_DATAFORMAT_CONFIG_REG =	    					0x4030
DATAFORMAT_CONFIG_REG =       						                      0x30

# SIS3316_ADC_CH1_4_MAW_TEST_BUFFER_CONFIG_REG = 		        		0x1034
# SIS3316_ADC_CH5_8_MAW_TEST_BUFFER_CONFIG_REG = 	    				0x2034
# SIS3316_ADC_CH9_12_MAW_TEST_BUFFER_CONFIG_REG =	    				0x3034
# SIS3316_ADC_CH13_16_MAW_TEST_BUFFER_CONFIG_REG =		        		0x4034
MAW_TEST_BUFFER_CONFIG_REG = 		        			                  0x34


# SIS3316_ADC_CH1_4_INTERNAL_TRIGGER_DELAY_CONFIG_REG =	        		0x1038
# SIS3316_ADC_CH5_8_INTERNAL_TRIGGER_DELAY_CONFIG_REG =	          		0x2038
# SIS3316_ADC_CH9_12_INTERNAL_TRIGGER_DELAY_CONFIG_REG =	    		0x3038
# SIS3316_ADC_CH13_16_INTERNAL_TRIGGER_DELAY_CONFIG_REG =	    		0x4038
INTERNAL_TRIGGER_DELAY_CONFIG_REG =	        		                      0x38


# SIS3316_ADC_CH1_4_INTERNAL_GATE_LENGTH_CONFIG_REG =		        	0x103C
# SIS3316_ADC_CH5_8_INTERNAL_GATE_LENGTH_CONFIG_REG =	    			0x203C
# SIS3316_ADC_CH9_12_INTERNAL_GATE_LENGTH_CONFIG_REG =	    			0x303C
# SIS3316_ADC_CH13_16_INTERNAL_GATE_LENGTH_CONFIG_REG =     			0x403C
INTERNAL_GATE_LENGTH_CONFIG_REG =		        		                  0x3C


# SIS3316_ADC_CH1_FIR_TRIGGER_SETUP_REG =		        				0x1040
# SIS3316_ADC_CH2_FIR_TRIGGER_SETUP_REG =		    					0x1050
# SIS3316_ADC_CH3_FIR_TRIGGER_SETUP_REG =	    						0x1060
# SIS3316_ADC_CH4_FIR_TRIGGER_SETUP_REG =	    						0x1070
FIR_TRIGGER_SETUP_REG =		        					                  0x40
# JRE: This holds for every channel and sum trigger

# SIS3316_ADC_CH5_FIR_TRIGGER_SETUP_REG =	        					0x2040
# SIS3316_ADC_CH6_FIR_TRIGGER_SETUP_REG =	    						0x2050
# SIS3316_ADC_CH7_FIR_TRIGGER_SETUP_REG =	    						0x2060
# SIS3316_ADC_CH8_FIR_TRIGGER_SETUP_REG =	    						0x2070


# SIS3316_ADC_CH9_FIR_TRIGGER_SETUP_REG =		        				0x3040
# SIS3316_ADC_CH10_FIR_TRIGGER_SETUP_REG =  							0x3050
# SIS3316_ADC_CH11_FIR_TRIGGER_SETUP_REG =	    						0x3060
# SIS3316_ADC_CH12_FIR_TRIGGER_SETUP_REG =	    						0x3070


# SIS3316_ADC_CH13_FIR_TRIGGER_SETUP_REG =	    						0x4040
# SIS3316_ADC_CH14_FIR_TRIGGER_SETUP_REG =	    						0x4050
# SIS3316_ADC_CH15_FIR_TRIGGER_SETUP_REG =	    						0x4060
# SIS3316_ADC_CH16_FIR_TRIGGER_SETUP_REG =	    						0x4070

# SIS3316_ADC_CH1_4_SUM_FIR_TRIGGER_SETUP_REG	=       				    0x1080
# SIS3316_ADC_CH5_8_SUM_FIR_TRIGGER_SETUP_REG =	    					0x2080
# SIS3316_ADC_CH9_12_SUM_FIR_TRIGGER_SETUP_REG =    					0x3080
# SIS3316_ADC_CH13_16_SUM_FIR_TRIGGER_SETUP_REG	=       				0x4080


# ==JRE: Trigger Thresholds==
# SIS3316_ADC_CH1_FIR_TRIGGER_THRESHOLD_REG =     						0x1044
# SIS3316_ADC_CH2_FIR_TRIGGER_THRESHOLD_REG	=       					0x1054
# SIS3316_ADC_CH3_FIR_TRIGGER_THRESHOLD_REG	=       					0x1064
# SIS3316_ADC_CH4_FIR_TRIGGER_THRESHOLD_REG	=       					0x1074
FIR_TRIGGER_THRESHOLD_REG =     						                  0x44


# SIS3316_ADC_CH5_FIR_TRIGGER_THRESHOLD_REG =     						0x2044
# SIS3316_ADC_CH6_FIR_TRIGGER_THRESHOLD_REG	=       					0x2054
# SIS3316_ADC_CH7_FIR_TRIGGER_THRESHOLD_REG	=       					0x2064
# SIS3316_ADC_CH8_FIR_TRIGGER_THRESHOLD_REG	=       					0x2074

# SIS3316_ADC_CH9_FIR_TRIGGER_THRESHOLD_REG =     						0x3044
# SIS3316_ADC_CH10_FIR_TRIGGER_THRESHOLD_REG =  						0x3054
# SIS3316_ADC_CH11_FIR_TRIGGER_THRESHOLD_REG =  						0x3064
# SIS3316_ADC_CH12_FIR_TRIGGER_THRESHOLD_REG =  						0x3074

# SIS3316_ADC_CH13_FIR_TRIGGER_THRESHOLD_REG =    						0x4044
# SIS3316_ADC_CH14_FIR_TRIGGER_THRESHOLD_REG =  						0x4054
# SIS3316_ADC_CH15_FIR_TRIGGER_THRESHOLD_REG =  						0x4064
# SIS3316_ADC_CH16_FIR_TRIGGER_THRESHOLD_REG =  						0x4074

# SIS3316_ADC_CH1_4_SUM_FIR_TRIGGER_THRESHOLD_REG =       				0x1084
# SIS3316_ADC_CH5_8_SUM_FIR_TRIGGER_THRESHOLD_REG =    					0x2084
# SIS3316_ADC_CH9_12_SUM_FIR_TRIGGER_THRESHOLD_REG =    				0x3084
# SIS3316_ADC_CH13_16_SUM_FIR_TRIGGER_THRESHOLD_REG	=       			0x4084

# ==JRE: High Energy Thresholds==
# SIS3316_ADC_CH1_FIR_HIGH_ENERGY_THRESHOLD_REG =     					0x1048
# SIS3316_ADC_CH2_FIR_HIGH_ENERGY_THRESHOLD_REG	=       				0x1058
# SIS3316_ADC_CH3_FIR_HIGH_ENERGY_THRESHOLD_REG =      					0x1068
# SIS3316_ADC_CH4_FIR_HIGH_ENERGY_THRESHOLD_REG	=       				0x1078
FIR_HIGH_ENERGY_THRESHOLD_REG =     					                  0x48

# SIS3316_ADC_CH5_FIR_HIGH_ENERGY_THRESHOLD_REG =	        			0x2048
# SIS3316_ADC_CH6_FIR_HIGH_ENERGY_THRESHOLD_REG =	    				0x2058
# SIS3316_ADC_CH7_FIR_HIGH_ENERGY_THRESHOLD_REG =	    				0x2068
# SIS3316_ADC_CH8_FIR_HIGH_ENERGY_THRESHOLD_REG =	    				0x2078

# SIS3316_ADC_CH9_FIR_HIGH_ENERGY_THRESHOLD_REG =		        		0x3048
# SIS3316_ADC_CH10_FIR_HIGH_ENERGY_THRESHOLD_REG =		    			0x3058
# SIS3316_ADC_CH11_FIR_HIGH_ENERGY_THRESHOLD_REG =	    				0x3068
# SIS3316_ADC_CH12_FIR_HIGH_ENERGY_THRESHOLD_REG =	    				0x3078

# SIS3316_ADC_CH13_FIR_HIGH_ENERGY_THRESHOLD_REG =    					0x4048
# SIS3316_ADC_CH14_FIR_HIGH_ENERGY_THRESHOLD_REG =  					0x4058
# SIS3316_ADC_CH15_FIR_HIGH_ENERGY_THRESHOLD_REG =  					0x4068
# SIS3316_ADC_CH16_FIR_HIGH_ENERGY_THRESHOLD_REG =  					0x4078

# SIS3316_ADC_CH1_4_SUM_FIR_HIGH_ENERGY_THRESHOLD_REG =       			0x1088
# SIS3316_ADC_CH5_8_SUM_FIR_HIGH_ENERGY_THRESHOLD_REG = 				0x2088
# SIS3316_ADC_CH9_12_SUM_FIR_HIGH_ENERGY_THRESHOLD_REG =    			0x3088
# SIS3316_ADC_CH13_16_SUM_FIR_HIGH_ENERGY_THRESHOLD_REG	=       		0x4088


# SIS3316_ADC_CH1_4_TRIGGER_STATISTIC_COUNTER_MODE_REG =      			0x1090
# SIS3316_ADC_CH5_8_TRIGGER_STATISTIC_COUNTER_MODE_REG =    			0x2090
# SIS3316_ADC_CH9_12_TRIGGER_STATISTIC_COUNTER_MODE_REG =	       		0x3090
# SIS3316_ADC_CH13_16_TRIGGER_STATISTIC_COUNTER_MODE_REG =	    		0x4090
TRIGGER_STATISTIC_COUNTER_MODE_REG =      			                      0x90


# SIS3316_ADC_CH1_4_PEAK_CHARGE_CONFIGURATION_REG =	        			0x1094
# SIS3316_ADC_CH5_8_PEAK_CHARGE_CONFIGURATION_REG =           			0x2094
# SIS3316_ADC_CH9_12_PEAK_CHARGE_CONFIGURATION_REG =         			0x3094
# SIS3316_ADC_CH13_16_PEAK_CHARGE_CONFIGURATION_REG =	    			0x4094
SIS3316_ADC_CH1_4_PEAK_CHARGE_CONFIGURATION_REG =	        			  0x94

# SIS3316_ADC_CH1_4_EXTENDED_RAW_DATA_BUFFER_CONFIG_REG =	        	0x1098
# SIS3316_ADC_CH5_8_EXTENDED_RAW_DATA_BUFFER_CONFIG_REG =	    		0x2098
# SIS3316_ADC_CH9_12_EXTENDED_RAW_DATA_BUFFER_CONFIG_REG =	    		0x3098
# SIS3316_ADC_CH13_16_EXTENDED_RAW_DATA_BUFFER_CONFIG_REG	=   		0x4098
EXTENDED_RAW_DATA_BUFFER_CONFIG_REG =	        		                  0x98


# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE1_CONFIG_REG =	    				0x10A0
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE1_CONFIG_REG = 	           			0x20A0
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE1_CONFIG_REG =	           			0x30A0
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE1_CONFIG_REG =	    			0x40A0
ACCUMULATOR_GATE1_CONFIG_REG =	    				                      0xA0

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE2_CONFIG_REG =    					0x10A4
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE2_CONFIG_REG =       				0x20A4
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE2_CONFIG_REG =      				0x30A4
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE2_CONFIG_REG =    				0x40A4
ACCUMULATOR_GATE2_CONFIG_REG =    					                      0xA4

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE3_CONFIG_REG =    					0x10A8
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE3_CONFIG_REG =       				0x20A8
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE3_CONFIG_REG =     				0x30A8
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE3_CONFIG_REG =        			0x40A8
ACCUMULATOR_GATE3_CONFIG_REG =    					                      0xA8

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE4_CONFIG_REG =    					0x10AC
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE4_CONFIG_REG =       				0x20AC
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE4_CONFIG_REG =     				0x30AC
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE4_CONFIG_REG =    				0x40AC
ACCUMULATOR_GATE4_CONFIG_REG =    					                      0xAC

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE5_CONFIG_REG =    					0x10B0
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE5_CONFIG_REG =        				0x20B0
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE5_CONFIG_REG =     				0x30B0
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE5_CONFIG_REG =    				0x40B0
ACCUMULATOR_GATE5_CONFIG_REG =    					                      0xB0

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE6_CONFIG_REG =    					0x10B4
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE6_CONFIG_REG =        				0x2004
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE6_CONFIG_REG =      				0x30B4
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE6_CONFIG_REG =    				0x40B4
ACCUMULATOR_GATE6_CONFIG_REG =    					                      0xB4

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE7_CONFIG_REG =       					0x10B8
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE7_CONFIG_REG =        				0x20B8
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE7_CONFIG_REG =     				0x30B8
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE7_CONFIG_REG =    				0x40B8
ACCUMULATOR_GATE7_CONFIG_REG =       					                  0xB8

# SIS3316_ADC_CH1_4_ACCUMULATOR_GATE8_CONFIG_REG =    					0x10BC
# SIS3316_ADC_CH5_8_ACCUMULATOR_GATE8_CONFIG_REG =       				0x20BC
# SIS3316_ADC_CH9_12_ACCUMULATOR_GATE8_CONFIG_REG =      				0x30BC
# SIS3316_ADC_CH13_16_ACCUMULATOR_GATE8_CONFIG_REG =    				0x40BC
ACCUMULATOR_GATE8_CONFIG_REG =    					                      0xBC

# ==JRE: FIR (Long) Shaper Setup, offset is 4==
# SIS3316_ADC_CH1_FIR_ENERGY_SETUP_REG =      							0x10C0    # //  add 30.05.2013
# SIS3316_ADC_CH2_FIR_ENERGY_SETUP_REG =    							0x10C4    # //  add 30.05.2013
# SIS3316_ADC_CH3_FIR_ENERGY_SETUP_REG =    							0x10C8    # //  add 30.05.2013
# SIS3316_ADC_CH4_FIR_ENERGY_SETUP_REG =    							0x10CC    # //  add 30.05.2013
FIR_ENERGY_SETUP_REG =      							                  0xC0    # //  add 30.05.2013

# SIS3316_ADC_CH5_FIR_ENERGY_SETUP_REG =      							0x20C0    # //  add 30.05.2013
# SIS3316_ADC_CH6_FIR_ENERGY_SETUP_REG =    							0x20C4    # //  add 30.05.2013
# SIS3316_ADC_CH7_FIR_ENERGY_SETUP_REG =    							0x20C8    # //  add 30.05.2013
# SIS3316_ADC_CH8_FIR_ENERGY_SETUP_REG =    							0x20CC    # //  add 30.05.2013

# SIS3316_ADC_CH9_FIR_ENERGY_SETUP_REG =      							0x30C0    # //  add 30.05.2013
# SIS3316_ADC_CH10_FIR_ENERGY_SETUP_REG =     							0x30C4    # //  add 30.05.2013
# SIS3316_ADC_CH11_FIR_ENERGY_SETUP_REG	=       						0x30C8    # //  add 30.05.2013
# SIS3316_ADC_CH12_FIR_ENERGY_SETUP_REG	=       						0x30CC    # //  add 30.05.2013

# SIS3316_ADC_CH13_FIR_ENERGY_SETUP_REG =     							0x40C0    # //  add 30.05.2013
# SIS3316_ADC_CH14_FIR_ENERGY_SETUP_REG	=       						0x40C4    # //  add 30.05.2013
# SIS3316_ADC_CH15_FIR_ENERGY_SETUP_REG	=       						0x40C8    # //  add 30.05.2013
# SIS3316_ADC_CH16_FIR_ENERGY_SETUP_REG	=       						0x40CC    # //  add 30.05.2013

# ==JRE: Histogram Configs, offset is 4==
# SIS3316_ADC_CH1_HISTOGRAM_CONF_REG =    								0x10D0 #   //  add 30.10.2013
# SIS3316_ADC_CH2_HISTOGRAM_CONF_REG =	    							0x10D4 #   //  add 30.10.2013
# SIS3316_ADC_CH3_HISTOGRAM_CONF_REG =	   	    						0x10D8 #   //  add 30.10.2013
# SIS3316_ADC_CH4_HISTOGRAM_CONF_REG =	    							0x10DC #   //  add 30.10.2013
HISTOGRAM_CONF_REG =    								                  0xD0 #   //  add 30.10.2013

# SIS3316_ADC_CH5_HISTOGRAM_CONF_REG =    								0x20D0 #   //  add 30.10.2013
# SIS3316_ADC_CH6_HISTOGRAM_CONF_REG =    								0x20D4 #   //  add 30.10.2013
# SIS3316_ADC_CH7_HISTOGRAM_CONF_REG =  								0x20D8 #   //  add 30.10.2013
# SIS3316_ADC_CH8_HISTOGRAM_CONF_REG =  								0x20DC #   //  add 30.10.2013

# SIS3316_ADC_CH9_HISTOGRAM_CONF_REG =	    							0x30D0    #//  add 30.10.2013
# SIS3316_ADC_CH10_HISTOGRAM_CONF_REG =	    							0x30D4    //  add 30.10.2013
# SIS3316_ADC_CH11_HISTOGRAM_CONF_REG =		    						0x30D8    //  add 30.10.2013
# SIS3316_ADC_CH12_HISTOGRAM_CONF_REG = 								0x30DC    //  add 30.10.2013

# SIS3316_ADC_CH13_HISTOGRAM_CONF_REG =      							0x40D0    # //  add 30.10.2013
# SIS3316_ADC_CH14_HISTOGRAM_CONF_REG = 								0x40D4    #//  add 30.10.2013
# SIS3316_ADC_CH15_HISTOGRAM_CONF_REG = 								0x40D8    #//  add 30.10.2013
# SIS3316_ADC_CH16_HISTOGRAM_CONF_REG = 								0x40DC    #//  add 30.10.2013


# * ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** * * /

# *ADC FPGA
# Read registers *

# SIS3316_ADC_CH1_4_FIRMWARE_REG =         								0x1100  # rd only */
# SIS3316_ADC_CH5_8_FIRMWARE_REG =         								0x2100  # rd only */
# SIS3316_ADC_CH9_12_FIRMWARE_REG =       								0x3100  # rd only */
# SIS3316_ADC_CH13_16_FIRMWARE_REG =      								0x4100  # rd only */
FIRMWARE_REG =         								                     0x100  # rd only */

# SIS3316_ADC_CH1_4_STATUS_REG =       	    							0x1104  # rd only */
# SIS3316_ADC_CH5_8_STATUS_REG =           								0x2104  # rd only */
# SIS3316_ADC_CH9_12_STATUS_REG =         								0x3104  # rd only */
# SIS3316_ADC_CH13_16_STATUS_REG =       								0x4104  # rd only */
STATUS_REG =       	    							                     0x104  # rd only */

# ==JRE: On the to do list, this register lets you read the DAC Offset ==
# SIS3316_ADC_CH1_4_DAC_OFFSET_READBACK_REG =     						0x1108
# SIS3316_ADC_CH5_8_DAC_OFFSET_READBACK_REG =     						0x2108
# SIS3316_ADC_CH9_12_DAC_OFFSET_READBACK_REG =    						0x3108
# SIS3316_ADC_CH13_16_DAC_OFFSET_READBACK_REG	=       				0x4108
DAC_OFFSET_READBACK_REG =     						                     0x108

# SIS3316_ADC_CH1_4_SPI_READBACK_REG =    								0x110C
# SIS3316_ADC_CH5_8_SPI_READBACK_REG =       							0x210C
# SIS3316_ADC_CH9_12_SPI_READBACK_REG =      							0x310C
# SIS3316_ADC_CH13_16_SPI_READBACK_REG =    							0x410C
SPI_READBACK_REG =    								                     0x10C


# SIS3316_ADC_CH1_ACTUAL_SAMPLE_ADDRESS_REG =     						0x1110  # rd only */
# SIS3316_ADC_CH2_ACTUAL_SAMPLE_ADDRESS_REG =     						0x1114  # rd only */
# SIS3316_ADC_CH3_ACTUAL_SAMPLE_ADDRESS_REG	=       					0x1118  # rd only */
# SIS3316_ADC_CH4_ACTUAL_SAMPLE_ADDRESS_REG	=       					0x111C  # rd only */
ACTUAL_SAMPLE_ADDRESS_REG =     						                 0x110  # rd only */

# SIS3316_ADC_CH5_ACTUAL_SAMPLE_ADDRESS_REG	=	           				0x2110  #  rd only */
# SIS3316_ADC_CH6_ACTUAL_SAMPLE_ADDRESS_REG	=	           				0x2114  #  rd only */
# SIS3316_ADC_CH7_ACTUAL_SAMPLE_ADDRESS_REG	=	        				0x2118  #  rd only */
# SIS3316_ADC_CH8_ACTUAL_SAMPLE_ADDRESS_REG	=	        				0x211C  #  rd only */

# SIS3316_ADC_CH9_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x3110  #  rd only */
# SIS3316_ADC_CH10_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x3114  #  rd only */
# SIS3316_ADC_CH11_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x3118  #  rd only */
# SIS3316_ADC_CH12_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x311C  #  rd only */

# SIS3316_ADC_CH13_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x4110  #  rd only */
# SIS3316_ADC_CH14_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x4114  #  rd only */
# SIS3316_ADC_CH15_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x4118  #  rd only */
# SIS3316_ADC_CH16_ACTUAL_SAMPLE_ADDRESS_REG =	    					0x411C  #  rd only */


# SIS3316_ADC_CH1_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =      				0x1120
# SIS3316_ADC_CH2_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =  	    			0x1124
# SIS3316_ADC_CH3_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =  		    		0x1128
# SIS3316_ADC_CH4_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =  			    	0x112C
PREVIOUS_BANK_SAMPLE_ADDRESS_REG =      				                 0x120

# SIS3316_ADC_CH5_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =  			    	0x2120
# SIS3316_ADC_CH6_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =  			    	0x2124
# SIS3316_ADC_CH7_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =			    	0x2128
# SIS3316_ADC_CH8_PREVIOUS_BANK_SAMPLE_ADDRESS_REG =   			    	0x212C

# SIS3316_ADC_CH9_PREVIOUS_BANK _SAMPLE_ADDRESS_REG	=   		    	0x3120
# SIS3316_ADC_CH10_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x3124
# SIS3316_ADC_CH11_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x3128
# SIS3316_ADC_CH12_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x312C

# SIS3316_ADC_CH13_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x4120
# SIS3316_ADC_CH14_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x4124
# SIS3316_ADC_CH15_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x4128
# SIS3316_ADC_CH16_PREVIOUS_BANK_SAMPLE_ADDRESS_REG	=   		    	0x412C


# SIS3316_ADC_CH1_4_PPS_UPPER_TIMESTAMP_LATCH_REG =   				    0x1130
# SIS3316_ADC_CH1_4_PPS_LOWER_TIMESTAMP_LATCH_REG =   				    0x1134
PPS_UPPER_TIMESTAMP_LATCH_REG =   				                         0x130
PPS_LOWER_TIMESTAMP_LATCH_REG =   				                         0x134

# SIS3316_ADC_CH5_8_PPS_UPPER_TIMESTAMP_LATCH_REG =   			    	0x2130
# SIS3316_ADC_CH5_8_PPS_LOWER_TIMESTAMP_LATCH_REG =   			    	0x2134

# SIS3316_ADC_CH9_12_PPS_UPPER_TIMESTAMP_LATCH_REG =   	    			0x3130
# SIS3316_ADC_CH9_12_PPS_LOWER_TIMESTAMP_LATCH_REG =	    			0x3134
# SIS3316_ADC_CH13_16_PPS_UPPER_TIMESTAMP_LATCH_REG =	    			0x4130
# SIS3316_ADC_CH13_16_PPS_LOWER_TIMESTAMP_LATCH_REG =	    			0x4134


#  * ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** * * /

# SIS3316_FPGA_ADC1_REG_BASE =					  		    			0x1000  # JRE - Moved to hardware_constants
# SIS3316_FPGA_ADC2_REG_BASE =					  		    			0x2000
# SIS3316_FPGA_ADC3_REG_BASE =					  		    			0x3000
# SIS3316_FPGA_ADC4_REG_BASE =    				  		    			0x4000

# SIS3316_FPGA_ADC_REG_OFFSET		    			  					0x1000  # JRE - Moved to hardware_constants


# SIS3316_FPGA_ADC1_MEM_BASE =			    		  					0x100000   # JRE - Moved to hardware_constants
# SIS3316_FPGA_ADC2_MEM_BASE =				    	  					0x200000
# SIS3316_FPGA_ADC3_MEM_BASE =					      					0x300000
# SIS3316_FPGA_ADC4_MEM_BASE =					  	    				0x400000

# SIS3316_FPGA_ADC_MEM_OFFSET =					  		        		0x100000    # JRE - Moved to hardware_constants

# ==JRE: Good to Know==
# SIS3316_ADC_MEMORY_BANK_32BIT_SIZE =			    	  				0xFEFFFF
# MAX_NUMBER_LWORDS_64MBYTE =     										0x1000000   # 64MByte */


# * ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** ** * * /
#  add 30.05.2013
# == JRE: Add these as thresholds==
FIR_ENERGY_MAX_PEAKING =                                    			0x7fe
FIR_ENERGY_MIN_PEAKING =                                       			2

FIR_ENERGY_MAX_GAP =                                           			0x1fe
FIR_ENERGY_MIN_GAP =                                    				2

FIR_ENERGY_MAX_TAU_TABLE =                                       		0x3
FIR_ENERGY_MAX_TAU_FACTOR =                                        		0x3f
FIR_ENERGY_MAX_ADD_AVERAGE =                                       		3

# add 30.05.2013

ACCUMULATOR_MAX_START_INDEX =                                    		0xFFFF
ACCUMULATOR_MAX_LENGTH =                                      			0x1FF
