// Seed: 795346450
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  assign id_1 = id_0 & id_0;
  logic id_3;
endmodule
