HDP_MEM_COHERENCY_FLUSH_CNTL,VAR_0
PACKET3,FUNC_0
PACKET3_PFP_SYNC_ME,VAR_1
PACKET3_WAIT_REG_MEM,VAR_2
PACKET3_WRITE_DATA,VAR_3
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_4
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_5
VM_INVALIDATE_REQUEST,VAR_6
WAIT_REG_MEM_ENGINE,FUNC_1
WAIT_REG_MEM_FUNCTION,FUNC_2
WRITE_DATA_DST_SEL,FUNC_3
WRITE_DATA_ENGINE_SEL,FUNC_4
radeon_ring_write,FUNC_5
si_vm_flush,FUNC_6
rdev,VAR_7
ring,VAR_8
vm_id,VAR_9
pd_addr,VAR_10
