INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD/ADDERS/ADDERS.srcs/sources_1/new/FA_STR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_STR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD/ADDERS/ADDERS.srcs/sources_1/new/FOURBIT_ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOURBIT_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD/ADDERS/ADDERS.srcs/sources_1/new/HA_DF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_DF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD/ADDERS/ADDERS.srcs/sim_1/new/Fourbit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOURBIT_ADDER_TB
