// Seed: 143642660
module module_0 ();
  logic id_1 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    output supply0 id_8,
    input supply0 id_9,
    output supply1 id_10
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wire id_2,
    input  wor  id_3,
    input  wand id_4,
    input  tri0 id_5
);
  wire id_7 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
