

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Tue Apr 25 20:30:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 18 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load"   --->   Operation 20 'read' 'x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln10_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln10"   --->   Operation 21 'read' 'select_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%idxprom11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %idxprom11"   --->   Operation 22 'read' 'idxprom11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i_1"   --->   Operation 23 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv"   --->   Operation 24 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 %indvars_iv_read, i64 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 29 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %k_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 30 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [4/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 31 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (1.68ns)   --->   "%icmp_ln10 = icmp_slt  i64 %k_1, i64 %select_ln10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 32 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.inc14.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 33 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 34 [3/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 34 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 35 [2/4] (1.82ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 35 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.82> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 36 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln11_1 = mul i14 %trunc_ln11, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 36 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.46ns)   --->   "%add_ln11 = add i14 %mul_ln11_1, i14 %i_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 37 'add' 'add_ln11' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.46ns)   --->   "%add_ln11_1 = add i14 %mul_ln11_1, i14 %idxprom11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 38 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i14 %add_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 39 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 40 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i14 %add_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 41 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 42 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 44 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.66ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 45 'load' 'A_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 46 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 46 'icmp' 'addr_cmp' <Predicate = (!icmp_ln10)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 47 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.66ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 48 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 49 [1/1] (1.68ns)   --->   "%addr_cmp11 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 49 'icmp' 'addr_cmp11' <Predicate = (!icmp_ln10)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln11 = store i64 %zext_ln11_1, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 50 'store' 'store_ln11' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 51 'load' 'reuse_reg_load' <Predicate = (!icmp_ln10 & addr_cmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (2.66ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 53 [1/1] (0.63ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 53 'select' 'reuse_select' <Predicate = (!icmp_ln10)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/2] (2.66ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 54 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 55 [1/1] (1.98ns)   --->   "%add_ln10 = add i64 %k_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 55 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln10 = store i64 %add_ln10, i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 56 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 57 [5/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 57 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 58 [4/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 58 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 59 [3/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 59 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 60 [2/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 60 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 61 [1/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 61 'mul' 'mul_ln11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.81>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i32 %reuse_reg"   --->   Operation 62 'load' 'reuse_reg_load_1' <Predicate = (addr_cmp11)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln11)   --->   "%reuse_select12 = select i1 %addr_cmp11, i32 %reuse_reg_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 63 'select' 'reuse_select12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln11 = sub i32 %reuse_select12, i32 %mul_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 64 'sub' 'sub_ln11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (1.02ns)   --->   "%store_ln11 = store i32 %sub_ln11, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = true> <Delay = 1.02>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 66 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (2.66ns)   --->   "%store_ln11 = store i32 %sub_ln11, i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11]   --->   Operation 67 'store' 'store_ln11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:10]   --->   Operation 68 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('k') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_read' on local variable 'k' [16]  (1.03 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'load' operation ('k', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) on local variable 'k' [21]  (0 ns)
	'mul' operation of DSP[23] ('mul_ln11_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [23]  (1.82 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln11_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [23]  (1.82 ns)

 <State 4>: 1.82ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln11_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [23]  (1.82 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln11_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [23]  (0 ns)
	'add' operation ('add_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [24]  (1.46 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [26]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) on array 'A' [37]  (2.66 ns)

 <State 7>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) on array 'A' [37]  (2.66 ns)
	'select' operation ('reuse_select', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [39]  (0.631 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [40]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [40]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [40]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [40]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [40]  (3.35 ns)

 <State 13>: 2.81ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load_1') on local variable 'reuse_reg' [41]  (0 ns)
	'select' operation ('reuse_select12', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [45]  (0 ns)
	'sub' operation ('sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) [46]  (1.78 ns)
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) of variable 'sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11 on local variable 'reuse_reg' [48]  (1.03 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11) of variable 'sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/src/triangular.cpp:11 on array 'A' [47]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
