Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Fri Sep 27 12:28:25 2024
| Host             : DESKTOP-F0SHCEQ running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcvu9p-flga2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.630        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.158        |
| Device Static (W)        | 2.472        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |        5 |       --- |             --- |
| CLB Logic                |     0.012 |    13426 |       --- |             --- |
|   LUT as Logic           |     0.008 |     4222 |   1182240 |            0.36 |
|   LUT as Distributed RAM |     0.003 |      152 |    591840 |            0.03 |
|   LUT as Shift Register  |     0.001 |      353 |    591840 |            0.06 |
|   Register               |    <0.001 |     5626 |   2364480 |            0.24 |
|   CARRY8                 |    <0.001 |       77 |    147780 |            0.05 |
|   Others                 |    <0.001 |     1356 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      237 |   1182240 |            0.02 |
| Signals                  |     0.011 |     9370 |       --- |             --- |
| Block RAM                |     0.012 |     23.5 |      2160 |            1.09 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| I/O                      |     0.003 |        9 |       832 |            1.08 |
| Static Power             |     2.472 |          |           |                 |
| Total                    |     2.630 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.877 |       0.066 |      0.810 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.263 |       0.001 |      0.262 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.016 |       0.001 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.705 |       0.054 |      0.651 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.186 |       0.002 |      0.185 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
| default_250mhz_clk1_clk_p                                                                           | default_250mhz_clk1_clk_p                                         |             4.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| design_1_wrapper                |     0.158 |
|   dbg_hub                       |     0.002 |
|     inst                        |     0.002 |
|       BSCANID.u_xsdbm_id        |     0.002 |
|   design_1_i                    |     0.155 |
|     axi_bram_ctrl_0             |     0.002 |
|       U0                        |     0.002 |
|     axi_bram_ctrl_0_bram        |     0.007 |
|       U0                        |     0.007 |
|     clk_wiz_1                   |     0.101 |
|       inst                      |     0.101 |
|     hier_0                      |     0.012 |
|       microblaze_0              |     0.011 |
|       microblaze_0_local_memory |     0.001 |
|     hier_1                      |     0.012 |
|       microblaze_0              |     0.011 |
|       microblaze_0_local_memory |     0.001 |
|     smartconnect_0              |     0.006 |
|       inst                      |     0.006 |
|     system_ila_0                |     0.015 |
|       inst                      |     0.015 |
+---------------------------------+-----------+


