Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 10:42:39 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/10_4_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.307        0.000                      0                33788        0.012        0.000                      0                33788        2.225        0.000                       0                 36502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.307        0.000                      0                33788        0.012        0.000                      0                33788        2.225        0.000                       0                 36502  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 denselayer2/output_data_reg[28][9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.600ns (17.109%)  route 2.907ns (82.891%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 7.314 - 5.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.868ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.787ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.602     0.602 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.602    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.602 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.325     0.927    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.955 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=36526, routed)       1.892     2.847    denselayer2/CLK
    SLICE_X120Y355       FDCE                                         r  denselayer2/output_data_reg[28][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y355       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     2.916 r  denselayer2/output_data_reg[28][9]/Q
                         net (fo=79, routed)          1.692     4.608    relulayer2/data_out_reg[6]_26[9]
    SLICE_X84Y367        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.143     4.751 f  relulayer2/data_out[6]_i_1__45/O
                         net (fo=92, routed)          0.955     5.706    denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/dense3_input_data[3][6]
    SLICE_X107Y350       LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.103     5.809 r  denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out[8]_i_3__266/O
                         net (fo=2, routed)           0.194     6.003    denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out[8]_i_3__266_n_0
    SLICE_X107Y350       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.085 r  denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out[8]_i_10__269/O
                         net (fo=1, routed)           0.019     6.104    denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out[8]_i_10__269_n_0
    SLICE_X107Y350       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.100     6.204 r  denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[8]_i_1__303/CO[7]
                         net (fo=1, routed)           0.023     6.227    denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[8]_i_1__303_n_0
    SLICE_X107Y351       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.103     6.330 r  denselayer2/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[15]_i_1__932/O[5]
                         net (fo=1, routed)           0.024     6.354    denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[15]_0[8]
    SLICE_X107Y351       FDRE                                         r  denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AY9                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.397     5.397 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.397    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.289     5.686    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=36526, routed)       1.604     7.314    denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/CLK
    SLICE_X107Y351       FDRE                                         r  denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[14]/C
                         clock pessimism              0.358     7.673    
                         clock uncertainty           -0.035     7.637    
    SLICE_X107Y351       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.023     7.660    denselayer3/INPUT_SIZE_rows[28].OUTPUT_SIZE_cols[16].sa/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 denselayer2/sum_all/col_trees[23].column_tree/genblk2[2].genblk1[18].tree_reg[18][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      1.244ns (routing 0.523ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.582ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.301     0.301 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.301    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.301 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.149     0.450    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.467 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=36526, routed)       1.244     1.711    denselayer2/sum_all/col_trees[23].column_tree/CLK
    SLICE_X153Y356       FDRE                                         r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[2].genblk1[18].tree_reg[18][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y356       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.750 r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[2].genblk1[18].tree_reg[18][6]/Q
                         net (fo=3, routed)           0.081     1.831    denselayer2/sum_all/col_trees[23].column_tree/genblk2[2].genblk1[18].tree_reg[18]_182[6]
    SLICE_X153Y360       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.854 r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree[4][7]_i_9__0/O
                         net (fo=1, routed)           0.008     1.862    denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree[4][7]_i_9__0_n_0
    SLICE_X153Y360       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.879 r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree_reg[4][7]_i_1__0/O[7]
                         net (fo=1, routed)           0.007     1.886    denselayer2/sum_all/col_trees[23].column_tree/p_19_out[7]
    SLICE_X153Y360       FDRE                                         r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.488     0.488 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.488    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.183     0.671    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.690 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=36526, routed)       1.420     2.110    denselayer2/sum_all/col_trees[23].column_tree/CLK
    SLICE_X153Y360       FDRE                                         r  denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree_reg[4][7]/C
                         clock pessimism             -0.281     1.828    
    SLICE_X153Y360       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.874    denselayer2/sum_all/col_trees[23].column_tree/genblk2[1].genblk1[4].tree_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X147Y327  denselayer2/INPUT_SIZE_rows[59].OUTPUT_SIZE_cols[29].sa/data_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X134Y255  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[9].sa/data_out_reg[6]/C



