ARM GAS  /tmp/ccpQ47Gi.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.comm	htim12,64,4
  18              		.section	.text.HAL_InitTick,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_InitTick
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_InitTick:
  27              	.LFB130:
  28              		.file 1 "Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c"
   1:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
   3:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @file    stm32f4xx_hal_timebase_TIM.c 
   5:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @attention
   8:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
   9:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  12:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  17:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  19:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  21:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal.h"
  23:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal_tim.h"
  24:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****  
  25:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim12; 
  30:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  /tmp/ccpQ47Gi.s 			page 2


  31:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  33:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  34:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM12 as a time base source. 
  35:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  36:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         Tick interrupt priority. 
  37:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  39:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  42:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** {
  29              		.loc 1 43 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 8CB0     		sub	sp, sp, #48
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
  44:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  45:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  45              		.loc 1 45 0
  46 0008 0023     		movs	r3, #0
  47 000a FB62     		str	r3, [r7, #44]
  46:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  48              		.loc 1 46 0
  49 000c 0023     		movs	r3, #0
  50 000e BB62     		str	r3, [r7, #40]
  47:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  48:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  49:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /*Configure the TIM12 IRQ priority */
  50:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0); 
  51              		.loc 1 50 0
  52 0010 0022     		movs	r2, #0
  53 0012 7968     		ldr	r1, [r7, #4]
  54 0014 2B20     		movs	r0, #43
  55 0016 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  51:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  52:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable the TIM12 global Interrupt */
  53:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn); 
  56              		.loc 1 53 0
  57 001a 2B20     		movs	r0, #43
  58 001c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  59              	.LBB2:
  54:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  55:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM12 clock */
  56:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM12_CLK_ENABLE();
ARM GAS  /tmp/ccpQ47Gi.s 			page 3


  60              		.loc 1 56 0
  61 0020 0023     		movs	r3, #0
  62 0022 FB60     		str	r3, [r7, #12]
  63 0024 1F4B     		ldr	r3, .L5
  64 0026 1B6C     		ldr	r3, [r3, #64]
  65 0028 1E4A     		ldr	r2, .L5
  66 002a 43F04003 		orr	r3, r3, #64
  67 002e 1364     		str	r3, [r2, #64]
  68 0030 1C4B     		ldr	r3, .L5
  69 0032 1B6C     		ldr	r3, [r3, #64]
  70 0034 03F04003 		and	r3, r3, #64
  71 0038 FB60     		str	r3, [r7, #12]
  72 003a FB68     		ldr	r3, [r7, #12]
  73              	.LBE2:
  57:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  58:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  59:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  74              		.loc 1 59 0
  75 003c 07F11002 		add	r2, r7, #16
  76 0040 07F11403 		add	r3, r7, #20
  77 0044 1146     		mov	r1, r2
  78 0046 1846     		mov	r0, r3
  79 0048 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  60:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  61:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute TIM12 clock */
  62:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  80              		.loc 1 62 0
  81 004c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  82 0050 0346     		mov	r3, r0
  83 0052 5B00     		lsls	r3, r3, #1
  84 0054 FB62     		str	r3, [r7, #44]
  63:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****    
  64:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  65:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  85              		.loc 1 65 0
  86 0056 FB6A     		ldr	r3, [r7, #44]
  87 0058 134A     		ldr	r2, .L5+4
  88 005a A2FB0323 		umull	r2, r3, r2, r3
  89 005e 9B0C     		lsrs	r3, r3, #18
  90 0060 013B     		subs	r3, r3, #1
  91 0062 BB62     		str	r3, [r7, #40]
  66:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  67:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIM12 */
  68:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim12.Instance = TIM12;
  92              		.loc 1 68 0
  93 0064 114B     		ldr	r3, .L5+8
  94 0066 124A     		ldr	r2, .L5+12
  95 0068 1A60     		str	r2, [r3]
  69:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  70:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  71:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Period = [(TIM12CLK/1000) - 1]. to have a (1/1000) s time base.
  72:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  73:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  74:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Counter direction = Up
  75:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  76:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim12.Init.Period = (1000000 / 1000) - 1;
  96              		.loc 1 76 0
ARM GAS  /tmp/ccpQ47Gi.s 			page 4


  97 006a 104B     		ldr	r3, .L5+8
  98 006c 40F2E732 		movw	r2, #999
  99 0070 DA60     		str	r2, [r3, #12]
  77:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim12.Init.Prescaler = uwPrescalerValue;
 100              		.loc 1 77 0
 101 0072 0E4A     		ldr	r2, .L5+8
 102 0074 BB6A     		ldr	r3, [r7, #40]
 103 0076 5360     		str	r3, [r2, #4]
  78:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim12.Init.ClockDivision = 0;
 104              		.loc 1 78 0
 105 0078 0C4B     		ldr	r3, .L5+8
 106 007a 0022     		movs	r2, #0
 107 007c 1A61     		str	r2, [r3, #16]
  79:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 108              		.loc 1 79 0
 109 007e 0B4B     		ldr	r3, .L5+8
 110 0080 0022     		movs	r2, #0
 111 0082 9A60     		str	r2, [r3, #8]
  80:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 112              		.loc 1 80 0
 113 0084 0948     		ldr	r0, .L5+8
 114 0086 FFF7FEFF 		bl	HAL_TIM_Base_Init
 115 008a 0346     		mov	r3, r0
 116 008c 002B     		cmp	r3, #0
 117 008e 04D1     		bne	.L2
  81:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  82:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  83:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim12);
 118              		.loc 1 83 0
 119 0090 0648     		ldr	r0, .L5+8
 120 0092 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 121 0096 0346     		mov	r3, r0
 122 0098 00E0     		b	.L4
 123              	.L2:
  84:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
  85:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   
  86:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Return function status */
  87:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   return HAL_ERROR;
 124              		.loc 1 87 0
 125 009a 0123     		movs	r3, #1
 126              	.L4:
  88:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 127              		.loc 1 88 0 discriminator 1
 128 009c 1846     		mov	r0, r3
 129 009e 3037     		adds	r7, r7, #48
 130              	.LCFI3:
 131              		.cfi_def_cfa_offset 8
 132 00a0 BD46     		mov	sp, r7
 133              	.LCFI4:
 134              		.cfi_def_cfa_register 13
 135              		@ sp needed
 136 00a2 80BD     		pop	{r7, pc}
 137              	.L6:
 138              		.align	2
 139              	.L5:
 140 00a4 00380240 		.word	1073887232
 141 00a8 83DE1B43 		.word	1125899907
ARM GAS  /tmp/ccpQ47Gi.s 			page 5


 142 00ac 00000000 		.word	htim12
 143 00b0 00180040 		.word	1073747968
 144              		.cfi_endproc
 145              	.LFE130:
 147              		.section	.text.HAL_SuspendTick,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_SuspendTick
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu fpv4-sp-d16
 155              	HAL_SuspendTick:
 156              	.LFB131:
  89:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  90:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  91:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  92:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM12 update interrupt.
  93:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
  94:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
  95:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  96:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  97:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 157              		.loc 1 97 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 80B4     		push	{r7}
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 7, -4
 166 0002 00AF     		add	r7, sp, #0
 167              	.LCFI6:
 168              		.cfi_def_cfa_register 7
  98:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Disable TIM12 update Interrupt */
  99:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim12, TIM_IT_UPDATE);                                                  
 169              		.loc 1 99 0
 170 0004 064B     		ldr	r3, .L8
 171 0006 1B68     		ldr	r3, [r3]
 172 0008 DA68     		ldr	r2, [r3, #12]
 173 000a 054B     		ldr	r3, .L8
 174 000c 1B68     		ldr	r3, [r3]
 175 000e 22F00102 		bic	r2, r2, #1
 176 0012 DA60     		str	r2, [r3, #12]
 100:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 177              		.loc 1 100 0
 178 0014 00BF     		nop
 179 0016 BD46     		mov	sp, r7
 180              	.LCFI7:
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 0018 5DF8047B 		ldr	r7, [sp], #4
 184              	.LCFI8:
 185              		.cfi_restore 7
 186              		.cfi_def_cfa_offset 0
 187 001c 7047     		bx	lr
 188              	.L9:
ARM GAS  /tmp/ccpQ47Gi.s 			page 6


 189 001e 00BF     		.align	2
 190              	.L8:
 191 0020 00000000 		.word	htim12
 192              		.cfi_endproc
 193              	.LFE131:
 195              		.section	.text.HAL_ResumeTick,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_ResumeTick
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	HAL_ResumeTick:
 204              	.LFB132:
 101:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 102:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
 103:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 104:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM12 update interrupt.
 105:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
 106:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
 107:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
 108:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 109:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 205              		.loc 1 109 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210 0000 80B4     		push	{r7}
 211              	.LCFI9:
 212              		.cfi_def_cfa_offset 4
 213              		.cfi_offset 7, -4
 214 0002 00AF     		add	r7, sp, #0
 215              	.LCFI10:
 216              		.cfi_def_cfa_register 7
 110:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM12 Update interrupt */
 111:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim12, TIM_IT_UPDATE);
 217              		.loc 1 111 0
 218 0004 064B     		ldr	r3, .L11
 219 0006 1B68     		ldr	r3, [r3]
 220 0008 DA68     		ldr	r2, [r3, #12]
 221 000a 054B     		ldr	r3, .L11
 222 000c 1B68     		ldr	r3, [r3]
 223 000e 42F00102 		orr	r2, r2, #1
 224 0012 DA60     		str	r2, [r3, #12]
 112:Firmware/Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 225              		.loc 1 112 0
 226 0014 00BF     		nop
 227 0016 BD46     		mov	sp, r7
 228              	.LCFI11:
 229              		.cfi_def_cfa_register 13
 230              		@ sp needed
 231 0018 5DF8047B 		ldr	r7, [sp], #4
 232              	.LCFI12:
 233              		.cfi_restore 7
 234              		.cfi_def_cfa_offset 0
 235 001c 7047     		bx	lr
ARM GAS  /tmp/ccpQ47Gi.s 			page 7


 236              	.L12:
 237 001e 00BF     		.align	2
 238              	.L11:
 239 0020 00000000 		.word	htim12
 240              		.cfi_endproc
 241              	.LFE132:
 243              		.text
 244              	.Letext0:
 245              		.file 2 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/machine/_default_types.h"
 246              		.file 3 "/home/zht/stm32tools/arm-gcc/arm-none-eabi/include/sys/_stdint.h"
 247              		.file 4 "Firmware/Drivers/CMSIS/Include/core_cm4.h"
 248              		.file 5 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 249              		.file 6 "Firmware/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 250              		.file 7 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 251              		.file 8 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 252              		.file 9 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 253              		.file 10 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 254              		.file 11 "Firmware/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccpQ47Gi.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_timebase_tim.c
                            *COM*:0000000000000040 htim12
     /tmp/ccpQ47Gi.s:19     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccpQ47Gi.s:26     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccpQ47Gi.s:140    .text.HAL_InitTick:00000000000000a4 $d
     /tmp/ccpQ47Gi.s:148    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccpQ47Gi.s:155    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccpQ47Gi.s:191    .text.HAL_SuspendTick:0000000000000020 $d
     /tmp/ccpQ47Gi.s:196    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccpQ47Gi.s:203    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccpQ47Gi.s:239    .text.HAL_ResumeTick:0000000000000020 $d
                           .group:0000000000000000 wm4.0.66eb26e6ef234a179f62cd8806fe3c00
                           .group:0000000000000000 wm4.stm32f4xx_hal_conf.h.24.03c00010d617045ebb35c82914a9515b
                           .group:0000000000000000 wm4.stm32f4xx.h.55.60c09cb5ab474e463c44285ed7739f1f
                           .group:0000000000000000 wm4.stm32f446xx.h.51.16a9122ede9860ebbb552c9e423d1ecd
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.f42444deefab66ffa141b9b9fddb57a3
                           .group:0000000000000000 wm4.core_cm4.h.174.059a5e001a9e729091d1407208e93224
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32f446xx.h.934.08868cf5988b286c95ce57658833140b
                           .group:0000000000000000 wm4.stm32f4xx.h.212.729f0f890654645a3f47ccc0cc2b00e7
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.24c1109a8eb6b9f423a3627922c83f30
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4.stm32f4xx_hal_def.h.58.2d2c85d5b9693a63e90566b806e8a752
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc_ex.h.22.ed8712e28628f6d35bd6f8847ee2f18f
                           .group:0000000000000000 wm4.stm32f4xx_hal_rcc.h.108.0c18a3cfc2dd91bdf92470b4bd0ea1b5
                           .group:0000000000000000 wm4.stm32f4xx_hal_exti.h.22.e3c6ea1ecbc30ac4867071b634937175
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.22.be2c6bcf9722096ea8f49a41bf6aa50c
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio_ex.h.22.6858f59ca8a52c645189c74569e4d5b8
                           .group:0000000000000000 wm4.stm32f4xx_hal_gpio.h.264.978ac12eab1d3b3400b35b8c427e2c33
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.22.fffce20ac9119c50557659c75e75ab1c
                           .group:0000000000000000 wm4.stm32f4xx_hal_dma.h.721.a1e57ffbc615f926e6509c5acc65e492
                           .group:0000000000000000 wm4.stm32f4xx_hal_cortex.h.22.e6aa3b847b5388be63c32d1f9e696ef7
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.22.31b301be2655c3eb8583e51c8231544a
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash_ex.h.22.df74a74dd40656a7fcd7d90cedd190b4
                           .group:0000000000000000 wm4.stm32f4xx_hal_flash.h.363.51efdf0f6c88f683efb89d7cc95cc1be
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.22.2c27d93ae187efe3a73816f03a329970
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr_ex.h.22.cf49f655fb514fa1eda6a251fa1b2f1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pwr.h.337.60b43975c84527a23cb6994b23165a5e
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim.h.22.9c16860ec2cc7f3d941608a8f521bc4a
                           .group:0000000000000000 wm4.stm32f4xx_hal_tim_ex.h.22.ab99a7fa30daa00d91e82a48801a7f30
                           .group:0000000000000000 wm4.stm32f4xx_hal_uart.h.22.1edfd0da9670bd23245390d2a3da576d
                           .group:0000000000000000 wm4.stm32f4xx_ll_usb.h.22.9dd425f23cc4ee09cc013b784f1d3b1a
                           .group:0000000000000000 wm4.stm32f4xx_hal_pcd.h.155.99d086aed65c9e0b877f5c367a6472c1
                           .group:0000000000000000 wm4.stm32f4xx_hal.h.72.a5a58188aa461a0614f1e58e159c7840

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccpQ47Gi.s 			page 9


HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
