Layer Pairs Export File for PCB: C:\Users\SHIWA\Documents\GitHub\QUANTUM\Incubation\Hardware\Time4CM4\Time4CM4_PCIeCarrier_PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=time4cm4_pciecarrier_pcb-roundholes.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=time4cm4_pciecarrier_pcb-slotholes.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
