
---------- Begin Simulation Statistics ----------
final_tick                               2542167411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232601                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   232600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.05                       # Real time elapsed on the host
host_tick_rate                              673643416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197834                       # Number of instructions simulated
sim_ops                                       4197834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012158                       # Number of seconds simulated
sim_ticks                                 12157566500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.399866                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372139                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               738373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2693                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110799                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            946104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31078                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177029                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1148638                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70950                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29401                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197834                       # Number of instructions committed
system.cpu.committedOps                       4197834                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789132                       # CPI: cycles per instruction
system.cpu.discardedOps                        301665                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616979                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1476679                       # DTB hits
system.cpu.dtb.data_misses                       8146                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415234                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872538                       # DTB read hits
system.cpu.dtb.read_misses                       7317                       # DTB read misses
system.cpu.dtb.write_accesses                  201745                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604141                       # DTB write hits
system.cpu.dtb.write_misses                       829                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18224                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3669263                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150129                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684013                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17089438                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172737                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985834                       # ITB accesses
system.cpu.itb.fetch_acv                          535                       # ITB acv
system.cpu.itb.fetch_hits                      980127                       # ITB hits
system.cpu.itb.fetch_misses                      5707                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11202162500     92.11%     92.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9021500      0.07%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19646500      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930709500      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12161540000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8196491000     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965049000     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24301816                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542507     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839766     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592853     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197834                       # Class of committed instruction
system.cpu.quiesceCycles                        13317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7212378                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22883460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22883460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22883460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22883460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117351.076923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117351.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117351.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117351.076923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13124483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13124483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13124483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13124483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67305.041026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67305.041026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67305.041026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67305.041026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22533963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22533963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117364.390625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117364.390625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12924986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12924986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67317.635417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67317.635417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288490                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539667581000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288490                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205531                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205531                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130760                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34902                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88760                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41304                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11394432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11394432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18125689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160037                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002756                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052422                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159596     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160037                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835983026                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378042250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473896250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5713792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10210880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5713792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5713792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469978264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369900341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839878606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469978264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469978264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183731506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183731506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183731506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469978264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369900341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023610111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114023                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123441                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2016                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045088000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842944250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32455.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.456637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.371649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.353225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35152     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24690     29.72%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10242     12.33%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4711      5.67%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2480      2.99%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1460      1.76%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          929      1.12%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          594      0.71%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.958935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.705959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1357     18.15%     18.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5652     75.60%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           272      3.64%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.27%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6696     89.57%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.22%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              449      6.01%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.31%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9550016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7769728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10210880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7900224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12157561500                       # Total gap between requests
system.mem_ctrls.avgGap                      42961.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7769728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418204745.168369054794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367315613.696211338043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639085790.729583978653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123441                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585248750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257695500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298821954000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28957.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32130.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420767.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318551100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169294950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567979860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314087400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5294492310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        209986080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7833844740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.359604                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    494508750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11257197750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274697220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145982265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497443800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319631040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250312180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694709945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.915308                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    588557000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11163149500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              994460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12150366500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704660                       # number of overall hits
system.cpu.icache.overall_hits::total         1704660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89351                       # number of overall misses
system.cpu.icache.overall_misses::total         89351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5508887500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5508887500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5508887500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5508887500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794011                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049805                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049805                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61654.458260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61654.458260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61654.458260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61654.458260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88760                       # number of writebacks
system.cpu.icache.writebacks::total             88760                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419537500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419537500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049805                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049805                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049805                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049805                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60654.469452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60654.469452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60654.469452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60654.469452                       # average overall mshr miss latency
system.cpu.icache.replacements                  88760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5508887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5508887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61654.458260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61654.458260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419537500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419537500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60654.469452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60654.469452                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758167                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.790709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3677372                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3677372                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334091                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106035                       # number of overall misses
system.cpu.dcache.overall_misses::total        106035                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797292500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797292500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64104.234451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64104.234451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64104.234451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64104.234451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34726                       # number of writebacks
system.cpu.dcache.writebacks::total             34726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36645                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69390                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418316500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418316500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048183                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.677763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.677763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.677763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.677763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802904                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324910500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67027.729060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67027.729060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701050000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701050000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66842.782548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66842.782548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61534.325713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61534.325713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717266500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717266500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59254.908388                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59254.908388                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63685500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63685500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079921                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079921                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71236.577181                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71236.577181                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62791500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62791500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079921                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70236.577181                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70236.577181                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542167411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.462566                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.155481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.462566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995131                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548941494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1061206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1061185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.86                       # Real time elapsed on the host
host_tick_rate                              763721095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215073                       # Number of instructions simulated
sim_ops                                       6215073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004473                       # Number of seconds simulated
sim_ticks                                  4472921000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             39.583825                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100649                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               254268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                929                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36128                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            307147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12000                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           99738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            87738                       # Number of indirect misses.
system.cpu.branchPred.lookups                  386132                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30242                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12432                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278014                       # Number of instructions committed
system.cpu.committedOps                       1278014                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.939836                       # CPI: cycles per instruction
system.cpu.discardedOps                        105436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57699                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423518                       # DTB hits
system.cpu.dtb.data_misses                       1676                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37218                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256724                       # DTB read hits
system.cpu.dtb.read_misses                       1398                       # DTB read misses
system.cpu.dtb.write_accesses                   20481                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166794                       # DTB write hits
system.cpu.dtb.write_misses                       278                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 790                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1107159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            327059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189538                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6657788                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144096                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160136                       # ITB accesses
system.cpu.itb.fetch_acv                           93                       # ITB acv
system.cpu.itb.fetch_hits                      158621                       # ITB hits
system.cpu.itb.fetch_misses                      1515                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2998     79.61%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3766                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5469                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.64%     40.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1906     58.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3258                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2940399000     65.70%     65.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41091500      0.92%     66.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6489500      0.15%     66.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1487397500     33.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4475377500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694124                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3945281000     88.16%     88.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            530096500     11.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8869207                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804210     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2349      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251445     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165666     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30640      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278014                       # Class of committed instruction
system.cpu.quiesceCycles                        76635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2211419                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206796204                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206796204                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206796204                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206796204                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118231.781623                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118231.781623                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118231.781623                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118231.781623                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           327                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272495475                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272495475                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272495475                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272495475                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68175.487544                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68175.487544                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68175.487544                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68175.487544                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65109.341463                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65109.341463                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202076721                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202076721                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118238.655552                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118238.655552                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269825992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269825992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68182.237543                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68182.237543                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51796                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27404                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42754                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6451                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6451                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8572                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5472576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5472576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1520640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1522127                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8186639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77297                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001449                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038038                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77185     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     112      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77297                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1523000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440519284                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82398750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          227260250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2736320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         958720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3695040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2736320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2736320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27404                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27404                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611752365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214338684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826091049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611752365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611752365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      392105293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            392105293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      392105293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611752365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214338684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1218196342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70118                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2862                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   727                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3358                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    864299000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  274365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1893167750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15750.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34500.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    286                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.247106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.123537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.065798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14783     40.75%     40.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10946     30.17%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4597     12.67%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1971      5.43%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1071      2.95%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          573      1.58%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          379      1.04%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      0.75%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1684      4.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36276                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.898449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.883507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.337803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1170     27.50%     27.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              29      0.68%     28.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            109      2.56%     30.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           403      9.47%     40.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2099     49.34%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           281      6.61%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            75      1.76%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            13      0.31%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.38%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3566     83.83%     83.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              297      6.98%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              263      6.18%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      1.69%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.82%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.19%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3511872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4440832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3695040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4487552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1003.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4472921000                       # Total gap between requests
system.mem_ctrls.avgGap                      34984.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2555776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       956096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4440832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571388584.774915456772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213752042.569050490856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 992825940.811384677887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70118                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1359040750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    534127000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112936268750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31786.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35656.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1610660.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148119300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78704505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           222161100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190060200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1944747090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82648320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3019858515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.142377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    197748500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4132778000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            111355440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             59167845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170396100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172646280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1913715150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        108807360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2889506175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.999823                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    266546250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4064049500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               113500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97181204                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              789000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              557500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6733283000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       483909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           483909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       483909                       # number of overall hits
system.cpu.icache.overall_hits::total          483909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42755                       # number of overall misses
system.cpu.icache.overall_misses::total         42755                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2788921500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2788921500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2788921500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2788921500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       526664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       526664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       526664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       526664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081181                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081181                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081181                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081181                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65230.300550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65230.300550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65230.300550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65230.300550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42754                       # number of writebacks
system.cpu.icache.writebacks::total             42754                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42755                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2746166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2746166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2746166500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2746166500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081181                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081181                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081181                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081181                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64230.300550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64230.300550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64230.300550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64230.300550                       # average overall mshr miss latency
system.cpu.icache.replacements                  42754                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       483909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          483909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42755                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2788921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2788921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       526664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       526664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65230.300550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65230.300550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2746166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2746166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64230.300550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64230.300550                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              573271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.408593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1096083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1096083                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386676                       # number of overall hits
system.cpu.dcache.overall_hits::total          386676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21927                       # number of overall misses
system.cpu.dcache.overall_misses::total         21927                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1455792000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1455792000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1455792000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1455792000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408603                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66392.666575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66392.666575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66392.666575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66392.666575                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8780                       # number of writebacks
system.cpu.dcache.writebacks::total              8780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14683                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14683                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    988278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    988278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    988278500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    988278500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91411000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91411000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035935                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67307.668733                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67307.668733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67307.668733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67307.668733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102708.988764                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102708.988764                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    698481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    698481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72607.172557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72607.172557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    601289500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    601289500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91411000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91411000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73069.571029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73069.571029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194906.183369                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194906.183369                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    757311000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    757311000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61534.980093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61534.980093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386989000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59961.109390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59961.109390                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23661000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23661000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77832.236842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77832.236842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76832.236842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76832.236842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5200                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5200                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6774083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              372643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.872714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853226                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2952134699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   296034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.78                       # Real time elapsed on the host
host_tick_rate                              227693044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   524208917                       # Number of instructions simulated
sim_ops                                     524208917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403193                       # Number of seconds simulated
sim_ticks                                403193204500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.348222                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                44088822                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            132207416                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2305                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9434704                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         156869586                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11838799                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        53748799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         41910000                       # Number of indirect misses.
system.cpu.branchPred.lookups               173024162                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7945266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       233542                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   517993844                       # Number of instructions committed
system.cpu.committedOps                     517993844                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.556307                       # CPI: cycles per instruction
system.cpu.discardedOps                      34937663                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                185465725                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    188546169                       # DTB hits
system.cpu.dtb.data_misses                       3272                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124473809                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    126185855                       # DTB read hits
system.cpu.dtb.read_misses                       1738                       # DTB read misses
system.cpu.dtb.write_accesses                60991916                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    62360314                       # DTB write hits
system.cpu.dtb.write_misses                      1534                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1880                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          348312320                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         152786690                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         74816120                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92526483                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.642547                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               195834728                       # ITB accesses
system.cpu.itb.fetch_acv                          166                       # ITB acv
system.cpu.itb.fetch_hits                   195803322                       # ITB hits
system.cpu.itb.fetch_misses                     31406                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    45      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15690      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1078      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2349      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1172      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5748032     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5768367                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5770855                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6544     35.37%     35.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.27%     35.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     412      2.23%     37.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11495     62.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18501                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6543     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.37%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      412      3.04%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6543     48.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13548                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             393919861000     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                99151000      0.02%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               456230000      0.11%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8652560000      2.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         403127802000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999847                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.569204                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.732285                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2290                      
system.cpu.kern.mode_good::user                  2289                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2289                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.957358                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978006                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34391228500      8.53%      8.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         368692397500     91.46%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             44176000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       45                       # number of times the context was actually changed
system.cpu.numCycles                        806157339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23794708      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               288655977     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15027      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1428      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              137299921     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              62357100     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1194      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1158      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5867323      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                517993844                       # Class of committed instruction
system.cpu.quiesceCycles                       229070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       713630856                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          129                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       779160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1558044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9088916588                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9088916588                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9088916588                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9088916588                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118002.630227                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118002.630227                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118002.630227                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118002.630227                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           615                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   17                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.176471                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5233405022                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5233405022                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5233405022                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5233405022                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67946.003428                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67946.003428                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67946.003428                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67946.003428                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22410950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22410950                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 140949.371069                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 140949.371069                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14460950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14460950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 90949.371069                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 90949.371069                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9066505638                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9066505638                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117955.162859                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117955.162859                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5218944072                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5218944072                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67898.418922                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67898.418922                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 510                       # Transaction distribution
system.membus.trans_dist::ReadResp             577272                       # Transaction distribution
system.membus.trans_dist::WriteReq               1272                       # Transaction distribution
system.membus.trans_dist::WriteResp              1272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366287                       # Transaction distribution
system.membus.trans_dist::WritebackClean       269679                       # Transaction distribution
system.membus.trans_dist::CleanEvict           142917                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125257                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125257                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         269679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        307084                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       809037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       809037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1296552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1300118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2263232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34518912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34518912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     46182656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     46188662                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85628854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              128                       # Total snoops (count)
system.membus.snoopTraffic                       8192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            780675                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000165                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012854                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  780546     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     129      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              780675                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4194176484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             856700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2329711500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1439521500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17259456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27659584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44921024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17259456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17259456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23442368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23442368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          269679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          432181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              701891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42806912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68601315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           4921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111413148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42806912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42806912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58141774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58141774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58141774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42806912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68601315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          4921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            169554921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    634671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    256678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    421051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000673122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1974261                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             598588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      701891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     635966                       # Number of write requests accepted
system.mem_ctrls.readBursts                    701891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   635966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1295                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            68198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            45073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10490228750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3388800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23198228750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15477.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34227.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       268                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395778                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  429117                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                701891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               635966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  617550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    904                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       487553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.283842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.270587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.304039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       254835     52.27%     52.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       138918     28.49%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42450      8.71%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17971      3.69%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8178      1.68%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4765      0.98%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2952      0.61%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2174      0.45%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15310      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       487553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.785294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.342479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4329     11.36%     11.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3791      9.95%     21.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23672     62.12%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4242     11.13%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1546      4.06%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           401      1.05%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            81      0.21%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            30      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.390780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         37490     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           345      0.91%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            77      0.20%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            28      0.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            41      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             8      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            14      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            11      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            10      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             9      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            11      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43376640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1544384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40619328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44921024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40701824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       107.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403192017000                       # Total gap between requests
system.mem_ctrls.avgGap                     301371.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16427392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26947264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40619328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40743226.365562416613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66834618.488715127110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 4920.717854013335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100744078.884891018271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       269679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       432181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       635966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8897134500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14297547000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3547250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9532595222250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32991.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33082.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    114427.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14989158.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2116281720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1124853180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2758253400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1807331040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31827903120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122081820810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52020446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213736890150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.110348                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134090269750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13463580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 255639354750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1364768160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            725410455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2080953000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1505682900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31827903120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72279553950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93959197920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203743469505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.324661                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 243534882500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13463580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 146194742000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  669                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 669                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78136                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78136                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926574                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1306500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2292000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401479588                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2289500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    403073204500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    199241567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        199241567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    199241567                       # number of overall hits
system.cpu.icache.overall_hits::total       199241567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       269678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         269678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       269678                       # number of overall misses
system.cpu.icache.overall_misses::total        269678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17933902000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17933902000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17933902000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17933902000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    199511245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    199511245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    199511245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    199511245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66501.168060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66501.168060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66501.168060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66501.168060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       269679                       # number of writebacks
system.cpu.icache.writebacks::total            269679                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       269678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       269678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       269678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       269678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17664223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17664223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17664223000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17664223000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65501.164352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65501.164352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65501.164352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65501.164352                       # average overall mshr miss latency
system.cpu.icache.replacements                 269679                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    199241567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       199241567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       269678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        269678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17933902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17933902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    199511245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    199511245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66501.168060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66501.168060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       269678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       269678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17664223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17664223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65501.164352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65501.164352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           199519154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            270191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            738.437454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         399292169                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        399292169                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    166638672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        166638672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    166638672                       # number of overall hits
system.cpu.dcache.overall_hits::total       166638672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       534335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         534335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       534335                       # number of overall misses
system.cpu.dcache.overall_misses::total        534335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34534309000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34534309000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34534309000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34534309000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167173007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167173007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167173007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167173007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64630.445320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64630.445320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64630.445320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64630.445320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       289423                       # number of writebacks
system.cpu.dcache.writebacks::total            289423                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       105314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       105314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       105314                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       105314                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       429021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       429021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       429021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       429021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1782                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1782                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27654365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27654365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27654365000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27654365000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79593000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79593000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64459.233930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64459.233930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64459.233930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64459.233930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44664.983165                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44664.983165                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 432181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    116038597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       116038597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       304265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        304265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20674309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20674309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    116342862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    116342862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67948.364091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67948.364091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          499                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          499                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       303766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       303766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          510                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20335025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20335025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79593000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79593000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66943.058143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66943.058143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156064.705882                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156064.705882                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50600075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50600075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13860000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13860000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50830145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50830145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60242.534881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60242.534881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       125255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1272                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1272                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7319340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7319340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58435.511556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58435.511556                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11516966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11516966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3177                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3177                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    246697000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    246697000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11520143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11520143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77650.928549                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77650.928549                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    243046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    243046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76670.662461                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76670.662461                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11520115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11520115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11520115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11520115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403193204500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           190178618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            433205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            439.003746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         380858711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        380858711                       # Number of data accesses

---------- End Simulation Statistics   ----------
