
---------- Begin Simulation Statistics ----------
final_tick                               149656487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715376                       # Number of bytes of host memory used
host_op_rate                                   265353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   376.87                       # Real time elapsed on the host
host_tick_rate                              397103554                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149656                       # Number of seconds simulated
sim_ticks                                149656487000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003446                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.496565                       # CPI: cycles per instruction
system.cpu.discardedOps                         21236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36264282                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.668197                       # IPC: instructions per cycle
system.cpu.numCycles                        149656487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995246     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892277     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115831     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003446                       # Class of committed instruction
system.cpu.tickCycles                       113392205                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       177785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       185751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          159                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       371915                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606651                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604535                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602384                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601191                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.801954                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     564                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     48423145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48423145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48423185                       # number of overall hits
system.cpu.dcache.overall_hits::total        48423185                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       371945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       371957                       # number of overall misses
system.cpu.dcache.overall_misses::total        371957                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56905914000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56905914000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56905914000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56905914000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795142                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 152995.507400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 152995.507400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 152990.571491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 152990.571491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       185701                       # number of writebacks
system.cpu.dcache.writebacks::total            185701                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       185948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       185948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       185948                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       185948                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       185997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       185997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       186003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       186003                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27771684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27771684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27772623000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27772623000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003812                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 149312.537299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 149312.537299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 149312.769149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 149312.769149                       # average overall mshr miss latency
system.cpu.dcache.replacements                 185747                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           56                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94482.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94482.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           48                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84979.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12720581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12720581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       371889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       371889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56900623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56900623000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 153004.318493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 153004.318493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       185940                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       185940                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       185949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27767605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27767605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 149329.144013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 149329.144013                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       156500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       156500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.827447                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48609216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            186003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.335656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            345000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.827447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         390547363                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        390547363                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49670513                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092619                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161127                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      2451838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2451838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2451838                       # number of overall hits
system.cpu.icache.overall_hits::total         2451838                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          162                       # number of overall misses
system.cpu.icache.overall_misses::total           162                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23149000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23149000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23149000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23149000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2452000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2452000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2452000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2452000                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 142895.061728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 142895.061728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 142895.061728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 142895.061728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22825000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22825000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 140895.061728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 140895.061728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 140895.061728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 140895.061728                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2451838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2451838                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23149000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23149000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2452000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2452000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 142895.061728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 142895.061728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22825000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22825000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 140895.061728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 140895.061728                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           158.976633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2452000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               162                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15135.802469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   158.976633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19616162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19616162                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 149656487000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003446                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   24                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data                  24                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.demand_misses::.cpu.inst                160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             185979                       # number of demand (read+write) misses
system.l2.demand_misses::total                 186139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               160                       # number of overall misses
system.l2.overall_misses::.cpu.data            185979                       # number of overall misses
system.l2.overall_misses::total                186139                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27214060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27236340000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22280000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27214060000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27236340000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           186003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          186003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst       139250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 146328.671517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 146322.586884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst       139250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 146328.671517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 146322.586884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              177763                       # number of writebacks
system.l2.writebacks::total                    177763                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        185977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            186137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       185977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23494293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23513373000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23494293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23513373000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       119250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 126329.024557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126322.939555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       119250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 126329.024557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 126322.939555                       # average overall mshr miss latency
system.l2.replacements                         177945                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       185701                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185701                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       185701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          185949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              185949                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  27209758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27209758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        185949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 146329.144013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146329.144013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       185949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         185949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23490778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23490778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 126329.144013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126329.144013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22280000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22280000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       139250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       139250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       119250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       119250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4302000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4302000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.555556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       143400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       143400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.518519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.518519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 125535.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125535.714286                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8019.164922                       # Cycle average of tags in use
system.l2.tags.total_refs                      371886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    186137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.799621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8012.365301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6949                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6136345                       # Number of tag accesses
system.l2.tags.data_accesses                  6136345                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1422104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000039674750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1887220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1366672                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      186137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     177763                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489096                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422104                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489096                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422104                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  186119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  186119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  186119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  186119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  186125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  59253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        59253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.130879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.006143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    273.701407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        59252    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.000017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.000017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            59252    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95302144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91014656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    636.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    608.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  149656444000                       # Total gap between requests
system.mem_ctrls.avgGap                     411257.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        81920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95220224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     91012672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 547386.896767127793                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 636258580.625375747681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 608143848.786187291145                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1280                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487816                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1422104                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     64430000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  82469452500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3446581167000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     50335.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     55429.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2423578.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        81920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95220224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95302144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        81920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     91014656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     91014656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       185977                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         186137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       177763                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        177763                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       547387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    636258581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        636805968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       547387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       547387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    608157106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       608157106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    608157106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       547387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    636258581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1244963073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489096                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1422073                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        88864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        88872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        88848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        88937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        88848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        88928                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             54613332500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7445480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        82533882500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36675.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55425.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1363494                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1302200                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       245473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   758.999124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   688.922689                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.233772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5353      2.18%      2.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1261      0.51%      2.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1725      0.70%      3.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6400      2.61%      6.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       104022     42.38%     48.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          961      0.39%     48.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          750      0.31%     49.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6446      2.63%     51.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       118555     48.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       245473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95302144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           91012672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              636.805968                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              608.143849                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       877356060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       466322010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5318557440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3713012100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11813380800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30680586870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31631807520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84501022800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   564.633211                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81204177750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4997200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63455109250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       875335440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       465248025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313588000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3710208960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11813380800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30555706710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31736969760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84470437695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   564.428842                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81486642750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4997200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63172644250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       177763                       # Transaction distribution
system.membus.trans_dist::CleanEvict               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq            185949                       # Transaction distribution
system.membus.trans_dist::ReadExResp           185949                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           188                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       550059                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 550059                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    186316800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               186316800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186137                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6052338000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6230364500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       363464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185949                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           54                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          327                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       557753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                558080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190312448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190396928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          177945                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91014656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 363922     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    187      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364110                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 149656487000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3343179000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2754000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3162052998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
