###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 12:35:37 2025
#  Design:            mcrb
#  Command:           report_timing -early   -max_paths 100                         > ${reportDir}/hold_100.rpt.gz
###############################################################
Path 1: VIOLATED Removal Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.171
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.000
  Slack Time                   -0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                   Cell     Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -      0.000    0.171  
      skew_addr_cntr_reg[4]  RN ^                  DFFR_X2  0.000  0.000    0.171  
      ------------------------------------------------------------------------------
Path 2: VIOLATED Removal Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.171
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.000
  Slack Time                   -0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                   Cell     Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -      0.000    0.171  
      skew_addr_cntr_reg[1]  RN ^                  DFFR_X2  0.000  0.000    0.171  
      ------------------------------------------------------------------------------
Path 3: VIOLATED Removal Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.171
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.000
  Slack Time                   -0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                   Cell     Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -      0.000    0.171  
      skew_addr_cntr_reg[0]  RN ^                  DFFR_X2  0.000  0.000    0.171  
      ------------------------------------------------------------------------------
Path 4: VIOLATED Removal Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i      (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.168
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.000
  Slack Time                   -0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------------------------
      Instance              Arc                   Cell     Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                     gctl_rclk_orst_n_i ^  -        -      0.000    0.168  
      mc_rb_fuse_vld_q_reg  RN ^                  DFFR_X1  0.000  0.000    0.168  
      -----------------------------------------------------------------------------
Path 5: VIOLATED Removal Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.168
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.000
  Slack Time                   -0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                   Cell     Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -      0.000    0.168  
      skew_addr_cntr_reg[2]  RN ^                  DFFR_X1  0.000  0.000    0.168  
      ------------------------------------------------------------------------------
Path 6: VIOLATED Removal Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Other End Arrival Time          0.000
+ Removal                       0.168
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.000
  Slack Time                   -0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                   Cell     Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -      0.000    0.168  
      skew_addr_cntr_reg[3]  RN ^                  DFFR_X1  0.000  0.000    0.168  
      ------------------------------------------------------------------------------
Path 7: VIOLATED Hold Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/D (v) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_fuse_vld_i       (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.017
  Arrival Time                  0.000
  Slack Time                   -0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------------
      Instance              Arc                 Cell     Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                     mc_rb_fuse_vld_i v  -        -      0.000    0.017  
      mc_rb_fuse_vld_q_reg  D v                 DFFR_X1  0.000  0.000    0.017  
      ---------------------------------------------------------------------------
Path 8: MET Hold Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/D (^) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_ef1_svld_i        (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.250
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                 Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      mc_rb_ef1_svld_i v  -          -      0.000    -0.214  
      g425                   A v -> ZN ^         INV_X4     0.039  0.039    -0.175  
      g416__6783             C1 ^ -> ZN v        AOI221_X2  0.092  0.131    -0.083  
      g407__6260             A1 v -> ZN ^        NOR2_X2    0.119  0.250    0.036  
      skew_addr_cntr_reg[3]  D ^                 DFFR_X1    0.000  0.250    0.036  
      ------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/D (^) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_ef1_svld_i        (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.250
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                 Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      mc_rb_ef1_svld_i v  -          -      0.000    -0.214  
      g425                   A v -> ZN ^         INV_X4     0.039  0.039    -0.175  
      g416__6783             C1 ^ -> ZN v        AOI221_X2  0.092  0.131    -0.083  
      g413__8428             A1 v -> ZN ^        NOR2_X2    0.119  0.250    0.036  
      skew_addr_cntr_reg[2]  D ^                 DFFR_X1    0.000  0.250    0.036  
      ------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/D (^) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_ef1_svld_i        (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.251
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                 Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      mc_rb_ef1_svld_i v  -          -      0.000    -0.215  
      g425                   A v -> ZN ^         INV_X4     0.039  0.039    -0.176  
      g416__6783             C1 ^ -> ZN v        AOI221_X2  0.092  0.131    -0.084  
      g412__4319             A1 v -> ZN ^        NOR2_X2    0.121  0.251    0.036  
      skew_addr_cntr_reg[1]  D ^                 DFFR_X2    0.000  0.251    0.036  
      ------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/D (^) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_ef1_svld_i        (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.251
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                 Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      mc_rb_ef1_svld_i v  -          -      0.000    -0.215  
      g425                   A v -> ZN ^         INV_X4     0.039  0.039    -0.176  
      g416__6783             C1 ^ -> ZN v        AOI221_X2  0.092  0.131    -0.084  
      g411__5107             A1 v -> ZN ^        NOR2_X2    0.121  0.251    0.036  
      skew_addr_cntr_reg[0]  D ^                 DFFR_X2    0.000  0.251    0.036  
      ------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/D (^) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_ef1_svld_i        (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.036
  Arrival Time                  0.284
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ------------------------------------------------------------------------------
      Instance               Arc                 Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                      mc_rb_ef1_svld_i v  -          -      0.000    -0.248  
      g425                   A v -> ZN ^         INV_X4     0.039  0.039    -0.209  
      g416__6783             C1 ^ -> ZN v        AOI221_X2  0.092  0.131    -0.117  
      g404__2398             A2 v -> ZN ^        NOR2_X2    0.153  0.284    0.036  
      skew_addr_cntr_reg[4]  D ^                 DFFR_X2    0.000  0.284    0.036  
      ------------------------------------------------------------------------------

