# RAM

As part of learning verilog, having just followed the beginning of nand2tetris in my
learning journey, I decided to redo my 8, 16-bite register ram module in verilog.

Since it seemed there were no multiplexors or de-multiplexors builtin to verilog,
I built my own!

ram.v includes the following modules:
