// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of ent_a
//
// Generated
//  by:  wig
//  on:  Thu Nov  6 15:54:28 2003
//  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\highlow.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: ent_a.v,v 1.1 2004/04/06 11:07:30 wig Exp $
// $Date: 2004/04/06 11:07:30 $
// $Log: ent_a.v,v $
// Revision 1.1  2004/04/06 11:07:30  wig
// Adding result/highlow
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of ent_a
//

	// No `defines in this module

module ent_a
	//
	// Generated module inst_a
	//
		(
		low_bit_a
		);
		// Generated Module Inputs:
		input		low_bit_a;
		// Generated Wires:
		wire		low_bit_a;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire		mix_logic1; 
			wire	[3:0]	mix_logic1_bus; 
			wire  mix_logic0; 
			wire	[6:0]	mix_logic0_bus; 
			wire	[3:0]	part_zero; 
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign mix_logic1 = 1'b1;
			assign mix_logic1_bus = 4'b1;
			assign mix_logic0 = 1'b0;
			assign mix_logic0_bus = 7'b0;


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_aa
		ent_aa inst_aa(
			.high_bus_3_0(mix_logic1_bus), // Ground wire_low port
			.low_bit_aa(mix_logic0), // Ground bit port
			.mix_logic0_bus(mix_logic0_bus[3:0]), // Ground portWide low portWire two bits to low
			.mix_logic1(mix_logic1), //  Wire bit to high
			.part_zero(part_zero) // Wire two bits to port
		);
		// End of Generated Instance Port Map for inst_aa

		// Generated Instance Port Map for inst_ab
		ent_ab inst_ab(
			.low_bus_6_0(mix_logic0_bus), // Ground portWide low portWire two bits to low
			.port_part_zero_u({ 2'b00, part_zero[3:2] }) // Wire two bits to port // Ground portWide low portWire two bits to low // __I_COMBINE_SPLICES
		);
		// End of Generated Instance Port Map for inst_ab

		// Generated Instance Port Map for inst_ac
		ent_ac inst_ac(

		);
		// End of Generated Instance Port Map for inst_ac

		// Generated Instance Port Map for inst_ad
		ent_ad inst_ad(

		);
		// End of Generated Instance Port Map for inst_ad

		// Generated Instance Port Map for inst_ae
		ent_ae inst_ae(

		);
		// End of Generated Instance Port Map for inst_ae



endmodule
//
// End of Generated Module rtl of ent_a
//
//
//!End of Module/s
// --------------------------------------------------------------
