\doxysection{TIM Break System}
\label{group___t_i_m___break___system}\index{TIM Break System@{TIM Break System}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+ECC}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+PVD}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ERROR}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+LOCKUP}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}}
\index{TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}!TIM Break System@{TIM Break System}}
\doxysubsubsection{TIM\_BREAK\_SYSTEM\_ECC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+ECC~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}

Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17/20 

Definition at line \textbf{ 1205} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}}
\index{TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}!TIM Break System@{TIM Break System}}
\doxysubsubsection{TIM\_BREAK\_SYSTEM\_LOCKUP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+LOCKUP~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}

Enables and locks the LOCKUP output of Cortex\+M4 with Break Input of TIM1/8/15/16/17/20 

Definition at line \textbf{ 1208} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}}
\index{TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}!TIM Break System@{TIM Break System}}
\doxysubsubsection{TIM\_BREAK\_SYSTEM\_PVD}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+PVD~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}

Enables and locks the PVD connection with TIM1/8/15/16/17/20 Break Input and also the PVDE and PLS bits of the Power Control Interface 

Definition at line \textbf{ 1206} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

\mbox{\label{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}}
\index{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}!TIM Break System@{TIM Break System}}
\doxysubsubsection{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ERROR~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}

Enables and locks the SRAM\+\_\+\+PARITY error signal with Break Input of TIM1/8/15/16/17/20 

Definition at line \textbf{ 1207} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+tim.\+h}.

