-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LSTM_Top_infer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    res_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_ce0 : OUT STD_LOGIC;
    res_we0 : OUT STD_LOGIC;
    res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_ce1 : OUT STD_LOGIC;
    res_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_114_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_114_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_114_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_114_p_ce : OUT STD_LOGIC );
end;


architecture behav of LSTM_Top_infer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gate_f_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal gate_f_ce0 : STD_LOGIC;
    signal gate_f_we0 : STD_LOGIC;
    signal gate_f_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_f_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_f_ce1 : STD_LOGIC;
    signal gate_f_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_i_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal gate_i_ce0 : STD_LOGIC;
    signal gate_i_we0 : STD_LOGIC;
    signal gate_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_i_ce1 : STD_LOGIC;
    signal gate_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal stat_C_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal stat_C_ce0 : STD_LOGIC;
    signal stat_C_we0 : STD_LOGIC;
    signal stat_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal stat_C_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal stat_C_ce1 : STD_LOGIC;
    signal stat_C_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal C_t_ce0 : STD_LOGIC;
    signal C_t_we0 : STD_LOGIC;
    signal C_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_o_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal gate_o_ce0 : STD_LOGIC;
    signal gate_o_we0 : STD_LOGIC;
    signal gate_o_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_o_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gate_o_ce1 : STD_LOGIC;
    signal gate_o_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal h_t_ce0 : STD_LOGIC;
    signal h_t_we0 : STD_LOGIC;
    signal h_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_1_fu_76_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_gate_f_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_1_fu_76_gate_f_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_gate_f_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_gate_f_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_2_fu_82_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_gate_i_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_2_fu_82_gate_i_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_gate_i_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_2_fu_82_gate_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_3_fu_88_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_stat_C_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_3_fu_88_stat_C_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_stat_C_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_3_fu_88_stat_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_4_fu_94_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_C_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_4_fu_94_C_t_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_C_t_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_4_fu_94_C_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_5_fu_100_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_gate_o_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_5_fu_100_gate_o_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_gate_o_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_5_fu_100_gate_o_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_6_fu_106_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_h_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_6_fu_106_h_t_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_h_t_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_6_fu_106_h_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_32_fu_112_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_res_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_infer_Pipeline_32_fu_112_res_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_res_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_32_fu_112_res_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_idle : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_ready : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce1 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce1 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce1 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_we0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce1 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_ce0 : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_ce : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_ce : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce1 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_ce : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_idle : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_ready : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce0 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_we0 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce1 : STD_LOGIC;
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_infer_Pipeline_1_fu_76_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_infer_Pipeline_2_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Pipeline_3_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Pipeline_4_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Pipeline_5_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Pipeline_6_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Pipeline_32_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_ce : STD_LOGIC;
    signal grp_fu_173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_ce : STD_LOGIC;
    signal grp_fu_177_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component LSTM_Top_infer_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gate_f_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_f_ce0 : OUT STD_LOGIC;
        gate_f_we0 : OUT STD_LOGIC;
        gate_f_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gate_i_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_i_ce0 : OUT STD_LOGIC;
        gate_i_we0 : OUT STD_LOGIC;
        gate_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stat_C_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        stat_C_ce0 : OUT STD_LOGIC;
        stat_C_we0 : OUT STD_LOGIC;
        stat_C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_t_ce0 : OUT STD_LOGIC;
        C_t_we0 : OUT STD_LOGIC;
        C_t_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gate_o_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_o_ce0 : OUT STD_LOGIC;
        gate_o_we0 : OUT STD_LOGIC;
        gate_o_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        h_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        h_t_ce0 : OUT STD_LOGIC;
        h_t_we0 : OUT STD_LOGIC;
        h_t_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Pipeline_32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        res_ce0 : OUT STD_LOGIC;
        res_we0 : OUT STD_LOGIC;
        res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_Outline_VITIS_LOOP_63_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gate_o_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_o_ce0 : OUT STD_LOGIC;
        gate_o_we0 : OUT STD_LOGIC;
        gate_o_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gate_o_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gate_o_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_o_ce1 : OUT STD_LOGIC;
        gate_o_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        h_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        h_t_ce0 : OUT STD_LOGIC;
        h_t_we0 : OUT STD_LOGIC;
        h_t_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        h_t_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        stat_C_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        stat_C_ce0 : OUT STD_LOGIC;
        stat_C_we0 : OUT STD_LOGIC;
        stat_C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        stat_C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        stat_C_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        stat_C_ce1 : OUT STD_LOGIC;
        stat_C_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        C_t_ce0 : OUT STD_LOGIC;
        C_t_we0 : OUT STD_LOGIC;
        C_t_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_t_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gate_i_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_i_ce0 : OUT STD_LOGIC;
        gate_i_we0 : OUT STD_LOGIC;
        gate_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gate_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gate_i_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_i_ce1 : OUT STD_LOGIC;
        gate_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        gate_f_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_f_ce0 : OUT STD_LOGIC;
        gate_f_we0 : OUT STD_LOGIC;
        gate_f_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gate_f_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gate_f_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        gate_f_ce1 : OUT STD_LOGIC;
        gate_f_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_ce : OUT STD_LOGIC;
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC;
        grp_fu_177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_ce : OUT STD_LOGIC );
    end component;


    component LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        h_t_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        h_t_ce0 : OUT STD_LOGIC;
        h_t_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        res_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        res_ce0 : OUT STD_LOGIC;
        res_we0 : OUT STD_LOGIC;
        res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        res_ce1 : OUT STD_LOGIC;
        res_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC;
        grp_fu_169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_ce : OUT STD_LOGIC );
    end component;


    component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        res_ce0 : OUT STD_LOGIC;
        res_we0 : OUT STD_LOGIC;
        res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        res_ce1 : OUT STD_LOGIC;
        res_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC );
    end component;


    component LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LSTM_Top_infer_C_t_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    gate_f_U : component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gate_f_address0,
        ce0 => gate_f_ce0,
        we0 => gate_f_we0,
        d0 => gate_f_d0,
        q0 => gate_f_q0,
        address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address1,
        ce1 => gate_f_ce1,
        q1 => gate_f_q1);

    gate_i_U : component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gate_i_address0,
        ce0 => gate_i_ce0,
        we0 => gate_i_we0,
        d0 => gate_i_d0,
        q0 => gate_i_q0,
        address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address1,
        ce1 => gate_i_ce1,
        q1 => gate_i_q1);

    stat_C_U : component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stat_C_address0,
        ce0 => stat_C_ce0,
        we0 => stat_C_we0,
        d0 => stat_C_d0,
        q0 => stat_C_q0,
        address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address1,
        ce1 => stat_C_ce1,
        q1 => stat_C_q1);

    C_t_U : component LSTM_Top_infer_C_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_t_address0,
        ce0 => C_t_ce0,
        we0 => C_t_we0,
        d0 => C_t_d0,
        q0 => C_t_q0);

    gate_o_U : component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gate_o_address0,
        ce0 => gate_o_ce0,
        we0 => gate_o_we0,
        d0 => gate_o_d0,
        q0 => gate_o_q0,
        address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address1,
        ce1 => gate_o_ce1,
        q1 => gate_o_q1);

    h_t_U : component LSTM_Top_infer_C_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => h_t_address0,
        ce0 => h_t_ce0,
        we0 => h_t_we0,
        d0 => h_t_d0,
        q0 => h_t_q0);

    grp_infer_Pipeline_1_fu_76 : component LSTM_Top_infer_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_1_fu_76_ap_start,
        ap_done => grp_infer_Pipeline_1_fu_76_ap_done,
        ap_idle => grp_infer_Pipeline_1_fu_76_ap_idle,
        ap_ready => grp_infer_Pipeline_1_fu_76_ap_ready,
        gate_f_address0 => grp_infer_Pipeline_1_fu_76_gate_f_address0,
        gate_f_ce0 => grp_infer_Pipeline_1_fu_76_gate_f_ce0,
        gate_f_we0 => grp_infer_Pipeline_1_fu_76_gate_f_we0,
        gate_f_d0 => grp_infer_Pipeline_1_fu_76_gate_f_d0);

    grp_infer_Pipeline_2_fu_82 : component LSTM_Top_infer_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_2_fu_82_ap_start,
        ap_done => grp_infer_Pipeline_2_fu_82_ap_done,
        ap_idle => grp_infer_Pipeline_2_fu_82_ap_idle,
        ap_ready => grp_infer_Pipeline_2_fu_82_ap_ready,
        gate_i_address0 => grp_infer_Pipeline_2_fu_82_gate_i_address0,
        gate_i_ce0 => grp_infer_Pipeline_2_fu_82_gate_i_ce0,
        gate_i_we0 => grp_infer_Pipeline_2_fu_82_gate_i_we0,
        gate_i_d0 => grp_infer_Pipeline_2_fu_82_gate_i_d0);

    grp_infer_Pipeline_3_fu_88 : component LSTM_Top_infer_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_3_fu_88_ap_start,
        ap_done => grp_infer_Pipeline_3_fu_88_ap_done,
        ap_idle => grp_infer_Pipeline_3_fu_88_ap_idle,
        ap_ready => grp_infer_Pipeline_3_fu_88_ap_ready,
        stat_C_address0 => grp_infer_Pipeline_3_fu_88_stat_C_address0,
        stat_C_ce0 => grp_infer_Pipeline_3_fu_88_stat_C_ce0,
        stat_C_we0 => grp_infer_Pipeline_3_fu_88_stat_C_we0,
        stat_C_d0 => grp_infer_Pipeline_3_fu_88_stat_C_d0);

    grp_infer_Pipeline_4_fu_94 : component LSTM_Top_infer_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_4_fu_94_ap_start,
        ap_done => grp_infer_Pipeline_4_fu_94_ap_done,
        ap_idle => grp_infer_Pipeline_4_fu_94_ap_idle,
        ap_ready => grp_infer_Pipeline_4_fu_94_ap_ready,
        C_t_address0 => grp_infer_Pipeline_4_fu_94_C_t_address0,
        C_t_ce0 => grp_infer_Pipeline_4_fu_94_C_t_ce0,
        C_t_we0 => grp_infer_Pipeline_4_fu_94_C_t_we0,
        C_t_d0 => grp_infer_Pipeline_4_fu_94_C_t_d0);

    grp_infer_Pipeline_5_fu_100 : component LSTM_Top_infer_Pipeline_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_5_fu_100_ap_start,
        ap_done => grp_infer_Pipeline_5_fu_100_ap_done,
        ap_idle => grp_infer_Pipeline_5_fu_100_ap_idle,
        ap_ready => grp_infer_Pipeline_5_fu_100_ap_ready,
        gate_o_address0 => grp_infer_Pipeline_5_fu_100_gate_o_address0,
        gate_o_ce0 => grp_infer_Pipeline_5_fu_100_gate_o_ce0,
        gate_o_we0 => grp_infer_Pipeline_5_fu_100_gate_o_we0,
        gate_o_d0 => grp_infer_Pipeline_5_fu_100_gate_o_d0);

    grp_infer_Pipeline_6_fu_106 : component LSTM_Top_infer_Pipeline_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_6_fu_106_ap_start,
        ap_done => grp_infer_Pipeline_6_fu_106_ap_done,
        ap_idle => grp_infer_Pipeline_6_fu_106_ap_idle,
        ap_ready => grp_infer_Pipeline_6_fu_106_ap_ready,
        h_t_address0 => grp_infer_Pipeline_6_fu_106_h_t_address0,
        h_t_ce0 => grp_infer_Pipeline_6_fu_106_h_t_ce0,
        h_t_we0 => grp_infer_Pipeline_6_fu_106_h_t_we0,
        h_t_d0 => grp_infer_Pipeline_6_fu_106_h_t_d0);

    grp_infer_Pipeline_32_fu_112 : component LSTM_Top_infer_Pipeline_32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_32_fu_112_ap_start,
        ap_done => grp_infer_Pipeline_32_fu_112_ap_done,
        ap_idle => grp_infer_Pipeline_32_fu_112_ap_idle,
        ap_ready => grp_infer_Pipeline_32_fu_112_ap_ready,
        res_address0 => grp_infer_Pipeline_32_fu_112_res_address0,
        res_ce0 => grp_infer_Pipeline_32_fu_112_res_ce0,
        res_we0 => grp_infer_Pipeline_32_fu_112_res_we0,
        res_d0 => grp_infer_Pipeline_32_fu_112_res_d0);

    grp_infer_Outline_VITIS_LOOP_63_1_fu_118 : component LSTM_Top_infer_Outline_VITIS_LOOP_63_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start,
        ap_done => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done,
        ap_idle => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_idle,
        ap_ready => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_ready,
        gate_o_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address0,
        gate_o_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce0,
        gate_o_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_we0,
        gate_o_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_d0,
        gate_o_q0 => gate_o_q0,
        gate_o_address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address1,
        gate_o_ce1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce1,
        gate_o_q1 => gate_o_q1,
        h_t_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_address0,
        h_t_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_ce0,
        h_t_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_we0,
        h_t_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_d0,
        h_t_q0 => h_t_q0,
        stat_C_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address0,
        stat_C_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce0,
        stat_C_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_we0,
        stat_C_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_d0,
        stat_C_q0 => stat_C_q0,
        stat_C_address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address1,
        stat_C_ce1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce1,
        stat_C_q1 => stat_C_q1,
        C_t_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_address0,
        C_t_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_ce0,
        C_t_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_we0,
        C_t_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_d0,
        C_t_q0 => C_t_q0,
        gate_i_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address0,
        gate_i_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce0,
        gate_i_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_we0,
        gate_i_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_d0,
        gate_i_q0 => gate_i_q0,
        gate_i_address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address1,
        gate_i_ce1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce1,
        gate_i_q1 => gate_i_q1,
        gate_f_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address0,
        gate_f_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce0,
        gate_f_we0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_we0,
        gate_f_d0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_d0,
        gate_f_q0 => gate_f_q0,
        gate_f_address1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address1,
        gate_f_ce1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce1,
        gate_f_q1 => gate_f_q1,
        input_r_address0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_address0,
        input_r_ce0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_ce0,
        input_r_q0 => input_r_q0,
        grp_fu_169_p_din0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din0,
        grp_fu_169_p_din1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din1,
        grp_fu_169_p_dout0 => grp_fu_169_p2,
        grp_fu_169_p_ce => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_ce,
        grp_fu_173_p_din0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_ce,
        grp_fu_177_p_din0 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din0,
        grp_fu_177_p_din1 => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din1,
        grp_fu_177_p_dout0 => grp_fu_114_p_dout0,
        grp_fu_177_p_ce => grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_ce);

    grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 : component LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start,
        ap_done => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done,
        ap_idle => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_idle,
        ap_ready => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_ready,
        h_t_address0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_address0,
        h_t_ce0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_ce0,
        h_t_q0 => h_t_q0,
        res_address0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address0,
        res_ce0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce0,
        res_we0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_we0,
        res_d0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_d0,
        res_address1 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address1,
        res_ce1 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce1,
        res_q1 => res_q1,
        grp_fu_173_p_din0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_ce,
        grp_fu_169_p_din0 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din0,
        grp_fu_169_p_din1 => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din1,
        grp_fu_169_p_dout0 => grp_fu_169_p2,
        grp_fu_169_p_ce => grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_ce);

    grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161 : component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start,
        ap_done => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done,
        ap_idle => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_idle,
        ap_ready => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_ready,
        res_address0 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address0,
        res_ce0 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce0,
        res_we0 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_we0,
        res_d0 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_d0,
        res_address1 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address1,
        res_ce1 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce1,
        res_q1 => res_q1,
        grp_fu_173_p_din0 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_ce);

    fmul_32ns_32ns_32_4_max_dsp_1_U146 : component LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_169_p0,
        din1 => grp_fu_169_p1,
        ce => grp_fu_169_ce,
        dout => grp_fu_169_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U147 : component LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_173_p0,
        din1 => grp_fu_173_p1,
        ce => grp_fu_173_ce,
        dout => grp_fu_173_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_1_fu_76_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_1_fu_76_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_1_fu_76_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_1_fu_76_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_1_fu_76_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_2_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_2_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_2_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_2_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_2_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_32_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_32_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_32_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_32_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_32_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_3_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_3_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_3_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_3_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_3_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_4_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_4_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_4_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_4_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_4_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_5_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_5_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_5_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_5_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_5_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_6_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_6_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_infer_Pipeline_6_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_6_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_6_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    C_t_address0_assign_proc : process(grp_infer_Pipeline_4_fu_94_C_t_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_t_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_t_address0 <= grp_infer_Pipeline_4_fu_94_C_t_address0;
        else 
            C_t_address0 <= "XXXXXXX";
        end if; 
    end process;


    C_t_ce0_assign_proc : process(grp_infer_Pipeline_4_fu_94_C_t_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_t_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_t_ce0 <= grp_infer_Pipeline_4_fu_94_C_t_ce0;
        else 
            C_t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_t_d0_assign_proc : process(grp_infer_Pipeline_4_fu_94_C_t_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_t_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_t_d0 <= grp_infer_Pipeline_4_fu_94_C_t_d0;
        else 
            C_t_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_t_we0_assign_proc : process(grp_infer_Pipeline_4_fu_94_C_t_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_t_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_C_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_t_we0 <= grp_infer_Pipeline_4_fu_94_C_t_we0;
        else 
            C_t_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done)
    begin
        if ((grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done)
    begin
        if ((grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done)
    begin
        if ((grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_infer_Pipeline_1_fu_76_ap_done, grp_infer_Pipeline_2_fu_82_ap_done, grp_infer_Pipeline_3_fu_88_ap_done, grp_infer_Pipeline_4_fu_94_ap_done, grp_infer_Pipeline_5_fu_100_ap_done, grp_infer_Pipeline_6_fu_106_ap_done, grp_infer_Pipeline_32_fu_112_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_infer_Pipeline_32_fu_112_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_6_fu_106_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_5_fu_100_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_4_fu_94_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_3_fu_88_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_2_fu_82_ap_done = ap_const_logic_0) or (grp_infer_Pipeline_1_fu_76_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done, ap_CS_fsm_state8)
    begin
        if ((((grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gate_f_address0_assign_proc : process(grp_infer_Pipeline_1_fu_76_gate_f_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_f_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_f_address0 <= grp_infer_Pipeline_1_fu_76_gate_f_address0;
        else 
            gate_f_address0 <= "XXXXXXX";
        end if; 
    end process;


    gate_f_ce0_assign_proc : process(grp_infer_Pipeline_1_fu_76_gate_f_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_f_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_f_ce0 <= grp_infer_Pipeline_1_fu_76_gate_f_ce0;
        else 
            gate_f_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gate_f_ce1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_f_ce1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_ce1;
        else 
            gate_f_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gate_f_d0_assign_proc : process(grp_infer_Pipeline_1_fu_76_gate_f_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_f_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_f_d0 <= grp_infer_Pipeline_1_fu_76_gate_f_d0;
        else 
            gate_f_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gate_f_we0_assign_proc : process(grp_infer_Pipeline_1_fu_76_gate_f_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_f_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_f_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_f_we0 <= grp_infer_Pipeline_1_fu_76_gate_f_we0;
        else 
            gate_f_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gate_i_address0_assign_proc : process(grp_infer_Pipeline_2_fu_82_gate_i_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_i_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_i_address0 <= grp_infer_Pipeline_2_fu_82_gate_i_address0;
        else 
            gate_i_address0 <= "XXXXXXX";
        end if; 
    end process;


    gate_i_ce0_assign_proc : process(grp_infer_Pipeline_2_fu_82_gate_i_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_i_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_i_ce0 <= grp_infer_Pipeline_2_fu_82_gate_i_ce0;
        else 
            gate_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gate_i_ce1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_i_ce1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_ce1;
        else 
            gate_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gate_i_d0_assign_proc : process(grp_infer_Pipeline_2_fu_82_gate_i_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_i_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_i_d0 <= grp_infer_Pipeline_2_fu_82_gate_i_d0;
        else 
            gate_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gate_i_we0_assign_proc : process(grp_infer_Pipeline_2_fu_82_gate_i_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_i_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_i_we0 <= grp_infer_Pipeline_2_fu_82_gate_i_we0;
        else 
            gate_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gate_o_address0_assign_proc : process(grp_infer_Pipeline_5_fu_100_gate_o_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_o_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_o_address0 <= grp_infer_Pipeline_5_fu_100_gate_o_address0;
        else 
            gate_o_address0 <= "XXXXXXX";
        end if; 
    end process;


    gate_o_ce0_assign_proc : process(grp_infer_Pipeline_5_fu_100_gate_o_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_o_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_o_ce0 <= grp_infer_Pipeline_5_fu_100_gate_o_ce0;
        else 
            gate_o_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gate_o_ce1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_o_ce1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_ce1;
        else 
            gate_o_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gate_o_d0_assign_proc : process(grp_infer_Pipeline_5_fu_100_gate_o_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_o_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_o_d0 <= grp_infer_Pipeline_5_fu_100_gate_o_d0;
        else 
            gate_o_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gate_o_we0_assign_proc : process(grp_infer_Pipeline_5_fu_100_gate_o_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            gate_o_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_gate_o_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gate_o_we0 <= grp_infer_Pipeline_5_fu_100_gate_o_we0;
        else 
            gate_o_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_114_p_ce <= grp_fu_177_ce;
    grp_fu_114_p_din0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din0;
    grp_fu_114_p_din1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_din1;

    grp_fu_169_ce_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_ce, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_ce <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_ce <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_ce;
        else 
            grp_fu_169_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_169_p0_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_p0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_p0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din0;
        else 
            grp_fu_169_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_169_p1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din1, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_p1 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_169_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_p1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_169_p_din1;
        else 
            grp_fu_169_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_ce_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_ce, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_ce, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_173_ce <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_ce <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_ce <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_ce;
        else 
            grp_fu_173_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_173_p0_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din0, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_173_p0 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_p0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din0;
        else 
            grp_fu_173_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_p1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din1, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din1, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_173_p1 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_grp_fu_173_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p1 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_grp_fu_173_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_p1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_173_p_din1;
        else 
            grp_fu_173_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_177_ce_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_177_ce <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_grp_fu_177_p_ce;
        else 
            grp_fu_177_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg;
    grp_infer_Pipeline_1_fu_76_ap_start <= grp_infer_Pipeline_1_fu_76_ap_start_reg;
    grp_infer_Pipeline_2_fu_82_ap_start <= grp_infer_Pipeline_2_fu_82_ap_start_reg;
    grp_infer_Pipeline_32_fu_112_ap_start <= grp_infer_Pipeline_32_fu_112_ap_start_reg;
    grp_infer_Pipeline_3_fu_88_ap_start <= grp_infer_Pipeline_3_fu_88_ap_start_reg;
    grp_infer_Pipeline_4_fu_94_ap_start <= grp_infer_Pipeline_4_fu_94_ap_start_reg;
    grp_infer_Pipeline_5_fu_100_ap_start <= grp_infer_Pipeline_5_fu_100_ap_start_reg;
    grp_infer_Pipeline_6_fu_106_ap_start <= grp_infer_Pipeline_6_fu_106_ap_start_reg;
    grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg;
    grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg;

    h_t_address0_assign_proc : process(grp_infer_Pipeline_6_fu_106_h_t_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_address0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            h_t_address0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            h_t_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            h_t_address0 <= grp_infer_Pipeline_6_fu_106_h_t_address0;
        else 
            h_t_address0 <= "XXXXXXX";
        end if; 
    end process;


    h_t_ce0_assign_proc : process(grp_infer_Pipeline_6_fu_106_h_t_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_ce0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            h_t_ce0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_h_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            h_t_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            h_t_ce0 <= grp_infer_Pipeline_6_fu_106_h_t_ce0;
        else 
            h_t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    h_t_d0_assign_proc : process(grp_infer_Pipeline_6_fu_106_h_t_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            h_t_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            h_t_d0 <= grp_infer_Pipeline_6_fu_106_h_t_d0;
        else 
            h_t_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    h_t_we0_assign_proc : process(grp_infer_Pipeline_6_fu_106_h_t_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            h_t_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_h_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            h_t_we0 <= grp_infer_Pipeline_6_fu_106_h_t_we0;
        else 
            h_t_we0 <= ap_const_logic_0;
        end if; 
    end process;

    input_r_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_address0;
    input_r_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_input_r_ce0;

    res_address0_assign_proc : process(grp_infer_Pipeline_32_fu_112_res_address0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address0, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_address0 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_address0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            res_address0 <= grp_infer_Pipeline_32_fu_112_res_address0;
        else 
            res_address0 <= "XXXX";
        end if; 
    end process;


    res_address1_assign_proc : process(grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address1, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_address1 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_address1 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_address1;
        else 
            res_address1 <= "XXXX";
        end if; 
    end process;


    res_ce0_assign_proc : process(grp_infer_Pipeline_32_fu_112_res_ce0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce0, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_ce0 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_ce0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            res_ce0 <= grp_infer_Pipeline_32_fu_112_res_ce0;
        else 
            res_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_ce1_assign_proc : process(grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce1, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_ce1 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_ce1 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_ce1;
        else 
            res_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    res_d0_assign_proc : process(grp_infer_Pipeline_32_fu_112_res_d0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_d0, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_d0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_d0 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_d0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            res_d0 <= grp_infer_Pipeline_32_fu_112_res_d0;
        else 
            res_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_we0_assign_proc : process(grp_infer_Pipeline_32_fu_112_res_we0, grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_we0, grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            res_we0 <= grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_res_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            res_we0 <= grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_res_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            res_we0 <= grp_infer_Pipeline_32_fu_112_res_we0;
        else 
            res_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stat_C_address0_assign_proc : process(grp_infer_Pipeline_3_fu_88_stat_C_address0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stat_C_address0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stat_C_address0 <= grp_infer_Pipeline_3_fu_88_stat_C_address0;
        else 
            stat_C_address0 <= "XXXXXXX";
        end if; 
    end process;


    stat_C_ce0_assign_proc : process(grp_infer_Pipeline_3_fu_88_stat_C_ce0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stat_C_ce0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stat_C_ce0 <= grp_infer_Pipeline_3_fu_88_stat_C_ce0;
        else 
            stat_C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stat_C_ce1_assign_proc : process(grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stat_C_ce1 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_ce1;
        else 
            stat_C_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stat_C_d0_assign_proc : process(grp_infer_Pipeline_3_fu_88_stat_C_d0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stat_C_d0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stat_C_d0 <= grp_infer_Pipeline_3_fu_88_stat_C_d0;
        else 
            stat_C_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stat_C_we0_assign_proc : process(grp_infer_Pipeline_3_fu_88_stat_C_we0, grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stat_C_we0 <= grp_infer_Outline_VITIS_LOOP_63_1_fu_118_stat_C_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stat_C_we0 <= grp_infer_Pipeline_3_fu_88_stat_C_we0;
        else 
            stat_C_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
