#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f52d20 .scope module, "test" "test" 2 3;
 .timescale -4 -4;
v0000000000fd83b0_0 .var "dummy", 0 0;
v0000000000fd9490_0 .var "dumpfile_path", 512 0;
v0000000000fd8e50_0 .var "w", 0 0;
v0000000000fd8ef0_0 .net "z", 0 0, L_000000000102a980;  1 drivers
S_0000000000f52eb0 .scope module, "Ej_2" "seq_detector" 2 10, 3 1 0, S_0000000000f52d20;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /OUTPUT 1 "z";
L_0000000000fe20f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f8b128 .resolv tri, v0000000000f77a50_0, L_0000000000fe20f8;
L_0000000000f7c110 .functor NOT 1, RS_0000000000f8b128, C4<0>, C4<0>, C4<0>;
L_0000000000f7c650 .functor AND 1, v0000000000fd8e50_0, L_0000000000f7c110, C4<1>, C4<1>;
L_0000000000fe2140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f8b038 .resolv tri, v0000000000f77550_0, L_0000000000fe2140;
L_0000000000f7c180 .functor NOT 1, RS_0000000000f8b038, C4<0>, C4<0>, C4<0>;
L_0000000000f7c1f0 .functor AND 1, L_0000000000f7c650, L_0000000000f7c180, C4<1>, C4<1>;
L_0000000000f7c260 .functor NOT 1, v0000000000fd8e50_0, C4<0>, C4<0>, C4<0>;
L_0000000000f7c2d0 .functor AND 1, L_0000000000f7c260, RS_0000000000f8b128, C4<1>, C4<1>;
L_0000000000f7c6c0 .functor NOT 1, RS_0000000000f8b038, C4<0>, C4<0>, C4<0>;
L_0000000000f7c3b0 .functor AND 1, L_0000000000f7c2d0, L_0000000000f7c6c0, C4<1>, C4<1>;
L_0000000000f7c570 .functor OR 1, L_0000000000f7c1f0, L_0000000000f7c3b0, C4<0>, C4<0>;
L_0000000000f7c420 .functor AND 1, v0000000000fd8e50_0, RS_0000000000f8b128, C4<1>, C4<1>;
L_0000000000f7c490 .functor AND 1, L_0000000000f7c420, RS_0000000000f8b038, C4<1>, C4<1>;
L_0000000000f7c500 .functor OR 1, L_0000000000f7c570, L_0000000000f7c490, C4<0>, C4<0>;
L_000000000102a130 .functor NOT 1, v0000000000fd8e50_0, C4<0>, C4<0>, C4<0>;
L_000000000102af30 .functor AND 1, L_000000000102a130, RS_0000000000f8b128, C4<1>, C4<1>;
L_000000000102a7c0 .functor NOT 1, RS_0000000000f8b038, C4<0>, C4<0>, C4<0>;
L_000000000102ad00 .functor AND 1, L_000000000102af30, L_000000000102a7c0, C4<1>, C4<1>;
L_000000000102a910 .functor NOT 1, RS_0000000000f8b128, C4<0>, C4<0>, C4<0>;
L_000000000102afa0 .functor AND 1, v0000000000fd8e50_0, L_000000000102a910, C4<1>, C4<1>;
L_000000000102ad70 .functor AND 1, L_000000000102afa0, RS_0000000000f8b038, C4<1>, C4<1>;
L_000000000102a830 .functor OR 1, L_000000000102ad00, L_000000000102ad70, C4<0>, C4<0>;
L_000000000102a8a0 .functor AND 1, v0000000000fd8e50_0, RS_0000000000f8b038, C4<1>, C4<1>;
L_000000000102a980 .functor AND 1, L_000000000102a8a0, RS_0000000000f8b128, C4<1>, C4<1>;
L_0000000000fe20b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f8b008 .resolv tri, L_0000000000fe20b0, L_0000000000f7c500;
v0000000000fd8d10_0 .net8 "Y1", 0 0, RS_0000000000f8b008;  2 drivers
L_0000000000fe2068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f8b0f8 .resolv tri, L_0000000000fe2068, L_000000000102a830;
v0000000000fd98f0_0 .net8 "Y2", 0 0, RS_0000000000f8b0f8;  2 drivers
v0000000000fd8950_0 .net *"_s10", 0 0, L_0000000000f7c650;  1 drivers
v0000000000fd89f0_0 .net *"_s12", 0 0, L_0000000000f7c180;  1 drivers
v0000000000fd9710_0 .net *"_s14", 0 0, L_0000000000f7c1f0;  1 drivers
v0000000000fd8db0_0 .net *"_s16", 0 0, L_0000000000f7c260;  1 drivers
v0000000000fd8a90_0 .net *"_s18", 0 0, L_0000000000f7c2d0;  1 drivers
v0000000000fd8590_0 .net *"_s20", 0 0, L_0000000000f7c6c0;  1 drivers
v0000000000fd8090_0 .net *"_s22", 0 0, L_0000000000f7c3b0;  1 drivers
v0000000000fd88b0_0 .net *"_s24", 0 0, L_0000000000f7c570;  1 drivers
v0000000000fd9670_0 .net *"_s26", 0 0, L_0000000000f7c420;  1 drivers
v0000000000fd81d0_0 .net *"_s28", 0 0, L_0000000000f7c490;  1 drivers
v0000000000fd8f90_0 .net *"_s32", 0 0, L_000000000102a130;  1 drivers
v0000000000fd8b30_0 .net *"_s34", 0 0, L_000000000102af30;  1 drivers
v0000000000fd8bd0_0 .net *"_s36", 0 0, L_000000000102a7c0;  1 drivers
v0000000000fd9cb0_0 .net *"_s38", 0 0, L_000000000102ad00;  1 drivers
v0000000000fd9f30_0 .net *"_s40", 0 0, L_000000000102a910;  1 drivers
v0000000000fd8130_0 .net *"_s42", 0 0, L_000000000102afa0;  1 drivers
v0000000000fd86d0_0 .net *"_s44", 0 0, L_000000000102ad70;  1 drivers
v0000000000fd8c70_0 .net *"_s48", 0 0, L_000000000102a8a0;  1 drivers
v0000000000fd9850_0 .net *"_s8", 0 0, L_0000000000f7c110;  1 drivers
v0000000000fd8770_0 .net "clk", 0 0, v0000000000f77af0_0;  1 drivers
v0000000000fd9530_0 .net "w", 0 0, v0000000000fd8e50_0;  1 drivers
v0000000000fd93f0_0 .net8 "y1", 0 0, RS_0000000000f8b038;  2 drivers
v0000000000fd8270_0 .net8 "y2", 0 0, RS_0000000000f8b128;  2 drivers
v0000000000fd8310_0 .net "z", 0 0, L_000000000102a980;  alias, 1 drivers
S_0000000000f854a0 .scope module, "Clockers" "clock_gen" 3 6, 4 2 0, S_0000000000f52eb0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk";
P_0000000000f7d190 .param/l "PERIOD" 0 4 4, +C4<00000000000000000000000000000010>;
v0000000000f77af0_0 .var "clk", 0 0;
S_0000000000f85630 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 4 9, 4 9 0, S_0000000000f854a0;
 .timescale -4 -4;
S_0000000000f8a020 .scope module, "FFD1" "RisingEdge_DFlipFlop" 3 20, 5 1 0, S_0000000000f52eb0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000000000f77410_0 .net8 "D", 0 0, RS_0000000000f8b008;  alias, 2 drivers
v0000000000f77550_0 .var "Q", 0 0;
v0000000000f777d0_0 .net "clk", 0 0, v0000000000f77af0_0;  alias, 1 drivers
E_0000000000f7ccd0 .event posedge, v0000000000f77af0_0;
S_0000000000f8a1b0 .scope module, "FFD2" "RisingEdge_DFlipFlop" 3 21, 5 1 0, S_0000000000f52eb0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v0000000000f77870_0 .net8 "D", 0 0, RS_0000000000f8b0f8;  alias, 2 drivers
v0000000000f77a50_0 .var "Q", 0 0;
v0000000000fd8810_0 .net "clk", 0 0, v0000000000f77af0_0;  alias, 1 drivers
    .scope S_0000000000f854a0;
T_0 ;
    %fork t_1, S_0000000000f85630;
    %jmp t_0;
    .scope S_0000000000f85630;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f77af0_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f77af0_0, 0;
    %delay 1, 0;
    %end;
    .scope S_0000000000f854a0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f8a020;
T_1 ;
    %wait E_0000000000f7ccd0;
    %load/vec4 v0000000000f77410_0;
    %assign/vec4 v0000000000f77550_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f8a1b0;
T_2 ;
    %wait E_0000000000f7ccd0;
    %load/vec4 v0000000000f77870_0;
    %assign/vec4 v0000000000f77a50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f52d20;
T_3 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0000000000fd9490_0, 0, 513;
    %end;
    .thread T_3;
    .scope S_0000000000f52d20;
T_4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd8e50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000f52d20;
T_5 ;
    %vpi_func 2 51 "$value$plusargs" 32, "VCD_PATH=%s", v0000000000fd9490_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0000000000fd83b0_0, 0, 1;
    %vpi_call 2 52 "$dumpfile", v0000000000fd9490_0 {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f52d20 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "Ej_2.v";
    "clock.v";
    "RisingEdge_DFlipFlop.v";
