

================================================================
== Vitis HLS Report for 'SneakySnake_bit'
================================================================
* Date:           Sat May 17 18:24:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  9.511 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.198 us|  0.198 us|   17|   17|  loop auto-rewind stp (delay=5 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                     |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |               Instance              |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ret_NeighborhoodMap_bit_fu_106  |NeighborhoodMap_bit  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_after_neighbohood_fu_113         |after_neighbohood    |        3|        3|  33.000 ns|  33.000 ns|    1|    1|      yes|
        +-------------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_709_1  |       16|       16|         6|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%global_count2 = alloca i32 1"   --->   Operation 10 'alloca' 'global_count2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln681 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:681]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln681 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:681]   --->   Operation 13 'specinterface' 'specinterface_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ReadLength"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ReadLength, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ReadLength, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %ReadSeq"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ReadSeq, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ReadSeq, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %RefSeq"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RefSeq, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RefSeq, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %EditThreshold"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %EditThreshold, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %EditThreshold, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %KmerSize"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KmerSize, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KmerSize, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%ReadSeq_read = read i256 @_ssdm_op_Read.ap_none.i256P0A, i256 %ReadSeq"   --->   Operation 30 'read' 'ReadSeq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%RefSeq_read = read i256 @_ssdm_op_Read.ap_none.i256P0A, i256 %RefSeq"   --->   Operation 31 'read' 'RefSeq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i256 %RefSeq_read" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 32 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%call_ret = call i1408 @NeighborhoodMap_bit, i256 %ReadSeq_read, i255 %trunc_ln703" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DNA_nsh = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 34 'extractvalue' 'DNA_nsh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%DNA_shl_one = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 35 'extractvalue' 'DNA_shl_one' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%DNA_shl_two = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 36 'extractvalue' 'DNA_shl_two' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%DNA_shl_three = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 37 'extractvalue' 'DNA_shl_three' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%DNA_shl_four = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 38 'extractvalue' 'DNA_shl_four' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%DNA_shl_five = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 39 'extractvalue' 'DNA_shl_five' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%DNA_shr_one = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 40 'extractvalue' 'DNA_shr_one' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%DNA_shr_two = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 41 'extractvalue' 'DNA_shr_two' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%DNA_shr_three = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 42 'extractvalue' 'DNA_shr_three' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%DNA_shr_four = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 43 'extractvalue' 'DNA_shr_four' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%DNA_shr_five = extractvalue i1408 %call_ret" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:703]   --->   Operation 44 'extractvalue' 'DNA_shr_five' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %global_count2"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln709 = br void %for.inc.split" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 47 'br' 'br_ln709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 48 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i1_load, i3 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln712 = icmp_ne  i7 %shl_ln, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 50 'icmp' 'icmp_ln712' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %DNA_nsh, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln712_1)   --->   "%xor_ln712 = xor i7 %shl_ln, i7 127" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 52 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%select_ln712 = select i1 %icmp_ln712, i128 %tmp, i128 %DNA_nsh" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 53 'select' 'select_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln712_1 = select i1 %icmp_ln712, i7 %xor_ln712, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 54 'select' 'select_ln712_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i7 %select_ln712_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 55 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 56 'lshr' 'lshr_ln712' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i128 %lshr_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 57 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln712_2 = select i1 %icmp_ln712, i8 3, i8 255" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 58 'select' 'select_ln712_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.22ns)   --->   "%and_ln712 = and i8 %trunc_ln712, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 59 'and' 'and_ln712' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713)   --->   "%tmp_7 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_one, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 60 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713)   --->   "%select_ln713 = select i1 %icmp_ln712, i128 %tmp_7, i128 %DNA_shl_one" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 61 'select' 'select_ln713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713 = lshr i128 %select_ln713, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 62 'lshr' 'lshr_ln713' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln713 = trunc i128 %lshr_ln713" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 63 'trunc' 'trunc_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.22ns)   --->   "%and_ln713 = and i8 %trunc_ln713, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 64 'and' 'and_ln713' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_1)   --->   "%tmp_8 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_two, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 65 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_1)   --->   "%select_ln713_1 = select i1 %icmp_ln712, i128 %tmp_8, i128 %DNA_shl_two" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 66 'select' 'select_ln713_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_1 = lshr i128 %select_ln713_1, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 67 'lshr' 'lshr_ln713_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln713_1 = trunc i128 %lshr_ln713_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 68 'trunc' 'trunc_ln713_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.22ns)   --->   "%and_ln713_1 = and i8 %trunc_ln713_1, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 69 'and' 'and_ln713_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_2)   --->   "%tmp_9 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_three, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_2)   --->   "%select_ln713_2 = select i1 %icmp_ln712, i128 %tmp_9, i128 %DNA_shl_three" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 71 'select' 'select_ln713_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_2 = lshr i128 %select_ln713_2, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 72 'lshr' 'lshr_ln713_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln713_2 = trunc i128 %lshr_ln713_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 73 'trunc' 'trunc_ln713_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.22ns)   --->   "%and_ln713_2 = and i8 %trunc_ln713_2, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 74 'and' 'and_ln713_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_3)   --->   "%tmp_10 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_four, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 75 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_3)   --->   "%select_ln713_3 = select i1 %icmp_ln712, i128 %tmp_10, i128 %DNA_shl_four" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 76 'select' 'select_ln713_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_3 = lshr i128 %select_ln713_3, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 77 'lshr' 'lshr_ln713_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln713_3 = trunc i128 %lshr_ln713_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 78 'trunc' 'trunc_ln713_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.22ns)   --->   "%and_ln713_3 = and i8 %trunc_ln713_3, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 79 'and' 'and_ln713_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_4)   --->   "%tmp_11 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_five, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 80 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_4)   --->   "%select_ln713_4 = select i1 %icmp_ln712, i128 %tmp_11, i128 %DNA_shl_five" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 81 'select' 'select_ln713_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_4 = lshr i128 %select_ln713_4, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 82 'lshr' 'lshr_ln713_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln713_4 = trunc i128 %lshr_ln713_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 83 'trunc' 'trunc_ln713_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.22ns)   --->   "%and_ln713_4 = and i8 %trunc_ln713_4, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713]   --->   Operation 84 'and' 'and_ln713_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714)   --->   "%tmp_12 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_one, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 85 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714)   --->   "%select_ln714 = select i1 %icmp_ln712, i128 %tmp_12, i128 %DNA_shr_one" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 86 'select' 'select_ln714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714 = lshr i128 %select_ln714, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 87 'lshr' 'lshr_ln714' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln714 = trunc i128 %lshr_ln714" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 88 'trunc' 'trunc_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.22ns)   --->   "%and_ln714 = and i8 %trunc_ln714, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 89 'and' 'and_ln714' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_1)   --->   "%tmp_13 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_two, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 90 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_1)   --->   "%select_ln714_1 = select i1 %icmp_ln712, i128 %tmp_13, i128 %DNA_shr_two" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 91 'select' 'select_ln714_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_1 = lshr i128 %select_ln714_1, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 92 'lshr' 'lshr_ln714_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln714_1 = trunc i128 %lshr_ln714_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 93 'trunc' 'trunc_ln714_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.22ns)   --->   "%and_ln714_1 = and i8 %trunc_ln714_1, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 94 'and' 'and_ln714_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_2)   --->   "%tmp_14 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_three, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 95 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_2)   --->   "%select_ln714_2 = select i1 %icmp_ln712, i128 %tmp_14, i128 %DNA_shr_three" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 96 'select' 'select_ln714_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_2 = lshr i128 %select_ln714_2, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 97 'lshr' 'lshr_ln714_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln714_2 = trunc i128 %lshr_ln714_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 98 'trunc' 'trunc_ln714_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.22ns)   --->   "%and_ln714_2 = and i8 %trunc_ln714_2, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 99 'and' 'and_ln714_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_3)   --->   "%tmp_15 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_four, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 100 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_3)   --->   "%select_ln714_3 = select i1 %icmp_ln712, i128 %tmp_15, i128 %DNA_shr_four" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 101 'select' 'select_ln714_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_3 = lshr i128 %select_ln714_3, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 102 'lshr' 'lshr_ln714_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln714_3 = trunc i128 %lshr_ln714_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 103 'trunc' 'trunc_ln714_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.22ns)   --->   "%and_ln714_3 = and i8 %trunc_ln714_3, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 104 'and' 'and_ln714_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_4)   --->   "%tmp_16 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_five, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 105 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_4)   --->   "%select_ln714_4 = select i1 %icmp_ln712, i128 %tmp_16, i128 %DNA_shr_five" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 106 'select' 'select_ln714_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_4 = lshr i128 %select_ln714_4, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 107 'lshr' 'lshr_ln714_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln714_4 = trunc i128 %lshr_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 108 'trunc' 'trunc_ln714_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.22ns)   --->   "%and_ln714_4 = and i8 %trunc_ln714_4, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714]   --->   Operation 109 'and' 'and_ln714_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.70ns)   --->   "%i = add i4 %i1_load, i4 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 110 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.70ns)   --->   "%icmp_ln709 = icmp_eq  i4 %i1_load, i4 11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 111 'icmp' 'icmp_ln709' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln709 = store i4 %i, i4 %i1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 112 'store' 'store_ln709' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln709 = br i1 %icmp_ln709, void %for.inc.split, void %for.end" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 113 'br' 'br_ln709' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.51>
ST_2 : Operation 114 [5/5] (9.51ns)   --->   "%trunc_ln712_1 = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 114 'call' 'trunc_ln712_1' <Predicate = true> <Delay = 9.51> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 115 [4/5] (9.51ns)   --->   "%trunc_ln712_1 = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 115 'call' 'trunc_ln712_1' <Predicate = true> <Delay = 9.51> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 9.51>
ST_4 : Operation 116 [3/5] (9.51ns)   --->   "%trunc_ln712_1 = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 116 'call' 'trunc_ln712_1' <Predicate = true> <Delay = 9.51> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 9.51>
ST_5 : Operation 117 [2/5] (9.51ns)   --->   "%trunc_ln712_1 = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 117 'call' 'trunc_ln712_1' <Predicate = true> <Delay = 9.51> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 9.36>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%global_count2_load = load i2 %global_count2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 118 'load' 'global_count2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 119 'specpipeline' 'specpipeline_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln708 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709]   --->   Operation 121 'specloopname' 'specloopname_ln709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/5] (8.54ns)   --->   "%trunc_ln712_1 = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 122 'call' 'trunc_ln712_1' <Predicate = true> <Delay = 8.54> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 123 [1/1] (0.43ns)   --->   "%global_count = add i2 %trunc_ln712_1, i2 %global_count2_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 123 'add' 'global_count' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln712 = store i2 %global_count, i2 %global_count2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712]   --->   Operation 124 'store' 'store_ln712' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i2 %global_count" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:719]   --->   Operation 125 'zext' 'zext_ln719' <Predicate = (icmp_ln709)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.38ns)   --->   "%ret_ln719 = ret i32 %zext_ln719" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:719]   --->   Operation 126 'ret' 'ret_ln719' <Predicate = (icmp_ln709)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ ReadLength]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadSeq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RefSeq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EditThreshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KmerSize]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                      (alloca           ) [ 0100000]
global_count2           (alloca           ) [ 0111111]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
spectopmodule_ln681     (spectopmodule    ) [ 0000000]
specinterface_ln681     (specinterface    ) [ 0000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
ReadSeq_read            (read             ) [ 0000000]
RefSeq_read             (read             ) [ 0000000]
trunc_ln703             (trunc            ) [ 0000000]
call_ret                (call             ) [ 0000000]
DNA_nsh                 (extractvalue     ) [ 0000000]
DNA_shl_one             (extractvalue     ) [ 0000000]
DNA_shl_two             (extractvalue     ) [ 0000000]
DNA_shl_three           (extractvalue     ) [ 0000000]
DNA_shl_four            (extractvalue     ) [ 0000000]
DNA_shl_five            (extractvalue     ) [ 0000000]
DNA_shr_one             (extractvalue     ) [ 0000000]
DNA_shr_two             (extractvalue     ) [ 0000000]
DNA_shr_three           (extractvalue     ) [ 0000000]
DNA_shr_four            (extractvalue     ) [ 0000000]
DNA_shr_five            (extractvalue     ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln709                (br               ) [ 0000000]
i1_load                 (load             ) [ 0000000]
shl_ln                  (bitconcatenate   ) [ 0000000]
icmp_ln712              (icmp             ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
xor_ln712               (xor              ) [ 0000000]
select_ln712            (select           ) [ 0000000]
select_ln712_1          (select           ) [ 0000000]
zext_ln712              (zext             ) [ 0000000]
lshr_ln712              (lshr             ) [ 0000000]
trunc_ln712             (trunc            ) [ 0000000]
select_ln712_2          (select           ) [ 0000000]
and_ln712               (and              ) [ 0111111]
tmp_7                   (partselect       ) [ 0000000]
select_ln713            (select           ) [ 0000000]
lshr_ln713              (lshr             ) [ 0000000]
trunc_ln713             (trunc            ) [ 0000000]
and_ln713               (and              ) [ 0111111]
tmp_8                   (partselect       ) [ 0000000]
select_ln713_1          (select           ) [ 0000000]
lshr_ln713_1            (lshr             ) [ 0000000]
trunc_ln713_1           (trunc            ) [ 0000000]
and_ln713_1             (and              ) [ 0111111]
tmp_9                   (partselect       ) [ 0000000]
select_ln713_2          (select           ) [ 0000000]
lshr_ln713_2            (lshr             ) [ 0000000]
trunc_ln713_2           (trunc            ) [ 0000000]
and_ln713_2             (and              ) [ 0111111]
tmp_10                  (partselect       ) [ 0000000]
select_ln713_3          (select           ) [ 0000000]
lshr_ln713_3            (lshr             ) [ 0000000]
trunc_ln713_3           (trunc            ) [ 0000000]
and_ln713_3             (and              ) [ 0111111]
tmp_11                  (partselect       ) [ 0000000]
select_ln713_4          (select           ) [ 0000000]
lshr_ln713_4            (lshr             ) [ 0000000]
trunc_ln713_4           (trunc            ) [ 0000000]
and_ln713_4             (and              ) [ 0111111]
tmp_12                  (partselect       ) [ 0000000]
select_ln714            (select           ) [ 0000000]
lshr_ln714              (lshr             ) [ 0000000]
trunc_ln714             (trunc            ) [ 0000000]
and_ln714               (and              ) [ 0111111]
tmp_13                  (partselect       ) [ 0000000]
select_ln714_1          (select           ) [ 0000000]
lshr_ln714_1            (lshr             ) [ 0000000]
trunc_ln714_1           (trunc            ) [ 0000000]
and_ln714_1             (and              ) [ 0111111]
tmp_14                  (partselect       ) [ 0000000]
select_ln714_2          (select           ) [ 0000000]
lshr_ln714_2            (lshr             ) [ 0000000]
trunc_ln714_2           (trunc            ) [ 0000000]
and_ln714_2             (and              ) [ 0111111]
tmp_15                  (partselect       ) [ 0000000]
select_ln714_3          (select           ) [ 0000000]
lshr_ln714_3            (lshr             ) [ 0000000]
trunc_ln714_3           (trunc            ) [ 0000000]
and_ln714_3             (and              ) [ 0111111]
tmp_16                  (partselect       ) [ 0000000]
select_ln714_4          (select           ) [ 0000000]
lshr_ln714_4            (lshr             ) [ 0000000]
trunc_ln714_4           (trunc            ) [ 0000000]
and_ln714_4             (and              ) [ 0111111]
i                       (add              ) [ 0000000]
icmp_ln709              (icmp             ) [ 0111111]
store_ln709             (store            ) [ 0000000]
br_ln709                (br               ) [ 0000000]
global_count2_load      (load             ) [ 0000000]
specpipeline_ln708      (specpipeline     ) [ 0000000]
speclooptripcount_ln708 (speclooptripcount) [ 0000000]
specloopname_ln709      (specloopname     ) [ 0000000]
trunc_ln712_1           (call             ) [ 0000000]
global_count            (add              ) [ 0000000]
store_ln712             (store            ) [ 0000000]
zext_ln719              (zext             ) [ 0000000]
ret_ln719               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ReadLength">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadLength"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ReadSeq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadSeq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RefSeq">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RefSeq"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="EditThreshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="EditThreshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KmerSize">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KmerSize"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NeighborhoodMap_bit"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="after_neighbohood"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="global_count2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_count2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ReadSeq_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ReadSeq_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="RefSeq_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RefSeq_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="call_ret_NeighborhoodMap_bit_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1408" slack="0"/>
<pin id="108" dir="0" index="1" bw="256" slack="0"/>
<pin id="109" dir="0" index="2" bw="255" slack="0"/>
<pin id="110" dir="1" index="3" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_after_neighbohood_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="1"/>
<pin id="116" dir="0" index="2" bw="8" slack="1"/>
<pin id="117" dir="0" index="3" bw="8" slack="1"/>
<pin id="118" dir="0" index="4" bw="8" slack="1"/>
<pin id="119" dir="0" index="5" bw="8" slack="1"/>
<pin id="120" dir="0" index="6" bw="8" slack="1"/>
<pin id="121" dir="0" index="7" bw="8" slack="1"/>
<pin id="122" dir="0" index="8" bw="8" slack="1"/>
<pin id="123" dir="0" index="9" bw="8" slack="1"/>
<pin id="124" dir="0" index="10" bw="8" slack="1"/>
<pin id="125" dir="0" index="11" bw="8" slack="1"/>
<pin id="126" dir="1" index="12" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="trunc_ln712_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln703_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="1" index="1" bw="255" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="DNA_nsh_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1408" slack="0"/>
<pin id="135" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_nsh/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="DNA_shl_one_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1408" slack="0"/>
<pin id="139" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shl_one/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="DNA_shl_two_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1408" slack="0"/>
<pin id="143" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shl_two/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="DNA_shl_three_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1408" slack="0"/>
<pin id="147" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shl_three/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="DNA_shl_four_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1408" slack="0"/>
<pin id="151" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shl_four/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="DNA_shl_five_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1408" slack="0"/>
<pin id="155" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shl_five/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="DNA_shr_one_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1408" slack="0"/>
<pin id="159" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shr_one/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="DNA_shr_two_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1408" slack="0"/>
<pin id="163" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shr_two/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="DNA_shr_three_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1408" slack="0"/>
<pin id="167" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shr_three/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="DNA_shr_four_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1408" slack="0"/>
<pin id="171" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shr_four/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="DNA_shr_five_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1408" slack="0"/>
<pin id="175" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DNA_shr_five/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i1_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln712_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln712/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="0"/>
<pin id="206" dir="0" index="1" bw="128" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln712_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln712/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln712_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="0" index="2" bw="128" slack="0"/>
<pin id="224" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln712_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln712_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln712_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln712/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln712_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln712_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln712_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln712/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="1" slack="0"/>
<pin id="269" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln713_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="0"/>
<pin id="277" dir="0" index="2" bw="128" slack="0"/>
<pin id="278" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lshr_ln713_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="128" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln713_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="128" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln713_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="128" slack="0"/>
<pin id="300" dir="0" index="1" bw="128" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="0" index="3" bw="1" slack="0"/>
<pin id="303" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln713_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="128" slack="0"/>
<pin id="311" dir="0" index="2" bw="128" slack="0"/>
<pin id="312" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln713_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="128" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln713_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln713_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="128" slack="0"/>
<pin id="334" dir="0" index="1" bw="128" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="1" slack="0"/>
<pin id="337" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln713_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="0"/>
<pin id="345" dir="0" index="2" bw="128" slack="0"/>
<pin id="346" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_2/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="lshr_ln713_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln713_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="128" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln713_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_10_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="128" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln713_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="128" slack="0"/>
<pin id="379" dir="0" index="2" bw="128" slack="0"/>
<pin id="380" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_3/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lshr_ln713_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln713_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="128" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_3/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln713_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_3/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="0" index="1" bw="128" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln713_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="128" slack="0"/>
<pin id="414" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_4/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln713_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_4/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln713_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_4/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln713_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_4/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_12_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="128" slack="0"/>
<pin id="436" dir="0" index="1" bw="128" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="0" index="3" bw="1" slack="0"/>
<pin id="439" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln714_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="128" slack="0"/>
<pin id="447" dir="0" index="2" bw="128" slack="0"/>
<pin id="448" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="lshr_ln714_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln714_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="128" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln714_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_13_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="128" slack="0"/>
<pin id="470" dir="0" index="1" bw="128" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="1" slack="0"/>
<pin id="473" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln714_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="128" slack="0"/>
<pin id="481" dir="0" index="2" bw="128" slack="0"/>
<pin id="482" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lshr_ln714_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="128" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln714_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="128" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln714_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_14_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="128" slack="0"/>
<pin id="504" dir="0" index="1" bw="128" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="0" index="3" bw="1" slack="0"/>
<pin id="507" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln714_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="128" slack="0"/>
<pin id="515" dir="0" index="2" bw="128" slack="0"/>
<pin id="516" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_2/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln714_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="0"/>
<pin id="523" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_2/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln714_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_2/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="and_ln714_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_2/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_15_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="128" slack="0"/>
<pin id="538" dir="0" index="1" bw="128" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="0" index="3" bw="1" slack="0"/>
<pin id="541" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln714_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="128" slack="0"/>
<pin id="549" dir="0" index="2" bw="128" slack="0"/>
<pin id="550" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_3/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="lshr_ln714_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="128" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_3/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln714_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="128" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_3/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln714_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_3/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_16_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="0" index="1" bw="128" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="0" index="3" bw="1" slack="0"/>
<pin id="575" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln714_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="128" slack="0"/>
<pin id="583" dir="0" index="2" bw="128" slack="0"/>
<pin id="584" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_4/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="lshr_ln714_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="128" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="0"/>
<pin id="591" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_4/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln714_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="128" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_4/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="and_ln714_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_4/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln709_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln709/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln709_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln709/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="global_count2_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="5"/>
<pin id="623" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_count2_load/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="global_count_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_count/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln712_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="5"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln719_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln719/6 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="global_count2_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="global_count2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="and_ln712_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln712 "/>
</bind>
</comp>

<comp id="658" class="1005" name="and_ln713_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713 "/>
</bind>
</comp>

<comp id="663" class="1005" name="and_ln713_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="and_ln713_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="and_ln713_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="and_ln713_4_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_4 "/>
</bind>
</comp>

<comp id="683" class="1005" name="and_ln714_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714 "/>
</bind>
</comp>

<comp id="688" class="1005" name="and_ln714_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="and_ln714_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="and_ln714_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="and_ln714_4_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_4 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln709_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="5"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln709 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="94" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="100" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="136"><net_src comp="106" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="106" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="106" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="106" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="106" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="106" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="106" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="106" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="106" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="106" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="106" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="133" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="218"><net_src comp="190" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="198" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="204" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="133" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="198" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="214" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="220" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="198" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="137" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="198" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="264" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="137" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="236" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="250" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="141" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="313"><net_src comp="198" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="298" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="141" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="236" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="250" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="145" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="347"><net_src comp="198" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="332" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="145" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="236" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="250" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="149" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="198" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="149" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="236" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="250" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="153" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="415"><net_src comp="198" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="400" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="153" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="236" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="250" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="157" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="14" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="449"><net_src comp="198" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="434" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="157" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="236" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="250" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="161" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="14" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="483"><net_src comp="198" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="468" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="161" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="236" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="250" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="165" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="62" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="198" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="502" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="165" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="236" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="250" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="169" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="14" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="198" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="536" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="169" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="236" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="250" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="173" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="14" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="585"><net_src comp="198" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="570" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="173" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="236" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="250" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="187" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="187" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="72" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="604" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="113" pin="12"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="624" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="86" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="649"><net_src comp="90" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="656"><net_src comp="258" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="661"><net_src comp="292" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="666"><net_src comp="326" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="671"><net_src comp="360" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="676"><net_src comp="394" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="113" pin=5"/></net>

<net id="681"><net_src comp="428" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="113" pin=6"/></net>

<net id="686"><net_src comp="462" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="113" pin=7"/></net>

<net id="691"><net_src comp="496" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="696"><net_src comp="530" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="113" pin=9"/></net>

<net id="701"><net_src comp="564" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="113" pin=10"/></net>

<net id="706"><net_src comp="598" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="113" pin=11"/></net>

<net id="711"><net_src comp="610" pin="2"/><net_sink comp="708" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SneakySnake_bit : ReadSeq | {1 }
	Port: SneakySnake_bit : RefSeq | {1 }
  - Chain level:
	State 1
		call_ret : 1
		DNA_nsh : 2
		DNA_shl_one : 2
		DNA_shl_two : 2
		DNA_shl_three : 2
		DNA_shl_four : 2
		DNA_shl_five : 2
		DNA_shr_one : 2
		DNA_shr_two : 2
		DNA_shr_three : 2
		DNA_shr_four : 2
		DNA_shr_five : 2
		store_ln0 : 1
		store_ln0 : 1
		i1_load : 1
		shl_ln : 2
		icmp_ln712 : 3
		tmp : 3
		xor_ln712 : 3
		select_ln712 : 4
		select_ln712_1 : 3
		zext_ln712 : 4
		lshr_ln712 : 5
		trunc_ln712 : 6
		select_ln712_2 : 4
		and_ln712 : 7
		tmp_7 : 3
		select_ln713 : 4
		lshr_ln713 : 5
		trunc_ln713 : 6
		and_ln713 : 7
		tmp_8 : 3
		select_ln713_1 : 4
		lshr_ln713_1 : 5
		trunc_ln713_1 : 6
		and_ln713_1 : 7
		tmp_9 : 3
		select_ln713_2 : 4
		lshr_ln713_2 : 5
		trunc_ln713_2 : 6
		and_ln713_2 : 7
		tmp_10 : 3
		select_ln713_3 : 4
		lshr_ln713_3 : 5
		trunc_ln713_3 : 6
		and_ln713_3 : 7
		tmp_11 : 3
		select_ln713_4 : 4
		lshr_ln713_4 : 5
		trunc_ln713_4 : 6
		and_ln713_4 : 7
		tmp_12 : 3
		select_ln714 : 4
		lshr_ln714 : 5
		trunc_ln714 : 6
		and_ln714 : 7
		tmp_13 : 3
		select_ln714_1 : 4
		lshr_ln714_1 : 5
		trunc_ln714_1 : 6
		and_ln714_1 : 7
		tmp_14 : 3
		select_ln714_2 : 4
		lshr_ln714_2 : 5
		trunc_ln714_2 : 6
		and_ln714_2 : 7
		tmp_15 : 3
		select_ln714_3 : 4
		lshr_ln714_3 : 5
		trunc_ln714_3 : 6
		and_ln714_3 : 7
		tmp_16 : 3
		select_ln714_4 : 4
		lshr_ln714_4 : 5
		trunc_ln714_4 : 6
		and_ln714_4 : 7
		i : 2
		icmp_ln709 : 2
		store_ln709 : 3
		br_ln709 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		global_count : 1
		store_ln712 : 2
		zext_ln719 : 2
		ret_ln719 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   call   | call_ret_NeighborhoodMap_bit_fu_106 |    0    |  20580  |
|          |     grp_after_neighbohood_fu_113    |   234   |   3320  |
|----------|-------------------------------------|---------|---------|
|          |          lshr_ln712_fu_240          |    0    |   423   |
|          |          lshr_ln713_fu_282          |    0    |   423   |
|          |         lshr_ln713_1_fu_316         |    0    |   423   |
|          |         lshr_ln713_2_fu_350         |    0    |   423   |
|          |         lshr_ln713_3_fu_384         |    0    |   423   |
|   lshr   |         lshr_ln713_4_fu_418         |    0    |   423   |
|          |          lshr_ln714_fu_452          |    0    |   423   |
|          |         lshr_ln714_1_fu_486         |    0    |   423   |
|          |         lshr_ln714_2_fu_520         |    0    |   423   |
|          |         lshr_ln714_3_fu_554         |    0    |   423   |
|          |         lshr_ln714_4_fu_588         |    0    |   423   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln712_fu_220         |    0    |   123   |
|          |        select_ln712_1_fu_228        |    0    |    7    |
|          |        select_ln712_2_fu_250        |    0    |    3    |
|          |         select_ln713_fu_274         |    0    |   123   |
|          |        select_ln713_1_fu_308        |    0    |   123   |
|          |        select_ln713_2_fu_342        |    0    |   123   |
|  select  |        select_ln713_3_fu_376        |    0    |   123   |
|          |        select_ln713_4_fu_410        |    0    |   123   |
|          |         select_ln714_fu_444         |    0    |   123   |
|          |        select_ln714_1_fu_478        |    0    |   123   |
|          |        select_ln714_2_fu_512        |    0    |   123   |
|          |        select_ln714_3_fu_546        |    0    |   123   |
|          |        select_ln714_4_fu_580        |    0    |   123   |
|----------|-------------------------------------|---------|---------|
|          |           and_ln712_fu_258          |    0    |    8    |
|          |           and_ln713_fu_292          |    0    |    8    |
|          |          and_ln713_1_fu_326         |    0    |    8    |
|          |          and_ln713_2_fu_360         |    0    |    8    |
|          |          and_ln713_3_fu_394         |    0    |    8    |
|    and   |          and_ln713_4_fu_428         |    0    |    8    |
|          |           and_ln714_fu_462          |    0    |    8    |
|          |          and_ln714_1_fu_496         |    0    |    8    |
|          |          and_ln714_2_fu_530         |    0    |    8    |
|          |          and_ln714_3_fu_564         |    0    |    8    |
|          |          and_ln714_4_fu_598         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln712_fu_198          |    0    |    14   |
|          |          icmp_ln709_fu_610          |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|    add   |               i_fu_604              |    0    |    12   |
|          |         global_count_fu_624         |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln712_fu_214          |    0    |    7    |
|----------|-------------------------------------|---------|---------|
|   read   |       ReadSeq_read_read_fu_94       |    0    |    0    |
|          |       RefSeq_read_read_fu_100       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          trunc_ln703_fu_128         |    0    |    0    |
|          |          trunc_ln712_fu_246         |    0    |    0    |
|          |          trunc_ln713_fu_288         |    0    |    0    |
|          |         trunc_ln713_1_fu_322        |    0    |    0    |
|          |         trunc_ln713_2_fu_356        |    0    |    0    |
|   trunc  |         trunc_ln713_3_fu_390        |    0    |    0    |
|          |         trunc_ln713_4_fu_424        |    0    |    0    |
|          |          trunc_ln714_fu_458         |    0    |    0    |
|          |         trunc_ln714_1_fu_492        |    0    |    0    |
|          |         trunc_ln714_2_fu_526        |    0    |    0    |
|          |         trunc_ln714_3_fu_560        |    0    |    0    |
|          |         trunc_ln714_4_fu_594        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            DNA_nsh_fu_133           |    0    |    0    |
|          |          DNA_shl_one_fu_137         |    0    |    0    |
|          |          DNA_shl_two_fu_141         |    0    |    0    |
|          |         DNA_shl_three_fu_145        |    0    |    0    |
|          |         DNA_shl_four_fu_149         |    0    |    0    |
|extractvalue|         DNA_shl_five_fu_153         |    0    |    0    |
|          |          DNA_shr_one_fu_157         |    0    |    0    |
|          |          DNA_shr_two_fu_161         |    0    |    0    |
|          |         DNA_shr_three_fu_165        |    0    |    0    |
|          |         DNA_shr_four_fu_169         |    0    |    0    |
|          |         DNA_shr_five_fu_173         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|            shl_ln_fu_190            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_204             |    0    |    0    |
|          |             tmp_7_fu_264            |    0    |    0    |
|          |             tmp_8_fu_298            |    0    |    0    |
|          |             tmp_9_fu_332            |    0    |    0    |
|          |            tmp_10_fu_366            |    0    |    0    |
|partselect|            tmp_11_fu_400            |    0    |    0    |
|          |            tmp_12_fu_434            |    0    |    0    |
|          |            tmp_13_fu_468            |    0    |    0    |
|          |            tmp_14_fu_502            |    0    |    0    |
|          |            tmp_15_fu_536            |    0    |    0    |
|          |            tmp_16_fu_570            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln712_fu_236          |    0    |    0    |
|          |          zext_ln719_fu_635          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |   234   |  30058  |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  and_ln712_reg_653  |    8   |
| and_ln713_1_reg_663 |    8   |
| and_ln713_2_reg_668 |    8   |
| and_ln713_3_reg_673 |    8   |
| and_ln713_4_reg_678 |    8   |
|  and_ln713_reg_658  |    8   |
| and_ln714_1_reg_688 |    8   |
| and_ln714_2_reg_693 |    8   |
| and_ln714_3_reg_698 |    8   |
| and_ln714_4_reg_703 |    8   |
|  and_ln714_reg_683  |    8   |
|global_count2_reg_646|    2   |
|      i1_reg_639     |    4   |
|  icmp_ln709_reg_708 |    1   |
+---------------------+--------+
|        Total        |   95   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   234  |  30058 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   329  |  30058 |
+-----------+--------+--------+
