                                                                                                        D-MEM Bus &
Cycle:      IF      |     ID      |     DI      |     IS      |     EX      |     CMP     |     RE      Reg Result
    0:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   4:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 2
    7:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    9:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   11:    8:ldqu    |   4:lda     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    0:-       |   8:ldqu    |   4:lda     |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   8:-       |   4:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-       |   0:-       |   8:ldqu    |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   4:lda     |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |   0:-       |   8:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:   12:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   15:   16:call_pal|  12:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:lda     |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:   16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   16:    0:-       |  16:call_pal|  12:call_pal|   0:-       |   0:-       |   0:-       |   4:nop     r0=8  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r0=8  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r0=8  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r0=8  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r0=8  
   17:    0:-       |  16:-       |  12:-       |   0:-       |   0:-       |   0:-       |   4:-       r0=8  
   17:    0:-       |   0:-       |  16:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |  16:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:   20:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   19:   24:call_pal|  20:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:    0:-       |  24:call_pal|  20:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  24:-       |  20:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |   0:-       |  24:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  24:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:   28:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   23:   32:call_pal|  28:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:   32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:    0:-       |  32:call_pal|  28:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |  32:-       |  28:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |   0:-       |  32:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |  32:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:   36:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   27:   40:call_pal|  36:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:   40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   28:    0:-       |  40:call_pal|  36:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |  40:-       |  36:-       |   0:-       |   0:-       |   0:-       |   0:-       
   29:    0:-       |   0:-       |  40:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |   0:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |   0:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |   0:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |   0:-       
   30:    0:-       |   0:-       |  40:-       |   0:-       |   0:-       |   0:-       |   0:-       
   30:   44:ldq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 2
   31:   48:ldq     |  44:ldq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:   48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:    0:-       |  48:ldq     |  44:ldq     |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |  48:-       |  44:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |   0:-       |  48:ldq     |   0:-       |   0:-       |   0:-       |   0:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |   0:-       
   34:    0:-       |   0:-       |  48:-       |  44:ldq     |   0:-       |   0:-       |   0:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |   0:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |   0:-       
   34:    0:-       |   0:-       |  48:-       |   0:-       |   0:-       |   0:-       |   0:-       
   34:   52:ldq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |  48:ldq     |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
   35:   56:ldq     |  52:ldq     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |  48:ldq     |  44:ldq     |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:   56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   36:    0:-       |  56:ldq     |  52:ldq     |   0:-       |   0:-       |   0:-       |   0:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |  48:ldq     |   0:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       
   37:    0:-       |  56:-       |  52:-       |   0:-       |   0:-       |   0:-       |   0:-       
   37:    0:-       |   0:-       |  56:ldq     |   0:-       |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |  56:-       |  52:ldq     |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |  56:-       |   0:-       |   0:-       |   0:-       |   0:-       
   38:   60:halt    |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  44:nop     r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  44:-       r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   60:-       |   0:-       |   0:-       |  56:ldq     |  52:ldq     |   0:-       |  44:-       r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  44:-       r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  44:-       r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  44:-       r5=0  BUS_LOAD  MEM[8] accepted 2
   39:   64:ldqu    |  60:halt    |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:   64:-       |  60:-       |   0:-       |   0:-       |  56:ldq     |  52:ldq     |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:   64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 3
   40:    0:-       |  64:ldqu    |  60:halt    |   0:-       |   0:-       |   0:-       |   0:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |  56:ldq     |   0:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       
   41:    0:-       |  64:-       |  60:-       |   0:-       |   0:-       |   0:-       |   0:-       
   41:    0:-       |   0:-       |  64:ldqu    |   0:-       |   0:-       |   0:-       |   0:-       
   42:    0:-       |   0:-       |  64:-       |  60:halt    |   0:-       |   0:-       |   0:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |   0:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |   0:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |   0:-       
   42:    0:-       |   0:-       |  64:-       |   0:-       |   0:-       |   0:-       |   0:-       
   42:   68:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   43:   72:call_pal|  68:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:   72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 4
   44:    0:-       |  72:call_pal|  68:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       
   45:    0:-       |  72:-       |  68:-       |   0:-       |   0:-       |   0:-       |   0:-       
   45:    0:-       |   0:-       |  72:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |   0:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |   0:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |   0:-       
   46:    0:-       |   0:-       |  72:-       |   0:-       |   0:-       |   0:-       |   0:-       
   46:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 2
   47:   76:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[88] accepted 3
   48:   80:call_pal|  76:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   49:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   49:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   49:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   49:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   49:   80:-       |  76:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   49:    0:-       |  80:call_pal|  76:call_pal|   0:-       |   0:-       |   0:-       |  48:nop     r5=0  
   50:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |  60:halt    |  48:-       r5=0  
   50:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  48:-       r5=0  
   50:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  48:-       r5=0  
   50:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  48:-       r5=0  
   50:    0:-       |  80:-       |  76:-       |   0:-       |   0:-       |   0:-       |  48:-       r5=0  
   50:    0:-       |   0:-       |  80:call_pal|   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:    0:-       |   0:-       |  80:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   51:   84:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 4
   52:   88:call_pal|  84:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   53:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   53:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   53:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   53:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   53:   88:-       |  84:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   53:    0:-       |  88:call_pal|  84:call_pal|   0:-       |   0:-       |   0:-       |  52:nop     r5=0  
   54:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |  60:halt    |  52:-       r5=0  
   54:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  52:-       r5=0  
   54:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  52:-       r5=0  
   54:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  52:-       r5=0  
   54:    0:-       |  88:-       |  84:-       |   0:-       |   0:-       |   0:-       |  52:-       r5=0  
   54:    0:-       |   0:-       |  88:call_pal|   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:    0:-       |   0:-       |  88:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 2
   55:   92:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   92:-       |   0:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 3
   56:   96:call_pal|  92:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   57:   96:-       |  92:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   57:   96:-       |  92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   57:   96:-       |  92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   57:   96:-       |  92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   57:   96:-       |  92:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   57:    0:-       |  96:call_pal|  92:call_pal|   0:-       |   0:-       |   0:-       |  56:nop     r5=0  
   58:    0:-       |  96:-       |  92:-       |   0:-       |   0:-       |  60:halt    |  56:-       r5=0  
   58:    0:-       |  96:-       |  92:-       |   0:-       |   0:-       |   0:-       |  56:-       r5=0  
   58:    0:-       |  96:-       |  92:-       |   0:-       |   0:-       |   0:-       |  56:-       r5=0  
   58:    0:-       |  96:-       |  92:-       |   0:-       |   0:-       |   0:-       |  56:-       r5=0  
   58:    0:-       |  96:-       |  92:-       |   0:-       |   0:-       |   0:-       |  56:-       r5=0  
   58:    0:-       |   0:-       |  96:call_pal|   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:    0:-       |   0:-       |  96:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:    0:-       |   0:-       |  96:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:    0:-       |   0:-       |  96:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:    0:-       |   0:-       |  96:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:    0:-       |   0:-       |  96:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   59:  100:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  100:-       |   0:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[112] accepted 4
   60:  104:call_pal| 100:call_pal|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   61:  104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:halt    |   0:-       
   61:  104:-       | 100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   61:  104:-       | 100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   61:  104:-       | 100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   61:  104:-       | 100:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   61:    0:-       | 104:call_pal| 100:call_pal|   0:-       |   0:-       |   0:-       |  60:nop     
   62:    0:-       | 104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:-       
   62:    0:-       | 104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:-       
   62:    0:-       | 104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:-       
   62:    0:-       | 104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:-       
   62:    0:-       | 104:-       | 100:-       |   0:-       |   0:-       |   0:-       |  60:-       
