-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--Z1__locked is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked at PLL_1
Z1__locked = PLL.LOCKED(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Z1__clk0 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 at PLL_1
Z1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Z1__clk1 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 at PLL_1
Z1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Z1__clk2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 at PLL_1
Z1__clk2 = PLL.CLK2(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());


--P4_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[0] = P4_q_b[0]_PORT_B_data_out[0];

--P4_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[7] = P4_q_b[0]_PORT_B_data_out[7];

--P4_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[6] = P4_q_b[0]_PORT_B_data_out[6];

--P4_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[5] = P4_q_b[0]_PORT_B_data_out[5];

--P4_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[4] = P4_q_b[0]_PORT_B_data_out[4];

--P4_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[3] = P4_q_b[0]_PORT_B_data_out[3];

--P4_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[2] = P4_q_b[0]_PORT_B_data_out[2];

--P4_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y10
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L123);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[1] = P4_q_b[0]_PORT_B_data_out[1];


--P2_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[0] = P2_q_b[0]_PORT_B_data_out[0];

--P2_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[7] = P2_q_b[0]_PORT_B_data_out[7];

--P2_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[6] = P2_q_b[0]_PORT_B_data_out[6];

--P2_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[5] = P2_q_b[0]_PORT_B_data_out[5];

--P2_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[4] = P2_q_b[0]_PORT_B_data_out[4];

--P2_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[3] = P2_q_b[0]_PORT_B_data_out[3];

--P2_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[2] = P2_q_b[0]_PORT_B_data_out[2];

--P2_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y7
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L123);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[1] = P2_q_b[0]_PORT_B_data_out[1];


--P3_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[0] = P3_q_b[0]_PORT_B_data_out[0];

--P3_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[7] = P3_q_b[0]_PORT_B_data_out[7];

--P3_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[6] = P3_q_b[0]_PORT_B_data_out[6];

--P3_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[5] = P3_q_b[0]_PORT_B_data_out[5];

--P3_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[4] = P3_q_b[0]_PORT_B_data_out[4];

--P3_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[3] = P3_q_b[0]_PORT_B_data_out[3];

--P3_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[2] = P3_q_b[0]_PORT_B_data_out[2];

--P3_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y9
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L123);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[1] = P3_q_b[0]_PORT_B_data_out[1];


--P1_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[0] = P1_q_b[0]_PORT_B_data_out[0];

--P1_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[7] = P1_q_b[0]_PORT_B_data_out[7];

--P1_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[6] = P1_q_b[0]_PORT_B_data_out[6];

--P1_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[5] = P1_q_b[0]_PORT_B_data_out[5];

--P1_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[4] = P1_q_b[0]_PORT_B_data_out[4];

--P1_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[3] = P1_q_b[0]_PORT_B_data_out[3];

--P1_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[2] = P1_q_b[0]_PORT_B_data_out[2];

--P1_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L123);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[1] = P1_q_b[0]_PORT_B_data_out[1];


--HB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at LCFF_X15_Y10_N1
HB1_CNTR_O[2] = DFFEAS(HB1L5, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--JB1_INT is registers:u_registers|registers_istr:u_registers_istr|INT at LCCOMB_X17_Y10_N2
JB1_INT = (HB1_CNTR_O[2] & INTA);


--D1_BGACK is CPU_SM:u_CPU_SM|BGACK at LCFF_X14_Y7_N17
D1_BGACK = DFFEAS(S1L3, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at LCFF_X13_Y9_N15
D1_SIZE1 = DFFEAS(S1L66, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--A1L148 is _SIZ1~0 at LCCOMB_X14_Y1_N16
A1L148 = (!D1_SIZE1) # (!D1_BGACK);


--KB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at LCFF_X21_Y8_N31
KB1_REG_DSK_ = DFFEAS(KB1L4, GLOBAL(Z1L2), !A1L125,  ,  ,  ,  ,  ,  );


--F1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at LCFF_X15_Y7_N21
F1_nLS2CPU = DFFEAS(F1L26, GLOBAL(Z1L6), !A1L125,  ,  ,  ,  ,  ,  );


--A1L83 is DSACK_O~0 at LCCOMB_X20_Y8_N18
A1L83 = (!F1_nLS2CPU & !KB1_REG_DSK_);


--D1_BREQ is CPU_SM:u_CPU_SM|BREQ at LCFF_X18_Y8_N5
D1_BREQ = DFFEAS(S1L68, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at LCFF_X20_Y8_N1
F1_DACK_o = DFFEAS(AB1L7, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--F1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at LCFF_X18_Y7_N17
F1_SCSI_CS_o = DFFEAS(AB1_WideOr30, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--HB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at LCFF_X15_Y10_N15
HB1_CNTR_O[4] = DFFEAS(HB1L7, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--F1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at LCFF_X18_Y9_N3
F1_RE_o = DFFEAS(AB1L20, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--A1L138 is _IOR~0 at LCCOMB_X18_Y9_N20
A1L138 = (F1_RE_o) # (HB1_CNTR_O[4]);


--F1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at LCFF_X18_Y7_N7
F1_WE_o = DFFEAS(AB1L18, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--A1L140 is _IOW~0 at LCCOMB_X18_Y7_N18
A1L140 = (HB1_CNTR_O[4]) # (F1_WE_o);


--HB1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0 at LCCOMB_X21_Y8_N22
HB1L9 = (!A1L125 & !_CS);


--HB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at LCFF_X15_Y10_N21
HB1_CNTR_O[1] = DFFEAS(HB1L3, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--A1L143 is _LED_RD~0 at LCCOMB_X21_Y8_N24
A1L143 = (D1_BGACK & (((!HB1_CNTR_O[1])))) # (!D1_BGACK & (((!A1L121)) # (!HB1L9)));


--A1L145 is _LED_WR~0 at LCCOMB_X21_Y8_N16
A1L145 = (D1_BGACK & (((HB1_CNTR_O[1])))) # (!D1_BGACK & (((A1L121)) # (!HB1L9)));


--G1L2 is datapath:u_datapath|DOEL_~0 at LCCOMB_X21_Y8_N20
G1L2 = (HB1_CNTR_O[1] & D1_BGACK);


--G1_DATA_OE_ is datapath:u_datapath|DATA_OE_ at LCCOMB_X21_Y8_N8
G1_DATA_OE_ = (G1L2) # ((!A1L136 & (A1L121 & !_CS)));


--A1L94 is PDATA_OE_~0 at LCCOMB_X20_Y8_N30
A1L94 = (F1_SCSI_CS_o) # (F1_DACK_o);


--GB1L9 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X17_Y10_N14
GB1L9 = (!ADDR[5] & (!ADDR[6] & (HB1L9 & ADDR[3])));


--GB1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0 at LCCOMB_X17_Y10_N18
GB1L3 = (!A1L121 & (!ADDR[2] & (GB1L9 & !ADDR[4])));


--HB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~1 at LCCOMB_X15_Y10_N0
HB1L5 = (GB1L3 & (A1L16)) # (!GB1L3 & ((HB1_CNTR_O[2])));


--D1_STATE[0] is CPU_SM:u_CPU_SM|STATE[0] at LCFF_X18_Y9_N17
D1_STATE[0] = DFFEAS(T1L7, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[1] is CPU_SM:u_CPU_SM|STATE[1] at LCFF_X18_Y9_N27
D1_STATE[1] = DFFEAS(U1L8, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[3] is CPU_SM:u_CPU_SM|STATE[3] at LCFF_X14_Y9_N17
D1_STATE[3] = DFFEAS(W1L11, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[2] is CPU_SM:u_CPU_SM|STATE[2] at LCFF_X14_Y8_N17
D1_STATE[2] = DFFEAS(V1L10, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at LCFF_X20_Y8_N27
D1_BGRANT_ = DFFEAS(D1L3, GLOBAL(Z1L6), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at LCFF_X20_Y8_N11
D1_nCYCLEDONE = DFFEAS(D1L36, GLOBAL(Z1L6), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[4] is CPU_SM:u_CPU_SM|STATE[4] at LCFF_X18_Y8_N29
D1_STATE[4] = DFFEAS(X1L10, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--S1L1 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~0 at LCCOMB_X17_Y8_N18
S1L1 = (D1_STATE[4]) # ((!D1_STATE[2] & (D1_nCYCLEDONE & D1_BGRANT_)));


--S1L2 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~1 at LCCOMB_X14_Y7_N14
S1L2 = (D1_STATE[2] & (((!D1_STATE[1]) # (!S1L1)) # (!D1_STATE[3]))) # (!D1_STATE[2] & ((D1_STATE[3] & ((S1L1) # (D1_STATE[1]))) # (!D1_STATE[3] & (S1L1 & D1_STATE[1]))));


--S1L3 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2 at LCCOMB_X14_Y7_N16
S1L3 = (D1_STATE[0]) # (S1L2);


--F1_CRESET_ is SCSI_SM:u_SCSI_SM|CRESET_ at LCFF_X15_Y10_N11
F1_CRESET_ = DFFEAS(F1L6, !GLOBAL(Z1L2),  ,  ,  ,  ,  ,  ,  );


--S1L58 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0 at LCCOMB_X13_Y9_N22
S1L58 = (D1_STATE[0] & (D1_STATE[1] & (D1_STATE[2] $ (D1_STATE[4]))));


--S1L12 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0 at LCCOMB_X14_Y8_N8
S1L12 = (!D1_STATE[3] & D1_STATE[0]);


--S1L13 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1 at LCCOMB_X13_Y9_N20
S1L13 = (S1L12 & (!D1_STATE[2] & (D1_STATE[4] & D1_STATE[1])));


--S1L60 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~0 at LCCOMB_X13_Y9_N4
S1L60 = (_STERM & (((!S1L13)))) # (!_STERM & ((D1_STATE[3]) # ((!S1L58))));


--D1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at LCFF_X15_Y8_N19
D1_DSACK_LATCHED_[0] = DFFEAS(A1L84, !GLOBAL(Z1L2), !A1L125,  ,  ,  ,  ,  ,  );


--D1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at LCFF_X15_Y8_N9
D1_DSACK_LATCHED_[1] = DFFEAS(A1L85, !GLOBAL(Z1L2), !A1L125,  ,  ,  ,  ,  ,  );


--X1L1 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0 at LCCOMB_X15_Y8_N4
X1L1 = (DSACK_I_[1] & (!_BERR & ((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])))) # (!DSACK_I_[1] & (((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0]))));


--A1L84 is DSK0_IN_~0 at LCCOMB_X15_Y8_N18
A1L84 = (!_BERR) # (!DSACK_I_[0]);


--R1L14 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~5 at LCCOMB_X13_Y8_N22
R1L14 = (D1_STATE[2] & (D1_STATE[3] & (D1_STATE[1] & !D1_STATE[4])));


--S1L61 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~1 at LCCOMB_X13_Y8_N18
S1L61 = ((_STERM & ((A1L84) # (!X1L1)))) # (!R1L14);


--D1_nDSACK is CPU_SM:u_CPU_SM|nDSACK at LCCOMB_X15_Y8_N2
D1_nDSACK = (!D1_DSACK_LATCHED_[1] & !D1_DSACK_LATCHED_[0]);


--S1L14 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2 at LCCOMB_X14_Y7_N10
S1L14 = (!D1_STATE[2] & (!D1_STATE[4] & (!D1_STATE[3] & D1_STATE[0])));


--S1L62 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2 at LCCOMB_X13_Y8_N10
S1L62 = (((!D1_nDSACK & _STERM)) # (!D1_STATE[1])) # (!S1L14);


--S1L15 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3 at LCCOMB_X13_Y8_N12
S1L15 = (!D1_STATE[4] & (D1_STATE[1] & (D1_STATE[2] & S1L12)));


--S1L63 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3 at LCCOMB_X13_Y8_N8
S1L63 = (((!S1L15 & !R1L14)) # (!_STERM)) # (!D1_nDSACK);


--S1L16 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4 at LCCOMB_X17_Y7_N2
S1L16 = (D1_STATE[4] & !D1_STATE[1]);


--S1L17 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5 at LCCOMB_X14_Y7_N26
S1L17 = (!D1_STATE[2] & (!D1_STATE[3] & (D1_STATE[0] & S1L16)));


--R1L10 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~6 at LCCOMB_X13_Y8_N20
R1L10 = (D1_STATE[4] & (!D1_STATE[1] & (D1_STATE[2] & D1_STATE[0])));


--S1L64 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4 at LCCOMB_X13_Y8_N4
S1L64 = (!R1L10 & (!S1L17 & S1L63));


--S1L65 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5 at LCCOMB_X13_Y8_N0
S1L65 = (S1L62 & (S1L61 & (S1L64 & S1L60)));


--R1L22 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~7 at LCCOMB_X14_Y7_N28
R1L22 = (D1_STATE[0] & (!D1_STATE[4] & (D1_STATE[3] & !D1_STATE[1])));


--R1L20 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8 at LCCOMB_X18_Y9_N28
R1L20 = (!D1_STATE[0] & (!D1_STATE[4] & (D1_STATE[1] & D1_STATE[3])));


--R1L12 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~9 at LCCOMB_X14_Y9_N22
R1L12 = (!D1_STATE[4] & (!D1_STATE[1] & (D1_STATE[2] & D1_STATE[0])));


--R1L17 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~10 at LCCOMB_X14_Y7_N8
R1L17 = (!D1_STATE[0] & (D1_STATE[4] & (D1_STATE[3] & D1_STATE[1])));


--S1L52 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~0 at LCCOMB_X17_Y9_N26
S1L52 = (R1L22) # ((R1L20) # ((R1L12) # (R1L17)));


--R1L15 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~11 at LCCOMB_X14_Y9_N2
R1L15 = (!D1_STATE[4] & (D1_STATE[2] & D1_STATE[1]));


--S1L53 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~1 at LCCOMB_X14_Y9_N8
S1L53 = (R1L15 & (D1_STATE[3] & ((!DSACK_I_[0]) # (!_BERR))));


--S1L54 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~2 at LCCOMB_X14_Y9_N20
S1L54 = (S1L12 & (!R1L15 & ((!S1L14) # (!D1_STATE[1])))) # (!S1L12 & (((!S1L14)) # (!D1_STATE[1])));


--S1L55 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3 at LCCOMB_X14_Y9_N30
S1L55 = (S1L52) # ((X1L1 & ((S1L53) # (!S1L54))));


--R1L13 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~12 at LCCOMB_X14_Y7_N6
R1L13 = (!D1_STATE[4] & !D1_STATE[1]);


--S1L18 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6 at LCCOMB_X14_Y7_N0
S1L18 = (D1_STATE[2] & (!D1_STATE[3] & (!D1_STATE[0] & R1L13)));


--K1_PTR[0] is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[0] at LCFF_X17_Y8_N17
K1_PTR[0] = DFFEAS(K1L5, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_PTR[1] is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[1] at LCFF_X17_Y8_N23
K1_PTR[1] = DFFEAS(K1L8, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--FB1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|D1~0 at LCCOMB_X17_Y8_N28
FB1L1 = (K1_PTR[1] & K1_PTR[0]);


--H1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at LCFF_X17_Y8_N31
H1_FLUSHFIFO = DFFEAS(H1L4, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--D1L22 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X17_Y8_N2
D1L22 = (H1_FLUSHFIFO & ((K1_PTR[1]) # (K1_PTR[0])));


--R1L23 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0 at LCCOMB_X14_Y8_N10
R1L23 = (D1_STATE[3] & (!D1_STATE[1] & (D1_STATE[2] & D1_STATE[4])));


--L1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at LCFF_X18_Y10_N21
L1_FIFOEMPTY = DFFEAS(L1L24, !GLOBAL(A1L123), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--R1L5 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[21]~13 at LCCOMB_X17_Y8_N20
R1L5 = (!L1_FIFOEMPTY & (R1L23 & D1L22));


--R1L19 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~14 at LCCOMB_X17_Y9_N18
R1L19 = (D1_STATE[4] & (!D1_STATE[0] & !D1_STATE[3]));


--S1L56 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~4 at LCCOMB_X17_Y9_N2
S1L56 = (FB1L1 & (((!R1L19) # (!D1_STATE[2])))) # (!FB1L1 & (!R1L5 & ((!R1L19) # (!D1_STATE[2]))));


--S1L66 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6 at LCCOMB_X13_Y9_N14
S1L66 = ((S1L56 & (!S1L18 & !S1L55))) # (!S1L65);


--KB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] at LCFF_X21_Y8_N1
KB1_TERM_COUNTER[2] = DFFEAS(KB1L9, !GLOBAL(Z1L2),  ,  ,  ,  ,  ,  ,  );


--KB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at LCFF_X21_Y8_N3
KB1_TERM_COUNTER[0] = DFFEAS(KB1L10, !GLOBAL(Z1L2),  ,  ,  ,  ,  ,  ,  );


--KB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at LCFF_X21_Y8_N11
KB1_TERM_COUNTER[1] = DFFEAS(KB1L11, !GLOBAL(Z1L2),  ,  ,  ,  ,  ,  ,  );


--KB1L4 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X21_Y8_N30
KB1L4 = (KB1_REG_DSK_) # ((KB1_TERM_COUNTER[1] & (KB1_TERM_COUNTER[0] & !KB1_TERM_COUNTER[2])));


--AB1_state_reg.s6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6 at LCFF_X15_Y7_N29
AB1_state_reg.s6 = DFFEAS(AB1L40, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19 at LCFF_X15_Y7_N1
AB1_state_reg.s19 = DFFEAS(AB1L52, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1L26 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X15_Y7_N20
F1L26 = (AB1_state_reg.s19) # ((F1_nLS2CPU) # (AB1_state_reg.s6));


--L1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at LCFF_X18_Y10_N31
L1_FIFOFULL = DFFEAS(L1L18, !GLOBAL(A1L123), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--D1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at LCFF_X18_Y8_N23
D1_FLUSHFIFO = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6), F1_CRESET_,  ,  , H1_FLUSHFIFO,  ,  , VCC);


--D1_LASTWORD is CPU_SM:u_CPU_SM|LASTWORD at LCCOMB_X17_Y8_N24
D1_LASTWORD = (!L1_FIFOEMPTY & (H1_FLUSHFIFO & ((K1_PTR[0]) # (K1_PTR[1]))));


--S1L67 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~2 at LCCOMB_X18_Y8_N22
S1L67 = (L1_FIFOFULL) # ((D1_FLUSHFIFO & ((L1_FIFOEMPTY) # (D1_LASTWORD))));


--S1L19 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7 at LCCOMB_X17_Y7_N16
S1L19 = (!D1_STATE[2] & (!D1_STATE[3] & (!D1_STATE[4] & !D1_STATE[0])));


--D1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at LCFF_X18_Y8_N17
D1_DMAENA = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6), F1_CRESET_,  ,  , HB1_CNTR_O[8],  ,  , VCC);


--R1L1 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~15 at LCCOMB_X18_Y8_N16
R1L1 = (S1L19 & (!D1_STATE[1] & (D1_DMAENA & HB1_CNTR_O[1])));


--S1L20 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8 at LCCOMB_X14_Y8_N4
S1L20 = (D1_STATE[3] & (!D1_STATE[2] & !D1_STATE[0]));


--S1L68 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~3 at LCCOMB_X18_Y8_N4
S1L68 = (S1L69) # ((R1L1 & S1L67));


--AB1_state_reg.s16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16 at LCFF_X20_Y8_N29
AB1_state_reg.s16 = DFFEAS(AB1L14, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at LCFF_X20_Y8_N9
F1_CCPUREQ = DFFEAS(GB1_WDREGREQ, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at LCFF_X19_Y8_N9
F1_RDFIFO_o = DFFEAS(F1L15, GLOBAL(Z1L6), Z1__locked,  ,  ,  ,  ,  ,  );


--F1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at LCFF_X18_Y8_N15
F1_CDREQ_ = DFFEAS(DREQ_, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1L30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~0 at LCCOMB_X19_Y8_N2
AB1L30 = (HB1_CNTR_O[1]) # ((F1_CCPUREQ) # ((F1_RDFIFO_o) # (!F1_CDREQ_)));


--AB1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X19_Y8_N30
AB1L4 = (!AB1L30 & (L1_FIFOEMPTY & AB1_state_reg.s16));


--F1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at LCFF_X19_Y8_N1
F1_RIFIFO_o = DFFEAS(F1L20, GLOBAL(Z1L6), Z1__locked,  ,  ,  ,  ,  ,  );


--AB1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~1 at LCCOMB_X19_Y8_N4
AB1L31 = (HB1_CNTR_O[1] & (!F1_RIFIFO_o & (!F1_CCPUREQ & F1_CDREQ_)));


--AB1_state_reg.s0 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0 at LCFF_X19_Y7_N23
AB1_state_reg.s0 = DFFEAS(AB1L11, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X20_Y8_N24
AB1L5 = (!AB1_state_reg.s0 & (AB1L31 & !L1_FIFOFULL));


--AB1_state_reg.s24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24 at LCFF_X20_Y8_N13
AB1_state_reg.s24 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1L5,  ,  , VCC);


--AB1_state_reg.s4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4 at LCFF_X20_Y8_N5
AB1_state_reg.s4 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s24,  ,  , VCC);


--AB1_state_reg.s20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20 at LCFF_X20_Y8_N19
AB1_state_reg.s20 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s4,  ,  , VCC);


--AB1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X20_Y8_N4
AB1L6 = (!AB1_state_reg.s20 & (!AB1_state_reg.s4 & ((L1_FIFOFULL) # (!AB1_state_reg.s24))));


--AB1_state_reg.s2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2 at LCFF_X20_Y8_N25
AB1_state_reg.s2 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s28,  ,  , VCC);


--AB1_state_reg.s18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18 at LCFF_X20_Y8_N17
AB1_state_reg.s18 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s2,  ,  , VCC);


--AB1_state_reg.s28 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28 at LCFF_X20_Y8_N7
AB1_state_reg.s28 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1L4,  ,  , VCC);


--AB1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22~0 at LCCOMB_X20_Y8_N16
AB1L27 = (!AB1_state_reg.s2 & (!AB1_state_reg.s18 & !AB1_state_reg.s28));


--AB1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X20_Y8_N0
AB1L7 = (AB1L4) # (((AB1L5) # (!AB1L6)) # (!AB1L27));


--AB1_state_reg.s3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3 at LCFF_X18_Y7_N27
AB1_state_reg.s3 = DFFEAS(AB1L37, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10 at LCFF_X18_Y7_N23
AB1_state_reg.s10 = DFFEAS(AB1L21, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30 at LCFF_X18_Y7_N29
AB1_state_reg.s30 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s10,  ,  , VCC);


--AB1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30~0 at LCCOMB_X18_Y7_N10
AB1L29 = (AB1_state_reg.s10) # ((AB1_state_reg.s6) # ((AB1_state_reg.s3) # (AB1_state_reg.s30)));


--AB1_state_reg.s8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8 at LCFF_X20_Y8_N15
AB1_state_reg.s8 = DFFEAS(AB1L12, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17 at LCFF_X18_Y7_N3
AB1_state_reg.s17 = DFFEAS(AB1L49, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26 at LCFF_X18_Y7_N9
AB1_state_reg.s26 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s17,  ,  , VCC);


--AB1_WideOr30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30 at LCCOMB_X18_Y7_N16
AB1_WideOr30 = (AB1_state_reg.s8) # ((AB1_state_reg.s26) # ((AB1_state_reg.s17) # (AB1L29)));


--HB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~2 at LCCOMB_X15_Y10_N14
HB1L7 = (GB1L3 & (A1L20)) # (!GB1L3 & ((HB1_CNTR_O[4])));


--AB1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~0 at LCCOMB_X18_Y7_N28
AB1L19 = (!AB1_state_reg.s10 & (!AB1_state_reg.s19 & (!AB1_state_reg.s30 & !AB1_state_reg.s3)));


--AB1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1 at LCCOMB_X18_Y9_N2
AB1L20 = (((AB1_state_reg.s8 & A1L121)) # (!AB1L19)) # (!AB1L6);


--AB1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0 at LCCOMB_X18_Y7_N12
AB1L15 = (AB1_state_reg.s8 & !A1L121);


--AB1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector24~0 at LCCOMB_X18_Y7_N6
AB1L18 = (AB1L15) # ((AB1_state_reg.s26) # ((AB1_state_reg.s17) # (!AB1L27)));


--HB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~3 at LCCOMB_X15_Y10_N20
HB1L3 = (GB1L3 & (A1L14)) # (!GB1L3 & ((HB1_CNTR_O[1])));


--T1L1 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~0 at LCCOMB_X15_Y9_N18
T1L1 = (S1L16 & (D1_STATE[3] & (D1_STATE[2] & !D1_STATE[0])));


--S1L34 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0 at LCCOMB_X15_Y9_N22
S1L34 = (X1L1 & (A1L84 & ((T1L1) # (R1L14))));


--R1L21 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~16 at LCCOMB_X13_Y9_N12
R1L21 = (!D1_STATE[4] & D1_STATE[1]);


--R1L9 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~17 at LCCOMB_X14_Y9_N14
R1L9 = (D1_STATE[4] & (!D1_STATE[2] & (D1_STATE[3] & D1_STATE[0])));


--S1L45 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0 at LCCOMB_X14_Y9_N6
S1L45 = (!R1L9 & (((!R1L21) # (!D1_STATE[2])) # (!D1_STATE[3])));


--W1L12 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0 at LCCOMB_X15_Y9_N10
W1L12 = (!S1L14 & (S1L45 & !S1L15));


--R1L8 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~18 at LCCOMB_X13_Y9_N24
R1L8 = (D1_STATE[3] & (D1_STATE[2] & (!D1_STATE[4] & !D1_STATE[1])));


--T1L8 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0 at LCCOMB_X13_Y8_N2
T1L8 = (!R1L10 & (!S1L17 & (!S1L13 & !R1L8)));


--R1L18 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[57]~19 at LCCOMB_X14_Y9_N26
R1L18 = (D1_STATE[4] & (!D1_STATE[1] & (D1_STATE[3] & D1_STATE[0])));


--U1L10 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0 at LCCOMB_X15_Y9_N8
U1L10 = (!R1L18 & (((A1L84) # (!R1L14)) # (!X1L1)));


--T1L9 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~1 at LCCOMB_X15_Y9_N12
T1L9 = (((!W1L12 & D1_nDSACK)) # (!U1L10)) # (!T1L8);


--H1_A1 is registers:u_registers|A1 at LCFF_X17_Y8_N11
H1_A1 = DFFEAS(H1L2, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--R1L4 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~20 at LCCOMB_X17_Y8_N12
R1L4 = (D1_BGRANT_ & (D1_nCYCLEDONE & H1_A1));


--T1L2 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~1 at LCCOMB_X18_Y9_N12
T1L2 = (!R1L16 & (((!R1L4) # (!D1_STATE[1])) # (!S1L19)));


--T1L3 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~2 at LCCOMB_X17_Y9_N30
T1L3 = (S1L34) # (((T1L9 & _STERM)) # (!T1L2));


--U1L9 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2b~0 at LCCOMB_X15_Y9_N30
U1L9 = (!_STERM & ((R1L14) # ((R1L10) # (R1L9))));


--T1L4 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3 at LCCOMB_X18_Y9_N6
T1L4 = (!R1L17 & (((!D1_STATE[2]) # (!R1L13)) # (!D1_STATE[0])));


--S1L21 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9 at LCCOMB_X14_Y9_N24
S1L21 = (R1L21 & (!D1_STATE[2] & (D1_STATE[3] & D1_STATE[0])));


--U1L1 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0 at LCCOMB_X17_Y9_N14
U1L1 = (S1L56 & ((!S1L21) # (!L1_FIFOFULL)));


--S1L43 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0 at LCCOMB_X17_Y9_N4
S1L43 = (D1_STATE[1] & (!R1L19 & ((L1_FIFOFULL) # (!S1L21)))) # (!D1_STATE[1] & ((L1_FIFOFULL) # ((!S1L21))));


--T1L5 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~4 at LCCOMB_X13_Y9_N6
T1L5 = (!S1L18 & (!R1L22 & S1L43));


--S1L71 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0 at LCCOMB_X18_Y8_N26
S1L71 = (D1_STATE[2] & (S1L16 & (D1_STATE[3] & !L1_FIFOEMPTY)));


--T1L6 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~5 at LCCOMB_X18_Y9_N22
T1L6 = (T1L5 & (U1L1 & ((D1_LASTWORD) # (!S1L71))));


--T1L7 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~6 at LCCOMB_X18_Y9_N16
T1L7 = ((U1L9) # ((T1L3) # (!T1L6))) # (!T1L4);


--U1L11 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~1 at LCCOMB_X15_Y9_N26
U1L11 = (D1_nDSACK & ((R1L9) # ((R1L14) # (!S1L54))));


--R1L11 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~21 at LCCOMB_X13_Y8_N28
R1L11 = (!D1_STATE[1] & (D1_STATE[2] & D1_STATE[4]));


--T1L10 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~2 at LCCOMB_X13_Y8_N24
T1L10 = (!S1L13 & (!S1L17 & ((!D1_STATE[0]) # (!R1L11))));


--R1L6 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~22 at LCCOMB_X15_Y9_N28
R1L6 = (_STERM & (((U1L11) # (!U1L10)) # (!T1L10)));


--U1L2 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~1 at LCCOMB_X18_Y8_N10
U1L2 = (!HB1_CNTR_O[1] & (D1_STATE[4] & (!D1_STATE[3] & !D1_STATE[0])));


--D1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at LCFF_X18_Y8_N13
D1_DREQ_ = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6), F1_CRESET_,  ,  , DREQ_,  ,  , VCC);


--U1L3 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~2 at LCCOMB_X18_Y8_N20
U1L3 = (U1L2 & (!D1_STATE[1] & (D1_DREQ_ & D1_DMAENA)));


--U1L4 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~3 at LCCOMB_X18_Y8_N0
U1L4 = (!L1_FIFOEMPTY & ((U1L3) # ((!D1_LASTWORD & R1L23))));


--A1L85 is DSK1_IN_~0 at LCCOMB_X15_Y8_N8
A1L85 = (!DSACK_I_[1]) # (!_BERR);


--U1L5 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4 at LCCOMB_X14_Y9_N4
U1L5 = (A1L85 & ((R1L9) # ((S1L53 & !D1_nDSACK))));


--R1L7 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~23 at LCCOMB_X17_Y7_N0
R1L7 = (D1_STATE[2] & (D1_STATE[3] & (D1_STATE[4] & D1_STATE[1])));


--U1L6 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~5 at LCCOMB_X18_Y9_N18
U1L6 = (R1L20) # ((!R1L4 & (S1L19 & D1_STATE[1])));


--S1L35 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1 at LCCOMB_X18_Y9_N4
S1L35 = (!U1L9 & (!R1L16 & ((D1_nDSACK) # (!R1L12))));


--U1L7 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~6 at LCCOMB_X18_Y9_N24
U1L7 = (R1L7) # ((U1L6) # ((!U1L1) # (!S1L35)));


--U1L8 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~7 at LCCOMB_X18_Y9_N26
U1L8 = (U1L7) # ((U1L5) # ((R1L6) # (U1L4)));


--R1L24 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1 at LCCOMB_X17_Y8_N6
R1L24 = (D1_BGRANT_ & (D1_nCYCLEDONE & !H1_A1));


--R1L25 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2 at LCCOMB_X14_Y8_N12
R1L25 = (R1L24 & (D1_LASTWORD & (S1L20 & R1L13)));


--W1L1 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~0 at LCCOMB_X18_Y8_N2
W1L1 = (R1L1 & ((S1L67) # ((FB1L1 & R1L25)))) # (!R1L1 & (FB1L1 & (R1L25)));


--W1L2 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~1 at LCCOMB_X15_Y9_N6
W1L2 = (W1L1) # ((!_STERM & ((!T1L8) # (!W1L12))));


--W1L3 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~2 at LCCOMB_X15_Y9_N4
W1L3 = ((A1L84 & ((S1L14) # (R1L14)))) # (!S1L54);


--W1L4 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~3 at LCCOMB_X14_Y9_N28
W1L4 = (!D1_nDSACK & ((R1L12) # ((A1L85 & W1L3))));


--R1L3 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~24 at LCCOMB_X14_Y8_N2
R1L3 = (R1L24 & (R1L13 & (S1L20 & !D1_LASTWORD)));


--W1L5 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~4 at LCCOMB_X15_Y9_N2
W1L5 = (R1L10) # ((D1_nDSACK & ((R1L9) # (R1L14))));


--W1L6 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~5 at LCCOMB_X15_Y9_N14
W1L6 = (R1L3) # ((_STERM & ((W1L5) # (!U1L10))));


--W1L7 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~6 at LCCOMB_X17_Y8_N0
W1L7 = (S1L20 & (R1L13 & ((!D1_BGRANT_) # (!D1_nCYCLEDONE))));


--W1L8 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~7 at LCCOMB_X14_Y9_N0
W1L8 = (W1L7) # ((R1L20) # ((A1L85 & R1L9)));


--V1L1 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0 at LCCOMB_X17_Y8_N14
V1L1 = (R1L5 & (!FB1L1 & ((!S1L20) # (!S1L16)))) # (!R1L5 & (((!S1L20)) # (!S1L16)));


--W1L9 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~8 at LCCOMB_X17_Y8_N8
W1L9 = (V1L1 & (((!R1L11) # (!L1_FIFOEMPTY)) # (!D1_STATE[3])));


--W1L10 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~9 at LCCOMB_X14_Y9_N18
W1L10 = (((W1L8) # (!T1L2)) # (!S1L43)) # (!W1L9);


--W1L11 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~10 at LCCOMB_X14_Y9_N16
W1L11 = (W1L2) # ((W1L4) # ((W1L6) # (W1L10)));


--X1L11 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0 at LCCOMB_X13_Y8_N14
X1L11 = (!S1L14 & (!S1L17 & !R1L8));


--X1L12 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1 at LCCOMB_X13_Y8_N30
X1L12 = (!_STERM & ((S1L15) # ((S1L13) # (!X1L11))));


--V1L2 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~1 at LCCOMB_X14_Y8_N30
V1L2 = ((R1L25 & ((!K1_PTR[1]) # (!K1_PTR[0])))) # (!V1L1);


--V1L3 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~2 at LCCOMB_X14_Y7_N2
V1L3 = (R1L22) # ((R1L17) # ((S1L21 & L1_FIFOFULL)));


--V1L4 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~3 at LCCOMB_X17_Y8_N4
V1L4 = (L1_FIFOEMPTY) # (((!K1_PTR[0] & !K1_PTR[1])) # (!H1_FLUSHFIFO));


--V1L11 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0 at LCCOMB_X14_Y7_N18
V1L11 = (D1_STATE[0] & (!D1_STATE[3] & ((D1_STATE[1]) # (!D1_STATE[2]))));


--S1L37 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0 at LCCOMB_X14_Y7_N20
S1L37 = (!D1_STATE[4] & V1L11);


--V1L5 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~4 at LCCOMB_X14_Y8_N14
V1L5 = (X1L1 & ((S1L37) # ((R1L23 & V1L4)))) # (!X1L1 & (R1L23 & ((V1L4))));


--S1L47 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0 at LCCOMB_X15_Y8_N26
S1L47 = (!R1L7 & (((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])) # (!R1L12)));


--V1L6 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~5 at LCCOMB_X14_Y8_N26
V1L6 = ((R1L4 & (S1L20 & R1L13))) # (!S1L47);


--V1L7 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~6 at LCCOMB_X14_Y8_N20
V1L7 = (V1L3) # ((V1L6) # ((V1L5) # (V1L2)));


--X1L2 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1 at LCCOMB_X15_Y8_N20
X1L2 = (X1L1 & (_BERR & (DSACK_I_[0] & R1L14)));


--V1L8 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~7 at LCCOMB_X14_Y9_N12
V1L8 = (D1_nDSACK & (R1L15 & ((D1_STATE[3]) # (D1_STATE[0]))));


--V1L9 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~8 at LCCOMB_X13_Y8_N6
V1L9 = (R1L10) # ((V1L8) # ((S1L13) # (X1L2)));


--V1L10 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~9 at LCCOMB_X14_Y8_N16
V1L10 = (V1L7) # ((X1L12) # ((V1L9 & _STERM)));


--D1L35 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X15_Y8_N24
D1L35 = (DSACK_I_[1] & (DSACK_I_[0] & (_STERM & _BERR)));


--D1L36 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X20_Y8_N10
D1L36 = (A1L125 & (D1L35 & A1L129));


--X1L3 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~2 at LCCOMB_X15_Y8_N10
X1L3 = (!S1L15 & (((!A1L84 & !D1_STATE[1])) # (!S1L14)));


--X1L4 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~3 at LCCOMB_X14_Y8_N18
X1L4 = (R1L25) # ((R1L3) # ((!X1L3 & X1L1)));


--X1L5 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~4 at LCCOMB_X18_Y9_N30
X1L5 = (R1L20) # ((D1_STATE[1] & (S1L19 & R1L24)));


--S1L38 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1 at LCCOMB_X15_Y8_N28
S1L38 = (!D1_DSACK_LATCHED_[1] & (R1L9 & !D1_DSACK_LATCHED_[0]));


--X1L6 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~5 at LCCOMB_X17_Y9_N10
X1L6 = (X1L5) # ((_STERM & ((S1L38) # (!U1L10))));


--X1L7 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~6 at LCCOMB_X18_Y8_N12
X1L7 = (HB1_CNTR_O[1]) # ((D1_STATE[4] & (D1_DREQ_ & !L1_FIFOEMPTY)));


--X1L8 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~7 at LCCOMB_X18_Y8_N24
X1L8 = (D1_DMAENA & (!X1L7 & ((D1_STATE[4]) # (!D1_STATE[1])))) # (!D1_DMAENA & (((D1_STATE[4]))));


--X1L9 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~8 at LCCOMB_X18_Y8_N18
X1L9 = (X1L6) # ((!D1_STATE[3] & (X1L8 & !D1_STATE[0])));


--X1L10 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~9 at LCCOMB_X18_Y8_N28
X1L10 = (X1L4) # ((X1L9) # ((X1L12) # (!T1L6)));


--HB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4 at LCCOMB_X20_Y8_N2
HB1L10 = (!_CS & (!ADDR[6] & (ADDR[3] & !A1L125)));


--GB1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X17_Y10_N8
GB1_h_0C = (!ADDR[4] & (ADDR[2] & (HB1L10 & !ADDR[5])));


--F1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at LCFF_X19_Y8_N19
F1_INCBO_o = DFFEAS(AB1_INCBO, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--K1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR[0]~0 at LCCOMB_X17_Y8_N16
K1L5 = K1_PTR[0] $ (((F1_INCBO_o & ((A1L121) # (!GB1_h_0C)))));


--HB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at LCFF_X15_Y10_N29
HB1_CNTR_O[8] = DFFEAS(HB1L12, !GLOBAL(Z1L2), Z1__locked,  ,  ,  ,  ,  ,  );


--K1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B at LCFF_X13_Y10_N29
K1_B = DFFEAS(K1L2, !GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S at LCFF_X17_Y10_N3
K1_S = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  , GB1_h_0C,  ,  , VCC);


--K1L7 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR~1 at LCCOMB_X17_Y8_N26
K1L7 = (K1_S & (((K1_B)))) # (!K1_S & (K1_PTR[0] $ ((!K1_PTR[1]))));


--GB1_ACR_WR is registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR at LCCOMB_X17_Y10_N16
GB1_ACR_WR = (!A1L121 & (ADDR[2] & (GB1L9 & !ADDR[4])));


--K1L8 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|PTR~2 at LCCOMB_X17_Y8_N22
K1L8 = (GB1_ACR_WR & (K1L7)) # (!GB1_ACR_WR & ((F1_INCBO_o & (K1L7)) # (!F1_INCBO_o & ((K1_PTR[1])))));


--GB1L4 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0 at LCCOMB_X17_Y10_N12
GB1L4 = (!ADDR[5] & (!ADDR[6] & (HB1L9 & !ADDR[3])));


--GB1L5 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1 at LCCOMB_X15_Y10_N8
GB1L5 = (ADDR[4] & (HB1_CNTR_O[1] & ADDR[2]));


--D1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at LCFF_X18_Y8_N31
D1_STOPFLUSH = DFFEAS(S1L72, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--H1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X17_Y8_N30
H1L4 = (GB1L5 & ((GB1L4) # ((H1_FLUSHFIFO & !D1_STOPFLUSH)))) # (!GB1L5 & (((H1_FLUSHFIFO & !D1_STOPFLUSH))));


--L1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at LCFF_X19_Y9_N27
L1_UP[7] = DFFEAS(L1L35, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at LCFF_X19_Y9_N11
L1_UP[6] = DFFEAS(L1L37, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at LCFF_X19_Y9_N29
L1_UP[5] = DFFEAS(L1L38, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at LCFF_X19_Y9_N7
L1_UP[4] = DFFEAS(L1L39, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X19_Y9_N0
L1L20 = (!L1_UP[6] & (!L1_UP[5] & (!L1_UP[4] & !L1_UP[7])));


--L1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at LCFF_X19_Y9_N13
L1_UP[3] = DFFEAS(L1L40, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at LCFF_X19_Y9_N5
L1_UP[2] = DFFEAS(L1L41, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at LCFF_X19_Y9_N23
L1_UP[1] = DFFEAS(L1L42, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36,  ,  ,  ,  );


--L1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at LCFF_X19_Y9_N19
L1_UP[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6), HB1_CNTR_O[8],  , L1L36, D1_INCFIFO,  ,  , VCC);


--L1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X19_Y9_N18
L1L21 = (!L1_UP[3] & (!L1_UP[2] & (!L1_UP[0] & !L1_UP[1])));


--L1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at LCFF_X19_Y9_N9
L1_DOWN[6] = DFFEAS(L1L15, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at LCFF_X19_Y9_N3
L1_DOWN[5] = DFFEAS(L1L13, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at LCFF_X19_Y9_N21
L1_DOWN[4] = DFFEAS(L1L11, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at LCFF_X19_Y9_N17
L1_DOWN[3] = DFFEAS(L1L9, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1L22 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X19_Y9_N24
L1L22 = (!L1_DOWN[4] & (!L1_DOWN[6] & (!L1_DOWN[3] & !L1_DOWN[5])));


--L1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at LCFF_X18_Y10_N19
L1_DOWN[2] = DFFEAS(L1L7, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at LCFF_X18_Y10_N29
L1_DOWN[1] = DFFEAS(L1L5, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at LCFF_X18_Y10_N5
L1_DOWN[0] = DFFEAS(L1L3, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X18_Y10_N12
L1L23 = (!L1_DOWN[1] & (!L1_DOWN[0] & !L1_DOWN[2]));


--L1L24 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X18_Y10_N20
L1L24 = (((!L1L21) # (!L1L20)) # (!L1L22)) # (!L1L23);


--KB1L2 is registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0 at LCCOMB_X20_Y8_N22
KB1L2 = (_CS) # ((ADDR[6]) # ((GB1_h_0C) # (A1L125)));


--KB1L1 is registers:u_registers|registers_term:u_registers_term|Add0~0 at LCCOMB_X21_Y8_N6
KB1L1 = (KB1_TERM_COUNTER[1] & KB1_TERM_COUNTER[0]);


--KB1L9 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0 at LCCOMB_X21_Y8_N0
KB1L9 = (!A1L125 & (KB1_TERM_COUNTER[2] $ (((KB1L1 & !KB1L2)))));


--KB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1 at LCCOMB_X21_Y8_N2
KB1L10 = (!A1L125 & (KB1_TERM_COUNTER[0] $ (!KB1L2)));


--KB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2 at LCCOMB_X21_Y8_N10
KB1L11 = (!A1L125 & (KB1_TERM_COUNTER[1] $ (((!KB1L2 & KB1_TERM_COUNTER[0])))));


--L1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~0 at LCCOMB_X19_Y9_N30
L1L16 = (L1_UP[6] & (L1_UP[5] & (L1_UP[4] & L1_UP[7])));


--L1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~1 at LCCOMB_X18_Y10_N22
L1L17 = (L1_UP[2] & L1_UP[3]);


--L1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~2 at LCCOMB_X18_Y10_N30
L1L18 = (L1_UP[1] & (L1_UP[0] & (L1L16 & L1L17)));


--AB1_state_reg.s1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1 at LCFF_X20_Y8_N31
AB1_state_reg.s1 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s18,  ,  , VCC);


--AB1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0 at LCCOMB_X20_Y8_N28
AB1L14 = (AB1_state_reg.s1) # ((!AB1_state_reg.s0 & (!HB1_CNTR_O[1] & !F1_CCPUREQ)));


--GB1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X20_Y8_N8
GB1_WDREGREQ = (!_CS & (ADDR[6] & !A1L125));


--F1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d at LCFF_X19_Y8_N23
F1_RDFIFO_d = DFFEAS(AB1L2, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--D1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at LCFF_X18_Y9_N15
D1_INCFIFO = DFFEAS(S1L36, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at LCFF_X18_Y9_N1
D1_DECFIFO = DFFEAS(S1L7, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1L15 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X19_Y8_N8
F1L15 = (!D1_DECFIFO & ((F1_RDFIFO_o) # ((!D1_INCFIFO & F1_RDFIFO_d))));


--DREQ_ is DREQ_ at LCCOMB_X18_Y8_N14
DREQ_ = (HB1_CNTR_O[8] & !_DREQ);


--F1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d at LCFF_X19_Y8_N29
F1_RIFIFO_d = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4),  ,  ,  , AB1L3,  ,  , VCC);


--F1L19 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X19_Y8_N28
F1L19 = (F1_RIFIFO_d & !F1_RDFIFO_d);


--F1L20 is SCSI_SM:u_SCSI_SM|RIFIFO_o~1 at LCCOMB_X19_Y8_N0
F1L20 = (D1_DECFIFO & (((F1_RIFIFO_o)))) # (!D1_DECFIFO & (!D1_INCFIFO & ((F1L19) # (F1_RIFIFO_o))));


--AB1_state_reg.s14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s14 at LCFF_X18_Y7_N31
AB1_state_reg.s14 = DFFEAS(AB1L13, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_state_reg.s25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s25 at LCFF_X18_Y7_N15
AB1_state_reg.s25 = DFFEAS(AB1L16, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at LCFF_X18_Y7_N19
F1_CDSACK_ = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , F1_nLS2CPU,  ,  , VCC);


--AB1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X19_Y7_N0
AB1L8 = (AB1_state_reg.s25 & (((!AB1_state_reg.s0)) # (!F1_CDSACK_))) # (!AB1_state_reg.s25 & (AB1_state_reg.s14 & ((!AB1_state_reg.s0) # (!F1_CDSACK_))));


--AB1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~1 at LCCOMB_X19_Y8_N16
AB1L9 = (!F1_CCPUREQ & (AB1_state_reg.s16 & ((AB1L30) # (!L1_FIFOEMPTY))));


--AB1_state_reg.s12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12 at LCFF_X20_Y8_N21
AB1_state_reg.s12 = DFFEAS(AB1L45, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1L32 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~2 at LCCOMB_X19_Y8_N26
AB1L32 = (HB1_CNTR_O[1] & !F1_CCPUREQ);


--AB1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~2 at LCCOMB_X19_Y8_N10
AB1L10 = (!AB1_state_reg.s0 & (AB1L32 & ((L1_FIFOFULL) # (!AB1L31))));


--AB1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~3 at LCCOMB_X19_Y7_N22
AB1L11 = (!AB1L10 & (!AB1L8 & (!AB1L9 & !AB1_state_reg.s12)));


--AB1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2 at LCCOMB_X18_Y7_N22
AB1L21 = (AB1_state_reg.s8 & A1L121);


--AB1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X20_Y8_N14
AB1L12 = (F1_CCPUREQ & ((AB1_state_reg.s16) # (!AB1_state_reg.s0)));


--AS_O_ is AS_O_ at LCFF_X12_Y7_N17
AS_O_ = DFFEAS(A1L8, !GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_ at LCFF_X17_Y9_N13
DS_O_ = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123),  ,  ,  , A1L87,  ,  , VCC);


--CB1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at LCFF_X12_Y10_N5
CB1_LD_LATCH[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[7],  ,  , VCC);


--D1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at LCFF_X13_Y9_N11
D1_F2CPUL = DFFEAS(S1L31, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at LCFF_X18_Y7_N1
F1_S2CPU_o = DFFEAS(AB1L22, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--CB1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0 at LCCOMB_X10_Y10_N28
CB1L10 = (D1_F2CPUL & !F1_S2CPU_o);


--GB1L6 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X17_Y10_N24
GB1L6 = (ADDR[4] & ADDR[2]);


--CB1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1 at LCCOMB_X13_Y10_N18
CB1L1 = (!D1_F2CPUL & !F1_S2CPU_o);


--CB1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~2 at LCCOMB_X17_Y10_N20
CB1L2 = (GB1L6 & (GB1L9 & (A1L121 & CB1L1)));


--JB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE at LCFF_X17_Y10_N31
JB1_FE = DFFEAS(JB1L2, !GLOBAL(Z1L2), Z1__locked,  , JB1L3,  ,  ,  ,  );


--CB1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3 at LCCOMB_X12_Y10_N28
CB1L3 = (JB1_FE & (CB1_LD_LATCH[0] & (CB1L10))) # (!JB1_FE & ((CB1L2) # ((CB1_LD_LATCH[0] & CB1L10))));


--CB1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at LCFF_X10_Y10_N5
CB1_LD_LATCH[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[6],  ,  , VCC);


--GB1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0 at LCCOMB_X17_Y10_N28
GB1L2 = (A1L121 & (!ADDR[2] & (GB1L9 & !ADDR[4])));


--CB1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4 at LCCOMB_X13_Y10_N24
CB1L4 = (GB1L2 & (!D1_F2CPUL & !F1_S2CPU_o));


--CB1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5 at LCCOMB_X10_Y10_N4
CB1L5 = (CB1L4 & ((HB1_CNTR_O[1]) # ((CB1L10 & CB1_LD_LATCH[1])))) # (!CB1L4 & (CB1L10 & (CB1_LD_LATCH[1])));


--JB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF at LCFF_X17_Y10_N11
JB1_FF = DFFEAS(JB1L5, !GLOBAL(Z1L2), Z1__locked,  , JB1L3,  ,  ,  ,  );


--CB1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6 at LCCOMB_X10_Y10_N0
CB1L6 = (CB1L5) # ((CB1L2 & (JB1_FF & !GB1L2)));


--CB1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7 at LCCOMB_X17_Y10_N4
CB1L7 = (A1L121 & (ADDR[2] & (CB1L1 & !ADDR[4])));


--CB1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8 at LCCOMB_X13_Y10_N4
CB1L8 = (GB1L4 & ((CB1L7) # ((HB1_CNTR_O[2] & CB1L4)))) # (!GB1L4 & (HB1_CNTR_O[2] & (CB1L4)));


--CB1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at LCFF_X12_Y10_N25
CB1_LD_LATCH[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[5],  ,  , VCC);


--CB1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~9 at LCCOMB_X12_Y10_N0
CB1L9 = (CB1L8) # ((D1_F2CPUL & (CB1_LD_LATCH[2] & !F1_S2CPU_o)));


--CB1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at LCFF_X10_Y10_N17
CB1_LD_LATCH[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[4],  ,  , VCC);


--CB1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~10 at LCCOMB_X10_Y10_N20
CB1L11 = (D1_F2CPUL & (CB1_LD_LATCH[3] & !F1_S2CPU_o));


--CB1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at LCFF_X10_Y10_N15
CB1_LD_LATCH[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[3],  ,  , VCC);


--CB1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~11 at LCCOMB_X10_Y10_N14
CB1L12 = (CB1L4 & ((HB1_CNTR_O[4]) # ((CB1L10 & CB1_LD_LATCH[4])))) # (!CB1L4 & (CB1L10 & (CB1_LD_LATCH[4])));


--JB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at LCFF_X17_Y10_N23
JB1_INT_P = DFFEAS(JB1L10, !GLOBAL(Z1L2), Z1__locked,  , JB1L3,  ,  ,  ,  );


--CB1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~12 at LCCOMB_X10_Y10_N8
CB1L13 = (CB1L12) # ((CB1L2 & (JB1_INT_P & !GB1L2)));


--JB1_INT_F is registers:u_registers|registers_istr:u_registers_istr|INT_F at LCFF_X17_Y10_N7
JB1_INT_F = DFFEAS(JB1L8, !GLOBAL(Z1L2), Z1__locked,  , JB1L3,  ,  ,  ,  );


--CB1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at LCFF_X10_Y10_N11
CB1_LD_LATCH[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[2],  ,  , VCC);


--CB1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~13 at LCCOMB_X10_Y10_N10
CB1L14 = (CB1L2 & ((JB1_INT_F) # ((CB1_LD_LATCH[5] & CB1L10)))) # (!CB1L2 & (((CB1_LD_LATCH[5] & CB1L10))));


--CB1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at LCFF_X12_Y10_N9
CB1_LD_LATCH[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[1],  ,  , VCC);


--CB1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~14 at LCCOMB_X12_Y10_N8
CB1L15 = (CB1L10 & ((CB1_LD_LATCH[6]) # ((JB1_INT_F & CB1L2)))) # (!CB1L10 & (JB1_INT_F & ((CB1L2))));


--CB1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at LCFF_X12_Y10_N21
CB1_LD_LATCH[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P4_q_b[0],  ,  , VCC);


--CB1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~15 at LCCOMB_X12_Y10_N20
CB1L16 = (CB1L10 & ((CB1_LD_LATCH[7]) # ((JB1_INT_F & CB1L2)))) # (!CB1L10 & (JB1_INT_F & ((CB1L2))));


--DB1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0] at LCFF_X10_Y7_N29
DB1_SCSI_DATA_LATCHED[0] = DFFEAS(DB1L3, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--CB1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at LCFF_X10_Y7_N1
CB1_LD_LATCH[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[7],  ,  , VCC);


--CB1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16 at LCCOMB_X10_Y7_N0
CB1L17 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[0])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[8] & D1_F2CPUL))));


--CB1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~17 at LCCOMB_X14_Y10_N12
CB1L18 = (CB1L17) # ((CB1L1 & (HB1_CNTR_O[8] & GB1L2)));


--DB1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1] at LCFF_X10_Y7_N31
DB1_SCSI_DATA_LATCHED[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU, A1L99,  ,  , VCC);


--CB1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at LCFF_X10_Y10_N29
CB1_LD_LATCH[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[6],  ,  , VCC);


--CB1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~18 at LCCOMB_X10_Y10_N12
CB1L19 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[1])))) # (!F1_S2CPU_o & (CB1_LD_LATCH[9] & ((D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2] at LCFF_X12_Y8_N15
DB1_SCSI_DATA_LATCHED[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU, A1L101,  ,  , VCC);


--CB1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at LCFF_X12_Y8_N7
CB1_LD_LATCH[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[5],  ,  , VCC);


--CB1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~19 at LCCOMB_X12_Y8_N6
CB1L20 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[2])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[10] & D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3] at LCFF_X10_Y8_N15
DB1_SCSI_DATA_LATCHED[3] = DFFEAS(DB1L7, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--CB1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at LCFF_X10_Y8_N13
CB1_LD_LATCH[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[4],  ,  , VCC);


--CB1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~20 at LCCOMB_X10_Y8_N12
CB1L21 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[3])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[11] & D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4] at LCFF_X10_Y7_N15
DB1_SCSI_DATA_LATCHED[4] = DFFEAS(DB1L9, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--CB1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at LCFF_X10_Y7_N3
CB1_LD_LATCH[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[3],  ,  , VCC);


--CB1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~21 at LCCOMB_X10_Y7_N2
CB1L22 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[4])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[12] & D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5] at LCFF_X10_Y7_N19
DB1_SCSI_DATA_LATCHED[5] = DFFEAS(DB1L11, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--CB1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at LCFF_X10_Y7_N9
CB1_LD_LATCH[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[2],  ,  , VCC);


--CB1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~22 at LCCOMB_X10_Y7_N8
CB1L23 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[5])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[13] & D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6] at LCFF_X10_Y7_N13
DB1_SCSI_DATA_LATCHED[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU, A1L109,  ,  , VCC);


--CB1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at LCFF_X12_Y10_N17
CB1_LD_LATCH[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[1],  ,  , VCC);


--CB1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~23 at LCCOMB_X12_Y10_N16
CB1L24 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[6])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[14] & D1_F2CPUL))));


--DB1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7] at LCFF_X10_Y7_N11
DB1_SCSI_DATA_LATCHED[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123), F1_S2CPU_o,  , F1_nLS2CPU, A1L111,  ,  , VCC);


--CB1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at LCFF_X12_Y8_N13
CB1_LD_LATCH[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L6),  ,  , D1_PAS, P3_q_b[0],  ,  , VCC);


--CB1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~24 at LCCOMB_X12_Y7_N10
CB1L25 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[7])) # (!F1_S2CPU_o & (((CB1_LD_LATCH[15] & D1_F2CPUL))));


--CB1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at LCFF_X12_Y7_N7
CB1_UD_LATCH[0] = DFFEAS(CB1L76, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--D1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at LCFF_X13_Y9_N29
D1_F2CPUH = DFFEAS(S1L27, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--CB1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25 at LCCOMB_X14_Y10_N18
CB1L26 = (D1_F2CPUH & (!F1_S2CPU_o & CB1_UD_LATCH[0]));


--CB1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at LCFF_X10_Y10_N19
CB1_UD_LATCH[1] = DFFEAS(CB1L77, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26 at LCCOMB_X14_Y10_N20
CB1L27 = (D1_F2CPUH & (!F1_S2CPU_o & CB1_UD_LATCH[1]));


--CB1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at LCFF_X12_Y7_N23
CB1_UD_LATCH[2] = DFFEAS(CB1L78, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~27 at LCCOMB_X12_Y10_N18
CB1L28 = (CB1_UD_LATCH[2] & (D1_F2CPUH & !F1_S2CPU_o));


--CB1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at LCFF_X12_Y10_N23
CB1_UD_LATCH[3] = DFFEAS(CB1L79, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~28 at LCCOMB_X14_Y10_N8
CB1L29 = (D1_F2CPUH & (!F1_S2CPU_o & CB1_UD_LATCH[3]));


--CB1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at LCFF_X10_Y10_N3
CB1_UD_LATCH[4] = DFFEAS(CB1L80, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~29 at LCCOMB_X14_Y10_N4
CB1L30 = (D1_F2CPUH & (!F1_S2CPU_o & CB1_UD_LATCH[4]));


--CB1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at LCFF_X10_Y10_N31
CB1_UD_LATCH[5] = DFFEAS(CB1L81, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~30 at LCCOMB_X14_Y10_N10
CB1L31 = (CB1_UD_LATCH[5] & (!F1_S2CPU_o & D1_F2CPUH));


--CB1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at LCFF_X12_Y10_N31
CB1_UD_LATCH[6] = DFFEAS(CB1L82, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~31 at LCCOMB_X12_Y10_N24
CB1L32 = (!F1_S2CPU_o & (D1_F2CPUH & CB1_UD_LATCH[6]));


--CB1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at LCFF_X12_Y10_N27
CB1_UD_LATCH[7] = DFFEAS(CB1L83, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~32 at LCCOMB_X12_Y10_N6
CB1L33 = (CB1_UD_LATCH[7] & (D1_F2CPUH & !F1_S2CPU_o));


--CB1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at LCFF_X10_Y8_N17
CB1_UD_LATCH[8] = DFFEAS(CB1L84, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~33 at LCCOMB_X10_Y7_N20
CB1L34 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[0])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((CB1_UD_LATCH[8]))));


--CB1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at LCFF_X10_Y8_N7
CB1_UD_LATCH[9] = DFFEAS(CB1L85, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~34 at LCCOMB_X10_Y8_N20
CB1L35 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[1])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((CB1_UD_LATCH[9]))));


--CB1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at LCFF_X12_Y8_N27
CB1_UD_LATCH[10] = DFFEAS(CB1L86, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~35 at LCCOMB_X12_Y8_N22
CB1L36 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[2])))) # (!F1_S2CPU_o & (D1_F2CPUH & (CB1_UD_LATCH[10])));


--CB1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at LCFF_X10_Y8_N11
CB1_UD_LATCH[11] = DFFEAS(CB1L87, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~36 at LCCOMB_X10_Y8_N28
CB1L37 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[3])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((CB1_UD_LATCH[11]))));


--CB1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at LCFF_X10_Y8_N27
CB1_UD_LATCH[12] = DFFEAS(CB1L88, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~37 at LCCOMB_X10_Y7_N26
CB1L38 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[4])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((CB1_UD_LATCH[12]))));


--CB1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at LCFF_X10_Y8_N23
CB1_UD_LATCH[13] = DFFEAS(CB1L89, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~38 at LCCOMB_X10_Y7_N16
CB1L39 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[5])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((CB1_UD_LATCH[13]))));


--CB1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at LCFF_X12_Y8_N5
CB1_UD_LATCH[14] = DFFEAS(CB1L90, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~39 at LCCOMB_X10_Y7_N24
CB1L40 = (F1_S2CPU_o & (DB1_SCSI_DATA_LATCHED[6])) # (!F1_S2CPU_o & (((CB1_UD_LATCH[14] & D1_F2CPUH))));


--CB1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at LCFF_X12_Y8_N31
CB1_UD_LATCH[15] = DFFEAS(CB1L91, GLOBAL(Z1L6),  ,  , D1_PAS,  ,  ,  ,  );


--CB1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~40 at LCCOMB_X10_Y7_N10
CB1L41 = (F1_S2CPU_o & (((DB1_SCSI_DATA_LATCHED[7])))) # (!F1_S2CPU_o & (D1_F2CPUH & (CB1_UD_LATCH[15])));


--D1_DIEH is CPU_SM:u_CPU_SM|DIEH at LCFF_X14_Y9_N11
D1_DIEH = DFFEAS(S1L10, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--DB1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X12_Y9_N22
DB1L14 = (ADDR[3] & (A1L44 & ((D1_DIEH)))) # (!ADDR[3] & (((A1L12))));


--F1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at LCFF_X18_Y7_N21
F1_CPU2S_o = DFFEAS(AB1L24, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--F1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at LCFF_X19_Y8_N15
F1_F2S_o = DFFEAS(F1L9, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--DB1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~1 at LCCOMB_X10_Y7_N22
DB1L15 = (K1_PTR[1] & (((K1_PTR[0])))) # (!K1_PTR[1] & ((K1_PTR[0] & ((P3_q_b[7]))) # (!K1_PTR[0] & (P1_q_b[7]))));


--DB1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~2 at LCCOMB_X12_Y7_N24
DB1L16 = (DB1L15 & ((P4_q_b[7]) # ((!K1_PTR[1])))) # (!DB1L15 & (((K1_PTR[1] & P2_q_b[7]))));


--DB1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~3 at LCCOMB_X12_Y7_N26
DB1L17 = (F1_CPU2S_o & (DB1L14 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L16 & F1_F2S_o))));


--DB1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4 at LCCOMB_X12_Y9_N14
DB1L18 = (ADDR[3] & (((A1L46 & D1_DIEH)))) # (!ADDR[3] & (A1L14));


--DB1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~5 at LCCOMB_X10_Y10_N6
DB1L19 = (K1_PTR[1] & (((K1_PTR[0])))) # (!K1_PTR[1] & ((K1_PTR[0] & (P3_q_b[6])) # (!K1_PTR[0] & ((P1_q_b[6])))));


--DB1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~6 at LCCOMB_X10_Y10_N22
DB1L20 = (DB1L19 & ((P4_q_b[6]) # ((!K1_PTR[1])))) # (!DB1L19 & (((K1_PTR[1] & P2_q_b[6]))));


--DB1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~7 at LCCOMB_X12_Y7_N8
DB1L21 = (F1_CPU2S_o & (DB1L18 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L20 & F1_F2S_o))));


--DB1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8 at LCCOMB_X12_Y9_N30
DB1L22 = (ADDR[3] & (((A1L48 & D1_DIEH)))) # (!ADDR[3] & (A1L16));


--DB1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~9 at LCCOMB_X12_Y8_N16
DB1L23 = (K1_PTR[1] & (K1_PTR[0])) # (!K1_PTR[1] & ((K1_PTR[0] & (P3_q_b[5])) # (!K1_PTR[0] & ((P1_q_b[5])))));


--DB1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~10 at LCCOMB_X12_Y8_N20
DB1L24 = (DB1L23 & (((P4_q_b[5]) # (!K1_PTR[1])))) # (!DB1L23 & (P2_q_b[5] & (K1_PTR[1])));


--DB1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~11 at LCCOMB_X12_Y8_N28
DB1L25 = (F1_CPU2S_o & (DB1L22 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L24 & F1_F2S_o))));


--DB1L26 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12 at LCCOMB_X10_Y8_N30
DB1L26 = (ADDR[3] & (D1_DIEH & ((A1L50)))) # (!ADDR[3] & (((A1L18))));


--DB1L27 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~13 at LCCOMB_X10_Y8_N2
DB1L27 = (K1_PTR[1] & (((K1_PTR[0])))) # (!K1_PTR[1] & ((K1_PTR[0] & ((P3_q_b[4]))) # (!K1_PTR[0] & (P1_q_b[4]))));


--DB1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~14 at LCCOMB_X12_Y10_N2
DB1L28 = (DB1L27 & (((P4_q_b[4]) # (!K1_PTR[1])))) # (!DB1L27 & (P2_q_b[4] & (K1_PTR[1])));


--DB1L29 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~15 at LCCOMB_X12_Y8_N2
DB1L29 = (F1_F2S_o & (DB1L28 & ((!F1_CPU2S_o)))) # (!F1_F2S_o & (((DB1L26 & F1_CPU2S_o))));


--DB1L30 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16 at LCCOMB_X13_Y10_N14
DB1L30 = (ADDR[3] & (D1_DIEH & ((A1L52)))) # (!ADDR[3] & (((A1L20))));


--DB1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~17 at LCCOMB_X10_Y8_N8
DB1L31 = (K1_PTR[1] & (((K1_PTR[0])))) # (!K1_PTR[1] & ((K1_PTR[0] & (P3_q_b[3])) # (!K1_PTR[0] & ((P1_q_b[3])))));


--DB1L32 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~18 at LCCOMB_X10_Y10_N26
DB1L32 = (DB1L31 & ((P4_q_b[3]) # ((!K1_PTR[1])))) # (!DB1L31 & (((K1_PTR[1] & P2_q_b[3]))));


--DB1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~19 at LCCOMB_X12_Y7_N28
DB1L33 = (F1_CPU2S_o & (((DB1L30 & !F1_F2S_o)))) # (!F1_CPU2S_o & (DB1L32 & ((F1_F2S_o))));


--DB1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20 at LCCOMB_X9_Y9_N4
DB1L34 = (ADDR[3] & (((A1L54 & D1_DIEH)))) # (!ADDR[3] & (A1L22));


--DB1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~21 at LCCOMB_X10_Y7_N6
DB1L35 = (K1_PTR[1] & (((K1_PTR[0])))) # (!K1_PTR[1] & ((K1_PTR[0] & ((P3_q_b[2]))) # (!K1_PTR[0] & (P1_q_b[2]))));


--DB1L36 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~22 at LCCOMB_X10_Y7_N4
DB1L36 = (DB1L35 & ((P4_q_b[2]) # ((!K1_PTR[1])))) # (!DB1L35 & (((P2_q_b[2] & K1_PTR[1]))));


--DB1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~23 at LCCOMB_X12_Y7_N20
DB1L37 = (F1_CPU2S_o & (DB1L34 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L36 & F1_F2S_o))));


--DB1L38 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24 at LCCOMB_X9_Y9_N8
DB1L38 = (ADDR[3] & (((A1L56 & D1_DIEH)))) # (!ADDR[3] & (A1L24));


--DB1L39 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~25 at LCCOMB_X12_Y8_N10
DB1L39 = (K1_PTR[0] & (((K1_PTR[1]) # (P3_q_b[1])))) # (!K1_PTR[0] & (P1_q_b[1] & (!K1_PTR[1])));


--DB1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~26 at LCCOMB_X12_Y10_N12
DB1L40 = (K1_PTR[1] & ((DB1L39 & ((P4_q_b[1]))) # (!DB1L39 & (P2_q_b[1])))) # (!K1_PTR[1] & (((DB1L39))));


--DB1L41 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~27 at LCCOMB_X12_Y7_N14
DB1L41 = (F1_CPU2S_o & (DB1L38 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L40 & F1_F2S_o))));


--DB1L42 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28 at LCCOMB_X10_Y9_N20
DB1L42 = (ADDR[3] & (D1_DIEH & ((A1L58)))) # (!ADDR[3] & (((A1L26))));


--DB1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~29 at LCCOMB_X12_Y8_N24
DB1L43 = (K1_PTR[1] & (K1_PTR[0])) # (!K1_PTR[1] & ((K1_PTR[0] & (P3_q_b[0])) # (!K1_PTR[0] & ((P1_q_b[0])))));


--DB1L44 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~30 at LCCOMB_X12_Y10_N10
DB1L44 = (K1_PTR[1] & ((DB1L43 & (P4_q_b[0])) # (!DB1L43 & ((P2_q_b[0]))))) # (!K1_PTR[1] & (((DB1L43))));


--DB1L45 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~31 at LCCOMB_X12_Y7_N4
DB1L45 = (F1_CPU2S_o & (DB1L42 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((DB1L44 & F1_F2S_o))));


--H1L2 is registers:u_registers|A1~0 at LCCOMB_X17_Y8_N10
H1L2 = (GB1_h_0C & ((A1L121 & (H1_A1)) # (!A1L121 & ((A1L62))))) # (!GB1_h_0C & (((H1_A1))));


--AB1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X19_Y8_N18
AB1_INCBO = (AB1_state_reg.s12) # (AB1_state_reg.s1);


--HB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X17_Y10_N0
HB1L11 = (HB1_CNTR_O[8] & (((!ADDR[5]) # (!HB1L10)) # (!GB1L6)));


--HB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6 at LCCOMB_X15_Y10_N28
HB1L12 = (HB1L11) # ((!ADDR[2] & (GB1L4 & ADDR[4])));


--R1L2 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~25 at LCCOMB_X18_Y8_N6
R1L2 = (D1_FLUSHFIFO & (!D1_LASTWORD & (!L1_FIFOFULL & !L1_FIFOEMPTY)));


--S1L72 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1 at LCCOMB_X18_Y8_N30
S1L72 = (R1L25) # ((S1L71) # ((R1L2 & R1L1)));


--L1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X19_Y9_N26
L1L35 = (D1_INCFIFO & ((L1_UP[6]) # (L1_DOWN[0])));


--L1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X19_Y9_N14
L1L36 = (D1_INCFIFO) # ((D1_DECFIFO & ((!L1L20) # (!L1L21))));


--L1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X19_Y9_N10
L1L37 = (D1_INCFIFO & ((L1_DOWN[1]) # (L1_UP[5])));


--L1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X19_Y9_N28
L1L38 = (D1_INCFIFO & ((L1_UP[4]) # (L1_DOWN[2])));


--L1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X19_Y9_N6
L1L39 = (D1_INCFIFO & ((L1_DOWN[3]) # (L1_UP[3])));


--L1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X19_Y9_N12
L1L40 = (D1_INCFIFO & ((L1_DOWN[4]) # (L1_UP[2])));


--L1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X19_Y9_N4
L1L41 = (D1_INCFIFO & ((L1_DOWN[5]) # (L1_UP[1])));


--L1L42 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X19_Y9_N22
L1L42 = (D1_INCFIFO & ((L1_DOWN[6]) # (L1_UP[0])));


--L1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~0 at LCCOMB_X19_Y9_N8
L1L15 = (D1_DECFIFO & ((L1_DOWN[5]) # ((L1_UP[1])))) # (!D1_DECFIFO & (((L1_DOWN[6]))));


--L1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]~1 at LCCOMB_X19_Y9_N2
L1L13 = (D1_DECFIFO & ((L1_DOWN[4]) # ((L1_UP[2])))) # (!D1_DECFIFO & (((L1_DOWN[5]))));


--L1L11 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~2 at LCCOMB_X19_Y9_N20
L1L11 = (D1_DECFIFO & ((L1_DOWN[3]) # ((L1_UP[3])))) # (!D1_DECFIFO & (((L1_DOWN[4]))));


--L1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~3 at LCCOMB_X19_Y9_N16
L1L9 = (D1_DECFIFO & ((L1_UP[4]) # ((L1_DOWN[2])))) # (!D1_DECFIFO & (((L1_DOWN[3]))));


--L1L7 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~4 at LCCOMB_X18_Y10_N18
L1L7 = (D1_DECFIFO & ((L1_UP[5]) # ((L1_DOWN[1])))) # (!D1_DECFIFO & (((L1_DOWN[2]))));


--L1L5 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~5 at LCCOMB_X18_Y10_N28
L1L5 = (D1_DECFIFO & ((L1_UP[6]) # ((L1_DOWN[0])))) # (!D1_DECFIFO & (((L1_DOWN[1]))));


--L1L3 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~6 at LCCOMB_X18_Y10_N4
L1L3 = (D1_DECFIFO & (L1_UP[7])) # (!D1_DECFIFO & ((L1_DOWN[0])));


--AB1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0 at LCCOMB_X19_Y8_N22
AB1L2 = (K1_PTR[0] & (K1_PTR[1] & AB1_state_reg.s1));


--S1L32 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0 at LCCOMB_X15_Y8_N12
S1L32 = (S1L14 & ((D1_STATE[1]) # ((!DSACK_I_[0]) # (!_BERR))));


--S1L33 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1 at LCCOMB_X14_Y8_N0
S1L33 = (X1L11 & (((S1L32 & X1L1)))) # (!X1L11 & (((S1L32 & X1L1)) # (!_STERM)));


--S1L36 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2 at LCCOMB_X18_Y9_N14
S1L36 = (S1L34) # (((F1_RIFIFO_o & !S1L33)) # (!S1L35));


--S1L7 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0 at LCCOMB_X18_Y9_N0
S1L7 = (S1L33) # ((F1_RDFIFO_o & (!S1L34 & S1L35)));


--AB1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0 at LCCOMB_X19_Y8_N24
AB1L3 = (K1_PTR[0] & (AB1_state_reg.s12 & K1_PTR[1]));


--AB1_state_reg.s22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s22 at LCFF_X18_Y7_N25
AB1_state_reg.s22 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s6,  ,  , VCC);


--AB1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0 at LCCOMB_X18_Y7_N30
AB1L13 = (AB1_state_reg.s22) # ((AB1_state_reg.s14 & F1_CDSACK_));


--AB1_state_reg.s9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s9 at LCFF_X18_Y7_N5
AB1_state_reg.s9 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , AB1_state_reg.s19,  ,  , VCC);


--AB1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector19~0 at LCCOMB_X18_Y7_N14
AB1L16 = (AB1_state_reg.s9) # ((AB1_state_reg.s25 & F1_CDSACK_));


--D1_PAS is CPU_SM:u_CPU_SM|PAS at LCFF_X13_Y9_N1
D1_PAS = DFFEAS(S1L42, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_PDS is CPU_SM:u_CPU_SM|PDS at LCFF_X17_Y9_N9
D1_PDS = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , S1L41,  ,  , VCC);


--S1L24 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0 at LCCOMB_X15_Y8_N14
S1L24 = (D1_nDSACK & (((_STERM)))) # (!D1_nDSACK & (((!_BERR)) # (!DSACK_I_[1])));


--S1L28 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0 at LCCOMB_X14_Y7_N22
S1L28 = (S1L17) # ((S1L18) # ((S1L37 & S1L24)));


--S1L29 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1 at LCCOMB_X13_Y9_N2
S1L29 = (S1L14) # ((!D1_STATE[3] & S1L58));


--S1L59 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Z~0 at LCCOMB_X13_Y9_N30
S1L59 = (S1L13 & _STERM);


--S1L30 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2 at LCCOMB_X13_Y9_N26
S1L30 = (!R1L8 & (W1L9 & (S1L56 & !S1L59)));


--S1L31 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3 at LCCOMB_X13_Y9_N10
S1L31 = (S1L28) # (((S1L29 & !_STERM)) # (!S1L30));


--AB1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector26~0 at LCCOMB_X18_Y7_N0
AB1L22 = ((AB1_state_reg.s9) # ((AB1_state_reg.s25) # (AB1L21))) # (!AB1L19);


--JB1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0 at LCCOMB_X17_Y10_N30
JB1L2 = (A1L121 & (GB1L9 & (GB1L6 & L1_FIFOEMPTY)));


--JB1L3 is registers:u_registers|registers_istr:u_registers_istr|FE~1 at LCCOMB_X17_Y10_N26
JB1L3 = (GB1L9 & (ADDR[4] & ((A1L121) # (!ADDR[2]))));


--JB1L5 is registers:u_registers|registers_istr:u_registers_istr|FF~0 at LCCOMB_X17_Y10_N10
JB1L5 = (A1L121 & (GB1L9 & (GB1L6 & L1_FIFOFULL)));


--JB1L10 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X17_Y10_N22
JB1L10 = (GB1L6 & (GB1L9 & (A1L121 & JB1_INT)));


--JB1L8 is registers:u_registers|registers_istr:u_registers_istr|INT_F~0 at LCCOMB_X17_Y10_N6
JB1L8 = (A1L121 & (GB1L9 & (GB1L6 & INTA)));


--D1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at LCFF_X10_Y10_N25
D1_BRIDGEOUT = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , S1L6,  ,  , VCC);


--CB1L76 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0 at LCCOMB_X12_Y7_N6
CB1L76 = (D1_BRIDGEOUT & ((P4_q_b[7]))) # (!D1_BRIDGEOUT & (P2_q_b[7]));


--S1L23 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0 at LCCOMB_X14_Y7_N30
S1L23 = (D1_STATE[0] & (!D1_STATE[3] & (D1_STATE[2] $ (!D1_STATE[1]))));


--S1L25 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1 at LCCOMB_X14_Y7_N12
S1L25 = (S1L24 & (!D1_STATE[4] & S1L23));


--S1L26 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2 at LCCOMB_X13_Y9_N8
S1L26 = (D1_STATE[3] & (((S1L14 & !D1_STATE[1])))) # (!D1_STATE[3] & ((S1L58) # ((S1L14 & !D1_STATE[1]))));


--S1L27 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~3 at LCCOMB_X13_Y9_N28
S1L27 = (S1L25) # (((S1L26 & !_STERM)) # (!S1L30));


--CB1L77 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1 at LCCOMB_X10_Y10_N18
CB1L77 = (D1_BRIDGEOUT & (P4_q_b[6])) # (!D1_BRIDGEOUT & ((P2_q_b[6])));


--CB1L78 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2 at LCCOMB_X12_Y7_N22
CB1L78 = (D1_BRIDGEOUT & (P4_q_b[5])) # (!D1_BRIDGEOUT & ((P2_q_b[5])));


--CB1L79 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3 at LCCOMB_X12_Y10_N22
CB1L79 = (D1_BRIDGEOUT & (P4_q_b[4])) # (!D1_BRIDGEOUT & ((P2_q_b[4])));


--CB1L80 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4 at LCCOMB_X10_Y10_N2
CB1L80 = (D1_BRIDGEOUT & (P4_q_b[3])) # (!D1_BRIDGEOUT & ((P2_q_b[3])));


--CB1L81 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5 at LCCOMB_X10_Y10_N30
CB1L81 = (D1_BRIDGEOUT & (P4_q_b[2])) # (!D1_BRIDGEOUT & ((P2_q_b[2])));


--CB1L82 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6 at LCCOMB_X12_Y10_N30
CB1L82 = (D1_BRIDGEOUT & (P4_q_b[1])) # (!D1_BRIDGEOUT & ((P2_q_b[1])));


--CB1L83 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7 at LCCOMB_X12_Y10_N26
CB1L83 = (D1_BRIDGEOUT & (P4_q_b[0])) # (!D1_BRIDGEOUT & ((P2_q_b[0])));


--CB1L84 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8 at LCCOMB_X10_Y8_N16
CB1L84 = (D1_BRIDGEOUT & ((P3_q_b[7]))) # (!D1_BRIDGEOUT & (P1_q_b[7]));


--CB1L85 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9 at LCCOMB_X10_Y8_N6
CB1L85 = (D1_BRIDGEOUT & ((P3_q_b[6]))) # (!D1_BRIDGEOUT & (P1_q_b[6]));


--CB1L86 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10 at LCCOMB_X12_Y8_N26
CB1L86 = (D1_BRIDGEOUT & (P3_q_b[5])) # (!D1_BRIDGEOUT & ((P1_q_b[5])));


--CB1L87 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11 at LCCOMB_X10_Y8_N10
CB1L87 = (D1_BRIDGEOUT & (P3_q_b[4])) # (!D1_BRIDGEOUT & ((P1_q_b[4])));


--CB1L88 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12 at LCCOMB_X10_Y8_N26
CB1L88 = (D1_BRIDGEOUT & ((P3_q_b[3]))) # (!D1_BRIDGEOUT & (P1_q_b[3]));


--CB1L89 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13 at LCCOMB_X10_Y8_N22
CB1L89 = (D1_BRIDGEOUT & (P3_q_b[2])) # (!D1_BRIDGEOUT & ((P1_q_b[2])));


--CB1L90 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14 at LCCOMB_X12_Y8_N4
CB1L90 = (D1_BRIDGEOUT & ((P3_q_b[1]))) # (!D1_BRIDGEOUT & (P1_q_b[1]));


--CB1L91 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15 at LCCOMB_X12_Y8_N30
CB1L91 = (D1_BRIDGEOUT & (P3_q_b[0])) # (!D1_BRIDGEOUT & ((P1_q_b[0])));


--S1L46 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1 at LCCOMB_X15_Y8_N6
S1L46 = (!D1_DSACK_LATCHED_[0] & (!D1_DSACK_LATCHED_[1] & ((R1L9) # (R1L14))));


--S1L8 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0 at LCCOMB_X15_Y8_N30
S1L8 = (S1L46) # ((R1L18) # ((R1L11 & S1L12)));


--S1L9 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0 at LCCOMB_X15_Y9_N20
S1L9 = (_STERM & (!S1L8)) # (!_STERM & (((!R1L10 & S1L45))));


--S1L48 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1 at LCCOMB_X17_Y9_N28
S1L48 = (!R1L17 & (S1L43 & (!R1L22 & !R1L20)));


--S1L10 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1 at LCCOMB_X14_Y9_N10
S1L10 = ((U1L5) # ((R1L12) # (!S1L9))) # (!S1L48);


--AB1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector28~0 at LCCOMB_X18_Y7_N20
AB1L24 = (AB1_state_reg.s6) # ((AB1_state_reg.s17) # ((AB1_state_reg.s26) # (AB1L15)));


--AB1_WideOr22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22 at LCCOMB_X20_Y8_N6
AB1_WideOr22 = (AB1_state_reg.s2) # ((AB1_state_reg.s18) # ((AB1_state_reg.s28) # (AB1_state_reg.s1)));


--LLW is LLW at LCFF_X17_Y9_N1
LLW = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123),  ,  ,  , D1_PLLW,  ,  , VCC);


--N1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X17_Y9_N0
N1_LLWS = (LLW) # ((FB1L1 & (F1_DACK_o & F1_RE_o)));


--D1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at LCFF_X18_Y9_N9
D1_BRIDGEIN = DFFEAS(S1_nBRIDGEIN_d, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--BB1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at LCFF_X12_Y9_N7
BB1_UD_LATCH[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L44,  ,  , VCC);


--D1_DIEL is CPU_SM:u_CPU_SM|DIEL at LCFF_X13_Y9_N19
D1_DIEL = DFFEAS(S1L11, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--G1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X10_Y9_N28
G1_bDIEL = (F1_CPU2S_o) # (D1_DIEL);


--BB1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0 at LCCOMB_X12_Y9_N6
BB1L1 = (G1_bDIEL & (A1L12)) # (!G1_bDIEL & (((BB1_UD_LATCH[0] & D1_BRIDGEIN))));


--F1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at LCFF_X19_Y8_N13
F1_S2F_o = DFFEAS(AB1L23, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--G1L3 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X12_Y9_N0
G1L3 = (F1_S2F_o & (A1L97)) # (!F1_S2F_o & ((BB1L1)));


--M1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at LCFF_X18_Y10_N9
M1_COUNT[0] = DFFEAS(M1L3, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--M1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at LCFF_X18_Y10_N11
M1_COUNT[1] = DFFEAS(M1L5, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--M1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at LCFF_X18_Y10_N7
M1_COUNT[2] = DFFEAS(M1L8, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--M2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at LCFF_X14_Y8_N25
M2_COUNT[0] = DFFEAS(M2L3, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--M2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at LCFF_X14_Y8_N23
M2_COUNT[1] = DFFEAS(M2L5, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--M2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at LCFF_X14_Y8_N29
M2_COUNT[2] = DFFEAS(M2L8, GLOBAL(Z1L6), HB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--LHW is LHW at LCFF_X17_Y9_N17
LHW = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L123),  ,  ,  , D1_PLHW,  ,  , VCC);


--N1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0 at LCCOMB_X17_Y9_N12
N1L2 = (F1_RE_o & F1_DACK_o);


--N1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X17_Y9_N22
N1_UMWS = (LHW) # ((!K1_PTR[1] & (K1_PTR[0] & N1L2)));


--G1L27 is datapath:u_datapath|FIFO_ID[16]~1 at LCCOMB_X12_Y9_N20
G1L27 = (F1_S2F_o & (A1L97)) # (!F1_S2F_o & (((D1_DIEH & A1L44))));


--N1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X17_Y9_N6
N1_LMWS = (LLW) # ((N1L2 & (!K1_PTR[0] & K1_PTR[1])));


--G1L11 is datapath:u_datapath|FIFO_ID[8]~2 at LCCOMB_X12_Y9_N26
G1L11 = (F1_S2F_o & (A1L97)) # (!F1_S2F_o & (((G1_bDIEL & A1L28))));


--BB1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8] at LCFF_X12_Y9_N19
BB1_UD_LATCH[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L60,  ,  , VCC);


--BB1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~1 at LCCOMB_X10_Y9_N22
BB1L8 = (!D1_DIEL & (!F1_CPU2S_o & D1_BRIDGEIN));


--G1L12 is datapath:u_datapath|FIFO_ID[8]~3 at LCCOMB_X12_Y9_N18
G1L12 = (G1L11) # ((BB1L8 & (BB1_UD_LATCH[8] & !F1_S2F_o)));


--N1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X17_Y9_N16
N1_UUWS = (LHW) # ((N1L2 & (!K1_PTR[0] & !K1_PTR[1])));


--G1L35 is datapath:u_datapath|FIFO_ID[24]~4 at LCCOMB_X12_Y9_N16
G1L35 = (F1_S2F_o & (((A1L97)))) # (!F1_S2F_o & (D1_DIEH & (A1L60)));


--BB1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at LCFF_X12_Y9_N29
BB1_UD_LATCH[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L46,  ,  , VCC);


--BB1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2 at LCCOMB_X12_Y9_N28
BB1L2 = (G1_bDIEL & (A1L14)) # (!G1_bDIEL & (((BB1_UD_LATCH[1] & D1_BRIDGEIN))));


--G1L4 is datapath:u_datapath|FIFO_ID[1]~5 at LCCOMB_X12_Y9_N8
G1L4 = (F1_S2F_o & (A1L99)) # (!F1_S2F_o & ((BB1L2)));


--G1L28 is datapath:u_datapath|FIFO_ID[17]~6 at LCCOMB_X12_Y9_N4
G1L28 = (F1_S2F_o & (((A1L99)))) # (!F1_S2F_o & (A1L46 & (D1_DIEH)));


--G1L13 is datapath:u_datapath|FIFO_ID[9]~7 at LCCOMB_X9_Y9_N14
G1L13 = (F1_S2F_o & (A1L99)) # (!F1_S2F_o & (((A1L30 & G1_bDIEL))));


--BB1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9] at LCFF_X12_Y9_N11
BB1_UD_LATCH[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L62,  ,  , VCC);


--G1L14 is datapath:u_datapath|FIFO_ID[9]~8 at LCCOMB_X12_Y9_N10
G1L14 = (G1L13) # ((BB1L8 & (BB1_UD_LATCH[9] & !F1_S2F_o)));


--G1L36 is datapath:u_datapath|FIFO_ID[25]~9 at LCCOMB_X12_Y9_N2
G1L36 = (F1_S2F_o & (A1L99)) # (!F1_S2F_o & (((A1L62 & D1_DIEH))));


--BB1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at LCFF_X12_Y9_N25
BB1_UD_LATCH[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L48,  ,  , VCC);


--BB1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~3 at LCCOMB_X12_Y9_N24
BB1L3 = (G1_bDIEL & (A1L16)) # (!G1_bDIEL & (((BB1_UD_LATCH[2] & D1_BRIDGEIN))));


--G1L5 is datapath:u_datapath|FIFO_ID[2]~10 at LCCOMB_X12_Y8_N12
G1L5 = (F1_S2F_o & (A1L101)) # (!F1_S2F_o & ((BB1L3)));


--G1L29 is datapath:u_datapath|FIFO_ID[18]~11 at LCCOMB_X12_Y8_N18
G1L29 = (F1_S2F_o & (((A1L101)))) # (!F1_S2F_o & (D1_DIEH & ((A1L48))));


--G1L15 is datapath:u_datapath|FIFO_ID[10]~12 at LCCOMB_X12_Y8_N0
G1L15 = (F1_S2F_o & (((A1L101)))) # (!F1_S2F_o & (G1_bDIEL & ((A1L32))));


--BB1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10] at LCFF_X12_Y9_N13
BB1_UD_LATCH[10] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L64,  ,  , VCC);


--G1L16 is datapath:u_datapath|FIFO_ID[10]~13 at LCCOMB_X12_Y9_N12
G1L16 = (G1L15) # ((!F1_S2F_o & (BB1L8 & BB1_UD_LATCH[10])));


--G1L37 is datapath:u_datapath|FIFO_ID[26]~14 at LCCOMB_X12_Y8_N8
G1L37 = (F1_S2F_o & (((A1L101)))) # (!F1_S2F_o & (D1_DIEH & ((A1L64))));


--BB1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at LCFF_X9_Y9_N25
BB1_UD_LATCH[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L50,  ,  , VCC);


--BB1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~4 at LCCOMB_X9_Y9_N24
BB1L4 = (G1_bDIEL & (((A1L18)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((BB1_UD_LATCH[3]))));


--G1L6 is datapath:u_datapath|FIFO_ID[3]~15 at LCCOMB_X10_Y8_N4
G1L6 = (F1_S2F_o & ((A1L103))) # (!F1_S2F_o & (BB1L4));


--G1L30 is datapath:u_datapath|FIFO_ID[19]~16 at LCCOMB_X10_Y8_N18
G1L30 = (F1_S2F_o & (((A1L103)))) # (!F1_S2F_o & (A1L50 & ((D1_DIEH))));


--G1L17 is datapath:u_datapath|FIFO_ID[11]~17 at LCCOMB_X10_Y8_N0
G1L17 = (F1_S2F_o & (((A1L103)))) # (!F1_S2F_o & (G1_bDIEL & ((A1L34))));


--BB1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11] at LCFF_X10_Y9_N3
BB1_UD_LATCH[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L66,  ,  , VCC);


--G1L18 is datapath:u_datapath|FIFO_ID[11]~18 at LCCOMB_X10_Y9_N2
G1L18 = (G1L17) # ((!F1_S2F_o & (BB1_UD_LATCH[11] & BB1L8)));


--G1L38 is datapath:u_datapath|FIFO_ID[27]~19 at LCCOMB_X10_Y8_N24
G1L38 = (F1_S2F_o & (((A1L103)))) # (!F1_S2F_o & (A1L66 & ((D1_DIEH))));


--BB1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at LCFF_X10_Y9_N7
BB1_UD_LATCH[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L52,  ,  , VCC);


--BB1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~5 at LCCOMB_X10_Y9_N6
BB1L5 = (G1_bDIEL & (A1L20)) # (!G1_bDIEL & (((BB1_UD_LATCH[4] & D1_BRIDGEIN))));


--G1L7 is datapath:u_datapath|FIFO_ID[4]~20 at LCCOMB_X10_Y9_N24
G1L7 = (F1_S2F_o & (A1L105)) # (!F1_S2F_o & ((BB1L5)));


--G1L31 is datapath:u_datapath|FIFO_ID[20]~21 at LCCOMB_X10_Y9_N30
G1L31 = (F1_S2F_o & (((A1L105)))) # (!F1_S2F_o & (D1_DIEH & (A1L52)));


--G1L19 is datapath:u_datapath|FIFO_ID[12]~22 at LCCOMB_X10_Y9_N10
G1L19 = (F1_S2F_o & (((A1L105)))) # (!F1_S2F_o & (A1L36 & (G1_bDIEL)));


--BB1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12] at LCFF_X10_Y9_N15
BB1_UD_LATCH[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L68,  ,  , VCC);


--G1L20 is datapath:u_datapath|FIFO_ID[12]~23 at LCCOMB_X10_Y9_N14
G1L20 = (G1L19) # ((!F1_S2F_o & (BB1_UD_LATCH[12] & BB1L8)));


--G1L39 is datapath:u_datapath|FIFO_ID[28]~24 at LCCOMB_X10_Y9_N18
G1L39 = (F1_S2F_o & (A1L105)) # (!F1_S2F_o & (((A1L68 & D1_DIEH))));


--BB1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at LCFF_X9_Y9_N27
BB1_UD_LATCH[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L54,  ,  , VCC);


--BB1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~6 at LCCOMB_X9_Y9_N26
BB1L6 = (G1_bDIEL & (((A1L22)))) # (!G1_bDIEL & (D1_BRIDGEIN & (BB1_UD_LATCH[5])));


--G1L8 is datapath:u_datapath|FIFO_ID[5]~25 at LCCOMB_X9_Y9_N10
G1L8 = (F1_S2F_o & (A1L107)) # (!F1_S2F_o & ((BB1L6)));


--G1L32 is datapath:u_datapath|FIFO_ID[21]~26 at LCCOMB_X9_Y9_N18
G1L32 = (F1_S2F_o & (((A1L107)))) # (!F1_S2F_o & (A1L54 & ((D1_DIEH))));


--G1L21 is datapath:u_datapath|FIFO_ID[13]~27 at LCCOMB_X9_Y9_N22
G1L21 = (F1_S2F_o & (A1L107)) # (!F1_S2F_o & (((A1L38 & G1_bDIEL))));


--BB1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13] at LCFF_X9_Y9_N21
BB1_UD_LATCH[13] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L70,  ,  , VCC);


--G1L22 is datapath:u_datapath|FIFO_ID[13]~28 at LCCOMB_X9_Y9_N20
G1L22 = (G1L21) # ((!F1_S2F_o & (BB1_UD_LATCH[13] & BB1L8)));


--G1L40 is datapath:u_datapath|FIFO_ID[29]~29 at LCCOMB_X9_Y9_N6
G1L40 = (F1_S2F_o & (((A1L107)))) # (!F1_S2F_o & (D1_DIEH & ((A1L70))));


--BB1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at LCFF_X9_Y9_N3
BB1_UD_LATCH[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L56,  ,  , VCC);


--BB1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~7 at LCCOMB_X9_Y9_N2
BB1L7 = (G1_bDIEL & (((A1L24)))) # (!G1_bDIEL & (D1_BRIDGEIN & (BB1_UD_LATCH[6])));


--G1L9 is datapath:u_datapath|FIFO_ID[6]~30 at LCCOMB_X9_Y9_N0
G1L9 = (F1_S2F_o & (A1L109)) # (!F1_S2F_o & ((BB1L7)));


--G1L33 is datapath:u_datapath|FIFO_ID[22]~31 at LCCOMB_X9_Y9_N30
G1L33 = (F1_S2F_o & (A1L109)) # (!F1_S2F_o & (((A1L56 & D1_DIEH))));


--G1L23 is datapath:u_datapath|FIFO_ID[14]~32 at LCCOMB_X9_Y9_N28
G1L23 = (F1_S2F_o & (((A1L109)))) # (!F1_S2F_o & (G1_bDIEL & (A1L40)));


--BB1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14] at LCFF_X9_Y9_N13
BB1_UD_LATCH[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L72,  ,  , VCC);


--G1L24 is datapath:u_datapath|FIFO_ID[14]~33 at LCCOMB_X9_Y9_N12
G1L24 = (G1L23) # ((!F1_S2F_o & (BB1_UD_LATCH[14] & BB1L8)));


--G1L41 is datapath:u_datapath|FIFO_ID[30]~34 at LCCOMB_X9_Y9_N16
G1L41 = (F1_S2F_o & (A1L109)) # (!F1_S2F_o & (((A1L72 & D1_DIEH))));


--BB1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at LCFF_X10_Y9_N27
BB1_UD_LATCH[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L58,  ,  , VCC);


--BB1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~8 at LCCOMB_X10_Y9_N26
BB1L9 = (G1_bDIEL & (((A1L26)))) # (!G1_bDIEL & (D1_BRIDGEIN & ((BB1_UD_LATCH[7]))));


--G1L10 is datapath:u_datapath|FIFO_ID[7]~35 at LCCOMB_X10_Y9_N8
G1L10 = (F1_S2F_o & (A1L111)) # (!F1_S2F_o & ((BB1L9)));


--G1L34 is datapath:u_datapath|FIFO_ID[23]~36 at LCCOMB_X10_Y9_N4
G1L34 = (F1_S2F_o & (A1L111)) # (!F1_S2F_o & (((A1L58 & D1_DIEH))));


--G1L25 is datapath:u_datapath|FIFO_ID[15]~37 at LCCOMB_X10_Y9_N16
G1L25 = (F1_S2F_o & (A1L111)) # (!F1_S2F_o & (((A1L42 & G1_bDIEL))));


--BB1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15] at LCFF_X10_Y9_N1
BB1_UD_LATCH[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Z1L4),  ,  , !DS_O_, A1L74,  ,  , VCC);


--G1L26 is datapath:u_datapath|FIFO_ID[15]~38 at LCCOMB_X10_Y9_N0
G1L26 = (G1L25) # ((!F1_S2F_o & (BB1_UD_LATCH[15] & BB1L8)));


--G1L42 is datapath:u_datapath|FIFO_ID[31]~39 at LCCOMB_X10_Y9_N12
G1L42 = (F1_S2F_o & (A1L111)) # (!F1_S2F_o & (((A1L74 & D1_DIEH))));


--S1L39 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2 at LCCOMB_X15_Y9_N24
S1L39 = (R1L18) # ((D1_nDSACK & ((R1L9) # (R1L14))));


--S1L40 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3 at LCCOMB_X15_Y9_N16
S1L40 = (S1L39) # (((S1L37 & D1_nDSACK)) # (!T1L8));


--S1L57 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~5 at LCCOMB_X15_Y8_N22
S1L57 = (!D1_DSACK_LATCHED_[1] & (R1L12 & !D1_DSACK_LATCHED_[0]));


--S1L41 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0 at LCCOMB_X15_Y9_N0
S1L41 = ((S1L57) # ((S1L40 & _STERM))) # (!S1L48);


--S1L42 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1 at LCCOMB_X13_Y9_N0
S1L42 = (((S1L41) # (S1L18)) # (!W1L9)) # (!S1L56);


--S1L4 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0 at LCCOMB_X13_Y8_N26
S1L4 = (!D1_STATE[2] & (D1_STATE[0] & (D1_STATE[4] $ (D1_STATE[1]))));


--S1L5 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0 at LCCOMB_X13_Y8_N16
S1L5 = (_STERM & (S1L17)) # (!_STERM & (((!D1_STATE[3] & S1L4))));


--S1L22 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10 at LCCOMB_X14_Y7_N24
S1L22 = (S1L14 & D1_STATE[1]);


--S1L6 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1 at LCCOMB_X14_Y7_N4
S1L6 = (S1L18) # ((S1L5) # ((S1L22 & S1L24)));


--D1_PLLW is CPU_SM:u_CPU_SM|PLLW at LCFF_X17_Y9_N21
D1_PLLW = DFFEAS(S1L51, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--S1_nBRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d at LCCOMB_X18_Y9_N8
S1_nBRIDGEIN_d = ((R1L20) # ((R1L7) # (R1L16))) # (!T1L4);


--S1L11 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0 at LCCOMB_X13_Y9_N18
S1L11 = ((S1L34) # ((R1L22) # (!S1L43))) # (!S1L9);


--AB1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector27~0 at LCCOMB_X19_Y8_N12
AB1L23 = (AB1_state_reg.s12) # (!AB1L6);


--D1_INCNI is CPU_SM:u_CPU_SM|INCNI at LCFF_X18_Y7_N13
D1_INCNI = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4), F1_CRESET_,  ,  , S1L21,  ,  , VCC);


--F1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at LCFF_X19_Y8_N7
F1_INCNI_o = DFFEAS(AB1L25, GLOBAL(Z1L4),  ,  ,  ,  ,  ,  ,  );


--M1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~0 at LCCOMB_X18_Y10_N8
M1L3 = M1_COUNT[0] $ (((D1_INCNI) # (F1_INCNI_o)));


--M1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X18_Y10_N10
M1L5 = M1_COUNT[1] $ (((M1_COUNT[0] & ((D1_INCNI) # (F1_INCNI_o)))));


--M1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X18_Y10_N24
M1L7 = (!M1_COUNT[0]) # (!M1_COUNT[1]);


--M1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~3 at LCCOMB_X18_Y10_N6
M1L8 = M1_COUNT[2] $ (((!M1L7 & ((F1_INCNI_o) # (D1_INCNI)))));


--D1_INCNO is CPU_SM:u_CPU_SM|INCNO at LCFF_X14_Y8_N1
D1_INCNO = DFFEAS(S1L33, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at LCFF_X19_Y8_N21
F1_INCNO_o = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Z1L4),  ,  ,  , AB1L17,  ,  , VCC);


--M2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~0 at LCCOMB_X14_Y8_N24
M2L3 = M2_COUNT[0] $ (((D1_INCNO) # (F1_INCNO_o)));


--M2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~1 at LCCOMB_X14_Y8_N22
M2L5 = M2_COUNT[1] $ (((M2_COUNT[0] & ((D1_INCNO) # (F1_INCNO_o)))));


--M2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X14_Y8_N6
M2L7 = (!M2_COUNT[0]) # (!M2_COUNT[1]);


--M2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3 at LCCOMB_X14_Y8_N28
M2L8 = M2_COUNT[2] $ (((!M2L7 & ((D1_INCNO) # (F1_INCNO_o)))));


--D1_PLHW is CPU_SM:u_CPU_SM|PLHW at LCFF_X17_Y9_N25
D1_PLHW = DFFEAS(S1L44, GLOBAL(Z1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--S1L49 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2 at LCCOMB_X15_Y8_N0
S1L49 = (_STERM & ((R1L18) # ((S1L12 & R1L11))));


--S1L50 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3 at LCCOMB_X15_Y8_N16
S1L50 = (S1L49) # (((S1L46 & _STERM)) # (!S1L47));


--S1L51 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4 at LCCOMB_X17_Y9_N20
S1L51 = (S1L50) # (((X1L2 & _STERM)) # (!S1L48));


--AB1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~0 at LCCOMB_X19_Y8_N6
AB1L25 = (L1_FIFOFULL & ((AB1_state_reg.s24) # ((AB1_state_reg.s12 & FB1L1)))) # (!L1_FIFOFULL & (AB1_state_reg.s12 & (FB1L1)));


--AB1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~0 at LCCOMB_X20_Y8_N12
AB1L17 = (FB1L1 & ((AB1_state_reg.s1) # ((AB1_state_reg.s24 & L1_FIFOFULL)))) # (!FB1L1 & (((AB1_state_reg.s24 & L1_FIFOFULL))));


--S1L44 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1 at LCCOMB_X17_Y9_N24
S1L44 = ((_STERM & ((S1L38) # (R1L18)))) # (!S1L43);


--S1L69 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~4 at LCCOMB_X18_Y8_N8
S1L69 = (D1_STATE[1] & (S1L19)) # (!D1_STATE[1] & (((S1L20 & !D1_STATE[4]))));


--R1L16 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~26 at LCCOMB_X18_Y9_N10
R1L16 = (D1_STATE[1] & (!D1_STATE[0] & D1_STATE[2]));


--D1L3 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X20_Y8_N26
D1L3 = !_BG;


--K1L2 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B~0 at LCCOMB_X13_Y10_N28
K1L2 = !A1L62;


--A1L8 is AS_O_~0 at LCCOMB_X12_Y7_N16
A1L8 = !D1_PAS;


--A1L87 is DS_O_~0 at LCCOMB_X17_Y9_N8
A1L87 = !D1_PDS;


--A1L121 is R_W_IO~0 at PIN_69
--operation mode is bidir

A1L121 = R_W_IO;

--R_W_IO is R_W_IO at PIN_69
--operation mode is bidir

R_W_IO_tri_out = TRI(!HB1_CNTR_O[1], D1_BGACK);
R_W_IO = BIDIR(R_W_IO_tri_out);


--A1L125 is _AS_IO~0 at PIN_72
--operation mode is bidir

A1L125 = _AS_IO;

--_AS_IO is _AS_IO at PIN_72
--operation mode is bidir

_AS_IO_tri_out = TRI(AS_O_, D1_BGACK);
_AS_IO = BIDIR(_AS_IO_tri_out);


--A1L136 is _DS_IO~0 at PIN_71
--operation mode is bidir

A1L136 = _DS_IO;

--_DS_IO is _DS_IO at PIN_71
--operation mode is bidir

_DS_IO_tri_out = TRI(DS_O_, D1_BGACK);
_DS_IO = BIDIR(_DS_IO_tri_out);


--A1L12 is DATA_IO[0]~0 at PIN_137
--operation mode is bidir

A1L12 = DATA_IO[0];

--DATA_IO[0] is DATA_IO[0] at PIN_137
--operation mode is bidir

DATA_IO[0]_tri_out = TRI(CB1L3, G1_DATA_OE_);
DATA_IO[0] = BIDIR(DATA_IO[0]_tri_out);


--A1L14 is DATA_IO[1]~1 at PIN_139
--operation mode is bidir

A1L14 = DATA_IO[1];

--DATA_IO[1] is DATA_IO[1] at PIN_139
--operation mode is bidir

DATA_IO[1]_tri_out = TRI(CB1L6, G1_DATA_OE_);
DATA_IO[1] = BIDIR(DATA_IO[1]_tri_out);


--A1L16 is DATA_IO[2]~2 at PIN_141
--operation mode is bidir

A1L16 = DATA_IO[2];

--DATA_IO[2] is DATA_IO[2] at PIN_141
--operation mode is bidir

DATA_IO[2]_tri_out = TRI(CB1L9, G1_DATA_OE_);
DATA_IO[2] = BIDIR(DATA_IO[2]_tri_out);


--A1L18 is DATA_IO[3]~3 at PIN_142
--operation mode is bidir

A1L18 = DATA_IO[3];

--DATA_IO[3] is DATA_IO[3] at PIN_142
--operation mode is bidir

DATA_IO[3]_tri_out = TRI(CB1L11, G1_DATA_OE_);
DATA_IO[3] = BIDIR(DATA_IO[3]_tri_out);


--A1L20 is DATA_IO[4]~4 at PIN_143
--operation mode is bidir

A1L20 = DATA_IO[4];

--DATA_IO[4] is DATA_IO[4] at PIN_143
--operation mode is bidir

DATA_IO[4]_tri_out = TRI(CB1L13, G1_DATA_OE_);
DATA_IO[4] = BIDIR(DATA_IO[4]_tri_out);


--A1L22 is DATA_IO[5]~5 at PIN_136
--operation mode is bidir

A1L22 = DATA_IO[5];

--DATA_IO[5] is DATA_IO[5] at PIN_136
--operation mode is bidir

DATA_IO[5]_tri_out = TRI(CB1L14, G1_DATA_OE_);
DATA_IO[5] = BIDIR(DATA_IO[5]_tri_out);


--A1L24 is DATA_IO[6]~6 at PIN_134
--operation mode is bidir

A1L24 = DATA_IO[6];

--DATA_IO[6] is DATA_IO[6] at PIN_134
--operation mode is bidir

DATA_IO[6]_tri_out = TRI(CB1L15, G1_DATA_OE_);
DATA_IO[6] = BIDIR(DATA_IO[6]_tri_out);


--A1L26 is DATA_IO[7]~7 at PIN_135
--operation mode is bidir

A1L26 = DATA_IO[7];

--DATA_IO[7] is DATA_IO[7] at PIN_135
--operation mode is bidir

DATA_IO[7]_tri_out = TRI(CB1L16, G1_DATA_OE_);
DATA_IO[7] = BIDIR(DATA_IO[7]_tri_out);


--A1L28 is DATA_IO[8]~8 at PIN_133
--operation mode is bidir

A1L28 = DATA_IO[8];

--DATA_IO[8] is DATA_IO[8] at PIN_133
--operation mode is bidir

DATA_IO[8]_tri_out = TRI(CB1L18, G1_DATA_OE_);
DATA_IO[8] = BIDIR(DATA_IO[8]_tri_out);


--A1L30 is DATA_IO[9]~9 at PIN_132
--operation mode is bidir

A1L30 = DATA_IO[9];

--DATA_IO[9] is DATA_IO[9] at PIN_132
--operation mode is bidir

DATA_IO[9]_tri_out = TRI(CB1L19, G1_DATA_OE_);
DATA_IO[9] = BIDIR(DATA_IO[9]_tri_out);


--A1L32 is DATA_IO[10]~10 at PIN_126
--operation mode is bidir

A1L32 = DATA_IO[10];

--DATA_IO[10] is DATA_IO[10] at PIN_126
--operation mode is bidir

DATA_IO[10]_tri_out = TRI(CB1L20, G1_DATA_OE_);
DATA_IO[10] = BIDIR(DATA_IO[10]_tri_out);


--A1L34 is DATA_IO[11]~11 at PIN_122
--operation mode is bidir

A1L34 = DATA_IO[11];

--DATA_IO[11] is DATA_IO[11] at PIN_122
--operation mode is bidir

DATA_IO[11]_tri_out = TRI(CB1L21, G1_DATA_OE_);
DATA_IO[11] = BIDIR(DATA_IO[11]_tri_out);


--A1L36 is DATA_IO[12]~12 at PIN_129
--operation mode is bidir

A1L36 = DATA_IO[12];

--DATA_IO[12] is DATA_IO[12] at PIN_129
--operation mode is bidir

DATA_IO[12]_tri_out = TRI(CB1L22, G1_DATA_OE_);
DATA_IO[12] = BIDIR(DATA_IO[12]_tri_out);


--A1L38 is DATA_IO[13]~13 at PIN_121
--operation mode is bidir

A1L38 = DATA_IO[13];

--DATA_IO[13] is DATA_IO[13] at PIN_121
--operation mode is bidir

DATA_IO[13]_tri_out = TRI(CB1L23, G1_DATA_OE_);
DATA_IO[13] = BIDIR(DATA_IO[13]_tri_out);


--A1L40 is DATA_IO[14]~14 at PIN_125
--operation mode is bidir

A1L40 = DATA_IO[14];

--DATA_IO[14] is DATA_IO[14] at PIN_125
--operation mode is bidir

DATA_IO[14]_tri_out = TRI(CB1L24, G1_DATA_OE_);
DATA_IO[14] = BIDIR(DATA_IO[14]_tri_out);


--A1L42 is DATA_IO[15]~15 at PIN_120
--operation mode is bidir

A1L42 = DATA_IO[15];

--DATA_IO[15] is DATA_IO[15] at PIN_120
--operation mode is bidir

DATA_IO[15]_tri_out = TRI(CB1L25, G1_DATA_OE_);
DATA_IO[15] = BIDIR(DATA_IO[15]_tri_out);


--A1L44 is DATA_IO[16]~16 at PIN_118
--operation mode is bidir

A1L44 = DATA_IO[16];

--DATA_IO[16] is DATA_IO[16] at PIN_118
--operation mode is bidir

DATA_IO[16]_tri_out = TRI(CB1L26, G1_DATA_OE_);
DATA_IO[16] = BIDIR(DATA_IO[16]_tri_out);


--A1L46 is DATA_IO[17]~17 at PIN_119
--operation mode is bidir

A1L46 = DATA_IO[17];

--DATA_IO[17] is DATA_IO[17] at PIN_119
--operation mode is bidir

DATA_IO[17]_tri_out = TRI(CB1L27, G1_DATA_OE_);
DATA_IO[17] = BIDIR(DATA_IO[17]_tri_out);


--A1L48 is DATA_IO[18]~18 at PIN_114
--operation mode is bidir

A1L48 = DATA_IO[18];

--DATA_IO[18] is DATA_IO[18] at PIN_114
--operation mode is bidir

DATA_IO[18]_tri_out = TRI(CB1L28, G1_DATA_OE_);
DATA_IO[18] = BIDIR(DATA_IO[18]_tri_out);


--A1L50 is DATA_IO[19]~19 at PIN_115
--operation mode is bidir

A1L50 = DATA_IO[19];

--DATA_IO[19] is DATA_IO[19] at PIN_115
--operation mode is bidir

DATA_IO[19]_tri_out = TRI(CB1L29, G1_DATA_OE_);
DATA_IO[19] = BIDIR(DATA_IO[19]_tri_out);


--A1L52 is DATA_IO[20]~20 at PIN_112
--operation mode is bidir

A1L52 = DATA_IO[20];

--DATA_IO[20] is DATA_IO[20] at PIN_112
--operation mode is bidir

DATA_IO[20]_tri_out = TRI(CB1L30, G1_DATA_OE_);
DATA_IO[20] = BIDIR(DATA_IO[20]_tri_out);


--A1L54 is DATA_IO[21]~21 at PIN_113
--operation mode is bidir

A1L54 = DATA_IO[21];

--DATA_IO[21] is DATA_IO[21] at PIN_113
--operation mode is bidir

DATA_IO[21]_tri_out = TRI(CB1L31, G1_DATA_OE_);
DATA_IO[21] = BIDIR(DATA_IO[21]_tri_out);


--A1L56 is DATA_IO[22]~22 at PIN_104
--operation mode is bidir

A1L56 = DATA_IO[22];

--DATA_IO[22] is DATA_IO[22] at PIN_104
--operation mode is bidir

DATA_IO[22]_tri_out = TRI(CB1L32, G1_DATA_OE_);
DATA_IO[22] = BIDIR(DATA_IO[22]_tri_out);


--A1L58 is DATA_IO[23]~23 at PIN_103
--operation mode is bidir

A1L58 = DATA_IO[23];

--DATA_IO[23] is DATA_IO[23] at PIN_103
--operation mode is bidir

DATA_IO[23]_tri_out = TRI(CB1L33, G1_DATA_OE_);
DATA_IO[23] = BIDIR(DATA_IO[23]_tri_out);


--A1L60 is DATA_IO[24]~24 at PIN_4
--operation mode is bidir

A1L60 = DATA_IO[24];

--DATA_IO[24] is DATA_IO[24] at PIN_4
--operation mode is bidir

DATA_IO[24]_tri_out = TRI(CB1L34, G1_DATA_OE_);
DATA_IO[24] = BIDIR(DATA_IO[24]_tri_out);


--A1L62 is DATA_IO[25]~25 at PIN_8
--operation mode is bidir

A1L62 = DATA_IO[25];

--DATA_IO[25] is DATA_IO[25] at PIN_8
--operation mode is bidir

DATA_IO[25]_tri_out = TRI(CB1L35, G1_DATA_OE_);
DATA_IO[25] = BIDIR(DATA_IO[25]_tri_out);


--A1L64 is DATA_IO[26]~26 at PIN_57
--operation mode is bidir

A1L64 = DATA_IO[26];

--DATA_IO[26] is DATA_IO[26] at PIN_57
--operation mode is bidir

DATA_IO[26]_tri_out = TRI(CB1L36, G1_DATA_OE_);
DATA_IO[26] = BIDIR(DATA_IO[26]_tri_out);


--A1L66 is DATA_IO[27]~27 at PIN_52
--operation mode is bidir

A1L66 = DATA_IO[27];

--DATA_IO[27] is DATA_IO[27] at PIN_52
--operation mode is bidir

DATA_IO[27]_tri_out = TRI(CB1L37, G1_DATA_OE_);
DATA_IO[27] = BIDIR(DATA_IO[27]_tri_out);


--A1L68 is DATA_IO[28]~28 at PIN_58
--operation mode is bidir

A1L68 = DATA_IO[28];

--DATA_IO[28] is DATA_IO[28] at PIN_58
--operation mode is bidir

DATA_IO[28]_tri_out = TRI(CB1L38, G1_DATA_OE_);
DATA_IO[28] = BIDIR(DATA_IO[28]_tri_out);


--A1L70 is DATA_IO[29]~29 at PIN_25
--operation mode is bidir

A1L70 = DATA_IO[29];

--DATA_IO[29] is DATA_IO[29] at PIN_25
--operation mode is bidir

DATA_IO[29]_tri_out = TRI(CB1L39, G1_DATA_OE_);
DATA_IO[29] = BIDIR(DATA_IO[29]_tri_out);


--A1L72 is DATA_IO[30]~30 at PIN_24
--operation mode is bidir

A1L72 = DATA_IO[30];

--DATA_IO[30] is DATA_IO[30] at PIN_24
--operation mode is bidir

DATA_IO[30]_tri_out = TRI(CB1L40, G1_DATA_OE_);
DATA_IO[30] = BIDIR(DATA_IO[30]_tri_out);


--A1L74 is DATA_IO[31]~31 at PIN_27
--operation mode is bidir

A1L74 = DATA_IO[31];

--DATA_IO[31] is DATA_IO[31] at PIN_27
--operation mode is bidir

DATA_IO[31]_tri_out = TRI(CB1L41, G1_DATA_OE_);
DATA_IO[31] = BIDIR(DATA_IO[31]_tri_out);


--A1L129 is _BGACK_IO~0 at PIN_75
--operation mode is bidir

A1L129 = _BGACK_IO;

--_BGACK_IO is _BGACK_IO at PIN_75
--operation mode is bidir

_BGACK_IO = BIDIR(OPNDRN(!D1_BGACK));


--A1L97 is PD_PORT[0]~0 at PIN_51
--operation mode is bidir

A1L97 = PD_PORT[0];

--PD_PORT[0] is PD_PORT[0] at PIN_51
--operation mode is bidir

PD_PORT[0]_tri_out = TRI(DB1L17, A1L140);
PD_PORT[0] = BIDIR(PD_PORT[0]_tri_out);


--A1L99 is PD_PORT[1]~1 at PIN_48
--operation mode is bidir

A1L99 = PD_PORT[1];

--PD_PORT[1] is PD_PORT[1] at PIN_48
--operation mode is bidir

PD_PORT[1]_tri_out = TRI(DB1L21, A1L140);
PD_PORT[1] = BIDIR(PD_PORT[1]_tri_out);


--A1L101 is PD_PORT[2]~2 at PIN_47
--operation mode is bidir

A1L101 = PD_PORT[2];

--PD_PORT[2] is PD_PORT[2] at PIN_47
--operation mode is bidir

PD_PORT[2]_tri_out = TRI(DB1L25, A1L140);
PD_PORT[2] = BIDIR(PD_PORT[2]_tri_out);


--A1L103 is PD_PORT[3]~3 at PIN_45
--operation mode is bidir

A1L103 = PD_PORT[3];

--PD_PORT[3] is PD_PORT[3] at PIN_45
--operation mode is bidir

PD_PORT[3]_tri_out = TRI(DB1L29, A1L140);
PD_PORT[3] = BIDIR(PD_PORT[3]_tri_out);


--A1L105 is PD_PORT[4]~4 at PIN_44
--operation mode is bidir

A1L105 = PD_PORT[4];

--PD_PORT[4] is PD_PORT[4] at PIN_44
--operation mode is bidir

PD_PORT[4]_tri_out = TRI(DB1L33, A1L140);
PD_PORT[4] = BIDIR(PD_PORT[4]_tri_out);


--A1L107 is PD_PORT[5]~5 at PIN_43
--operation mode is bidir

A1L107 = PD_PORT[5];

--PD_PORT[5] is PD_PORT[5] at PIN_43
--operation mode is bidir

PD_PORT[5]_tri_out = TRI(DB1L37, A1L140);
PD_PORT[5] = BIDIR(PD_PORT[5]_tri_out);


--A1L109 is PD_PORT[6]~6 at PIN_40
--operation mode is bidir

A1L109 = PD_PORT[6];

--PD_PORT[6] is PD_PORT[6] at PIN_40
--operation mode is bidir

PD_PORT[6]_tri_out = TRI(DB1L41, A1L140);
PD_PORT[6] = BIDIR(PD_PORT[6]_tri_out);


--A1L111 is PD_PORT[7]~7 at PIN_42
--operation mode is bidir

A1L111 = PD_PORT[7];

--PD_PORT[7] is PD_PORT[7] at PIN_42
--operation mode is bidir

PD_PORT[7]_tri_out = TRI(DB1L45, A1L140);
PD_PORT[7] = BIDIR(PD_PORT[7]_tri_out);


--PD_PORT[8] is PD_PORT[8] at PIN_41
--operation mode is bidir

PD_PORT[8]_tri_out = TRI(DB1L17, A1L140);
PD_PORT[8] = BIDIR(PD_PORT[8]_tri_out);


--PD_PORT[9] is PD_PORT[9] at PIN_31
--operation mode is bidir

PD_PORT[9]_tri_out = TRI(DB1L21, A1L140);
PD_PORT[9] = BIDIR(PD_PORT[9]_tri_out);


--PD_PORT[10] is PD_PORT[10] at PIN_32
--operation mode is bidir

PD_PORT[10]_tri_out = TRI(DB1L25, A1L140);
PD_PORT[10] = BIDIR(PD_PORT[10]_tri_out);


--PD_PORT[11] is PD_PORT[11] at PIN_28
--operation mode is bidir

PD_PORT[11]_tri_out = TRI(DB1L29, A1L140);
PD_PORT[11] = BIDIR(PD_PORT[11]_tri_out);


--PD_PORT[12] is PD_PORT[12] at PIN_30
--operation mode is bidir

PD_PORT[12]_tri_out = TRI(DB1L33, A1L140);
PD_PORT[12] = BIDIR(PD_PORT[12]_tri_out);


--PD_PORT[13] is PD_PORT[13] at PIN_67
--operation mode is bidir

PD_PORT[13]_tri_out = TRI(DB1L37, A1L140);
PD_PORT[13] = BIDIR(PD_PORT[13]_tri_out);


--PD_PORT[14] is PD_PORT[14] at PIN_65
--operation mode is bidir

PD_PORT[14]_tri_out = TRI(DB1L41, A1L140);
PD_PORT[14] = BIDIR(PD_PORT[14]_tri_out);


--PD_PORT[15] is PD_PORT[15] at PIN_26
--operation mode is bidir

PD_PORT[15]_tri_out = TRI(DB1L45, A1L140);
PD_PORT[15] = BIDIR(PD_PORT[15]_tri_out);


--INT is INT at PIN_64
--operation mode is output

INT = OUTPUT(JB1_INT);


--_SIZ1 is _SIZ1 at PIN_59
--operation mode is output

_SIZ1 = OUTPUT(A1L148);


--DSACK_O[0] is DSACK_O[0] at PIN_144
--operation mode is output

DSACK_O[0] = OUTPUT(!A1L83);


--DSACK_O[1] is DSACK_O[1] at PIN_74
--operation mode is output

DSACK_O[1] = OUTPUT(!A1L83);


--BR is BR at PIN_87
--operation mode is output

BR = OUTPUT(D1_BREQ);


--_DMAEN is _DMAEN at PIN_60
--operation mode is output

_DMAEN = OUTPUT(!D1_BGACK);


--_DACK is _DACK at PIN_79
--operation mode is output

_DACK = OUTPUT(!F1_DACK_o);


--_CSS is _CSS at PIN_80
--operation mode is output

_CSS = OUTPUT(!F1_SCSI_CS_o);


--_IOR is _IOR at PIN_86
--operation mode is output

_IOR = OUTPUT(!A1L138);


--_IOW is _IOW at PIN_81
--operation mode is output

_IOW = OUTPUT(!A1L140);


--_LED_RD is _LED_RD at PIN_7
--operation mode is output

_LED_RD = OUTPUT(A1L143);


--_LED_WR is _LED_WR at PIN_9
--operation mode is output

_LED_WR = OUTPUT(A1L145);


--_LED_DMA is _LED_DMA at PIN_3
--operation mode is output

_LED_DMA = OUTPUT(!D1_BGACK);


--OWN is OWN at PIN_70
--operation mode is output

OWN = OUTPUT(D1_BGACK);


--DATA_OE_ is DATA_OE_ at PIN_55
--operation mode is output

DATA_OE_ = OUTPUT(G1_DATA_OE_);


--PDATA_OE_ is PDATA_OE_ at PIN_63
--operation mode is output

PDATA_OE_ = OUTPUT(!A1L94);


--INTA is INTA at PIN_94
--operation mode is input

INTA = INPUT();


--_CS is _CS at PIN_92
--operation mode is input

_CS = INPUT();


--ADDR[3] is ADDR[3] at PIN_100
--operation mode is input

ADDR[3] = INPUT();


--ADDR[5] is ADDR[5] at PIN_99
--operation mode is input

ADDR[5] = INPUT();


--ADDR[6] is ADDR[6] at PIN_96
--operation mode is input

ADDR[6] = INPUT();


--ADDR[2] is ADDR[2] at PIN_97
--operation mode is input

ADDR[2] = INPUT();


--ADDR[4] is ADDR[4] at PIN_93
--operation mode is input

ADDR[4] = INPUT();


--_STERM is _STERM at PIN_91
--operation mode is input

_STERM = INPUT();


--DSACK_I_[1] is DSACK_I_[1] at PIN_90
--operation mode is input

DSACK_I_[1] = INPUT();


--_BERR is _BERR at PIN_53
--operation mode is input

_BERR = INPUT();


--DSACK_I_[0] is DSACK_I_[0] at PIN_89
--operation mode is input

DSACK_I_[0] = INPUT();


--_RST is _RST at PIN_73
--operation mode is input

_RST = INPUT();


--SCLK is SCLK at PIN_17
--operation mode is input

SCLK = INPUT();


--_BG is _BG at PIN_101
--operation mode is input

_BG = INPUT();


--_DREQ is _DREQ at PIN_88
--operation mode is input

_DREQ = INPUT();





--Z1L6 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2~clkctrl at CLKCTRL_G1
Z1L6 = cycloneii_clkctrl(.INCLK[0] = Z1__clk2) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--Z1L2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
Z1L2 = cycloneii_clkctrl(.INCLK[0] = Z1__clk0) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L123 is SCLK~clkctrl at CLKCTRL_G0
A1L123 = cycloneii_clkctrl(.INCLK[0] = SCLK) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--Z1L4 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl at CLKCTRL_G2
Z1L4 = cycloneii_clkctrl(.INCLK[0] = Z1__clk1) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--F1L6 is SCSI_SM:u_SCSI_SM|CRESET_~feeder at LCCOMB_X15_Y10_N10
F1L6 = Z1__locked;


--AB1L45 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12~feeder at LCCOMB_X20_Y8_N20
AB1L45 = AB1_state_reg.s20;


--AB1L52 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19~feeder at LCCOMB_X15_Y7_N0
AB1L52 = AB1_state_reg.s3;


--AB1L37 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3~feeder at LCCOMB_X18_Y7_N26
AB1L37 = AB1_state_reg.s30;


--AB1L40 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6~feeder at LCCOMB_X15_Y7_N28
AB1L40 = AB1_state_reg.s26;


--AB1L49 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17~feeder at LCCOMB_X18_Y7_N2
AB1L49 = AB1L15;


--F1L9 is SCSI_SM:u_SCSI_SM|F2S_o~feeder at LCCOMB_X19_Y8_N14
F1L9 = AB1_WideOr22;


--DB1L3 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~feeder at LCCOMB_X10_Y7_N28
DB1L3 = A1L97;


--DB1L7 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~feeder at LCCOMB_X10_Y8_N14
DB1L7 = A1L103;


--DB1L9 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder at LCCOMB_X10_Y7_N14
DB1L9 = A1L105;


--DB1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder at LCCOMB_X10_Y7_N18
DB1L11 = A1L107;


