[submodule "verilog-common"]
	path = verilog-common
	url = https://github.com/johnMamish/verilog-common
