(PCB M_dulo_de_potencia
 (parser
  (host_cad ARES)
  (host_version 8.0 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -68.20160 -5.47066 73.47160 56.90160))
  (boundary (path signal 0.20320 -68.10000 0.10000 68.00000 0.10000 68.00000 56.80000
   -68.10000 56.80000 -68.10000 0.10000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  1.27000)
  (grid wire 1.01600)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 1.14300)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-SIL10_COX" (place COX -11.44360 1.73420 front 0))
  (component "RLY-TEXTELL-A_RL1" (place RL1 -59.60940 27.89420 front -270))
  (component "RLY-TEXTELL-A_RL2" (place RL2 -42.54980 27.87840 front -270))
  (component "RLY-TEXTELL-A_RL3" (place RL3 -25.58080 27.85780 front -270))
  (component "RLY-TEXTELL-A_RL4" (place RL4 -8.57820 27.77840 front -270))
  (component "RLY-TEXTELL-A_RL5" (place RL5 8.45900 27.80540 front -270))
  (component "RLY-TEXTELL-A_RL6" (place RL6 25.42320 27.85780 front -270))
  (component "RLY-TEXTELL-A_RL7" (place RL7 42.34620 27.89280 front -270))
  (component "RLY-TEXTELL-A_RL8" (place RL8 59.34860 27.93240 front -270))
  (component RES40_R1 (place R1 -55.70700 7.20620 front -270))
  (component RES40_R2 (place R2 -38.90000 7.30000 front -270))
  (component RES40_R3 (place R3 -21.60000 7.20000 front -270))
  (component RES40_R4 (place R4 -4.70000 7.30000 front -270))
  (component RES40_R5 (place R5 12.30000 7.40000 front -270))
  (component RES40_R6 (place R6 29.31380 7.21740 front -270))
  (component RES40_R7 (place R7 46.18900 7.30160 front -270))
  (component RES40_R8 (place R8 63.36920 7.31740 front -270))
  (component "TBLOCK-M2_120 VAC" (place "120 VAC" -63.55420 14.02860 front -90))
  (component "TBLOCK-M2_L1" (place L1 -61.91680 52.68940 front 0))
  (component "TBLOCK-M2_L2" (place L2 -44.96920 52.54900 front 0))
  (component "TBLOCK-M2_L3" (place L3 -28.05000 52.54320 front 0))
  (component "TBLOCK-M2_L4" (place L4 -11.05000 52.54080 front 0))
  (component "TBLOCK-M2_L5" (place L5 5.85960 52.74180 front 0))
  (component "TBLOCK-M2_L6" (place L6 22.81680 52.54900 front 0))
  (component "TBLOCK-M2_L7" (place L7 39.89620 52.56580 front 0))
  (component "TBLOCK-M2_L8" (place L8 56.79620 52.59660 front 0))
  (component DIL04_U1 (place U1 -55.71660 21.27200 front -270))
  (component DIL04_U2 (place U2 -38.92400 21.34980 front -270))
  (component DIL04_U3 (place U3 -21.64300 21.30520 front -270))
  (component DIL04_U4 (place U4 -4.75600 21.10520 front -270))
  (component DIL04_U5 (place U5 12.25820 21.07500 front -270))
  (component DIL04_U6 (place U6 29.29940 21.07020 front -270))
  (component DIL04_U7 (place U7 46.10580 21.27800 front -270))
  (component DIL04_U8 (place U8 63.25960 21.37800 front -270))
 )
 (library
  (image "CONN-SIL10_COX" (side front)
   (outline (rect TOP -1.37160 -1.37160 24.23160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
  )
  (image "RLY-TEXTELL-A_RL1" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL2" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL3" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL4" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL5" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL6" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL7" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL8" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS1 (rotate 90) 0 4.00000 6.00000)
   (pin PS1 (rotate 90) 1 4.00000 -6.00000)
   (pin PS1 (rotate 90) 2 0.00000 0.00000)
   (pin PS1 (rotate 90) 3 18.00000 -6.00000)
   (pin PS1 (rotate 90) 4 18.00000 6.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "TBLOCK-M2_120 VAC" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L1" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L2" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L3" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L4" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L5" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L6" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L7" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_L8" (side front)
   (outline (rect TOP -2.64160 -3.91160 7.72160 3.91160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00380 0.00000)
  )
  (image DIL04_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U6 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U7 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (image DIL04_U8 (side front)
   (outline (rect TOP -1.37160 -0.63500 3.91160 8.25500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 2.54000 7.62000)
   (pin PS5 (rotate 0) 3 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R1-1 U1-0)
  )
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-1 U1-3)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R2-1 U2-0)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL2-1 U2-3)
  )
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R3-1 U3-0)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL3-1 U3-3)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R4-1 U4-0)
  )
  (net "#00008"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL4-1 U4-3)
  )
  (net "#00009"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R5-1 U5-0)
  )
  (net "#00010"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL5-1 U5-3)
  )
  (net "#00011"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R6-1 U6-0)
  )
  (net "#00012"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL6-1 U6-3)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R7-1 U7-0)
  )
  (net "#00014"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL7-1 U7-3)
  )
  (net "#00015"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R8-1 U8-0)
  )
  (net "#00016"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL8-1 U8-3)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-1 R1-0)
  )
  (net "#00018"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-2 R2-0)
  )
  (net "#00019"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-3 R3-0)
  )
  (net "#00020"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-4 R4-0)
  )
  (net "#00021"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-5 R5-0)
  )
  (net "#00022"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-6 R6-0)
  )
  (net "#00023"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-7 R7-0)
  )
  (net "#00024"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-8 R8-0)
  )
  (net "#00025"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-2 RL2-2 RL3-2 RL4-2 RL5-2 RL6-2 RL7-2 RL8-2 "120 VAC"-1)
  )
  (net "#00026"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL1-4 L1-0)
  )
  (net "#00027"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins COX-0 RL1-0 RL2-0 RL3-0 RL4-0 RL5-0 RL6-0 RL7-0 RL8-0)
  )
  (net "#00029"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL2-4 L2-0)
  )
  (net "#00031"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL3-4 L3-0)
  )
  (net "#00033"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL4-4 L4-0)
  )
  (net "#00035"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL5-4 L5-0)
  )
  (net "#00037"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL6-4 L6-0)
  )
  (net "#00039"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL7-4 L7-0)
  )
  (net "#00041"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RL8-4 L8-0)
  )
  (net "#00043"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "120 VAC"-0 L1-1 L2-1 L3-1 L4-1 L5-1 L6-1 L7-1 L8-1)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
    (pins COX-9 U1-1 U1-2 U2-1 U2-2 U3-1 U3-2 U4-1 U4-2 U5-1 U5-2 U6-1 U6-2 U7-1 U7-2
    U8-1 U8-2)
  )
  (class POWER
   "GND"
   (rule
    (width 1.14300)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "#00008"
   "#00009"
   "#00010"
   "#00011"
   "#00012"
   "#00013"
   "#00014"
   "#00015"
   "#00016"
   "#00017"
   "#00018"
   "#00019"
   "#00020"
   "#00021"
   "#00022"
   "#00023"
   "#00024"
   "#00025"
   "#00026"
   "#00027"
   "#00029"
   "#00031"
   "#00033"
   "#00035"
   "#00037"
   "#00039"
   "#00041"
   "#00043"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.14300)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
