0.6
2018.3
Dec  7 2018
00:33:28
D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sim_1/new/sim_main.vhd,1762693556,vhdl,,,,tb_main,,,,,,,,
D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd,1762555080,vhdl,,,,xfft_0,,,,,,,,
D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/FFT_IP_core_handler.vhd,1762562628,vhdl,,,,fft_ip_core_handler,,,,,,,,
D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd,1762693556,vhdl,,,,main,,,,,,,,
D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/uni_pro_type.vhd,1762435142,vhdl,D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd,,,uni_pro_type,,,,,,,,
