
*** Running vivado
    with args -log bram_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_fifo.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bram_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 296.391 ; gain = 86.160
INFO: [Synth 8-638] synthesizing module 'bram_fifo' [d:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/ip/bram_fifo_2/synth/bram_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'bram_fifo' (28#1) [d:/Documents/GitHub/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/ip/bram_fifo_2/synth/bram_fifo.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 508.758 ; gain = 298.527
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 508.758 ; gain = 298.527
INFO: [Device 21-403] Loading part xc7a15tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 643.129 ; gain = 0.008
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |LUT1       |    32|
|3     |LUT2       |    10|
|4     |LUT3       |    16|
|5     |LUT4       |    29|
|6     |LUT5       |    11|
|7     |LUT6       |    28|
|8     |MUXCY      |    32|
|9     |MUXF7      |     9|
|10    |RAMB36E1   |     7|
|11    |RAMB36E1_1 |     8|
|12    |FDRE       |    78|
|13    |FDSE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 643.129 ; gain = 432.898
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 643.129 ; gain = 427.773
