{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599208666651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599208666695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 05:37:46 2020 " "Processing started: Fri Sep 04 05:37:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599208666695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599208666695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART -c FPGA_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART -c FPGA_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599208666714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599208670108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""} { "Info" "ISGN_ENTITY_NAME" "3 SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx " "Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""} { "Info" "ISGN_ENTITY_NAME" "4 SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs " "Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""} { "Info" "ISGN_ENTITY_NAME" "5 SERIAL_COMMUNICATION_FPGA_BNO055_UART " "Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_UART" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_PIO " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_PIO" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_PIO.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208694974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208694974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "3 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module " "Found entity 3: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "4 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module " "Found entity 4: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "5 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module " "Found entity 5: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "6 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module " "Found entity 6: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "7 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module " "Found entity 7: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "8 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module " "Found entity 8: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "9 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug " "Found entity 9: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "10 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break " "Found entity 10: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "11 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk " "Found entity 11: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "12 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk " "Found entity 12: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "13 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace " "Found entity 13: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "14 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode " "Found entity 14: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "15 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace " "Found entity 15: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "16 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "17 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "18 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "19 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo " "Found entity 19: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "20 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib " "Found entity 20: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "21 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im " "Found entity 21: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "22 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_performance_monitors " "Found entity 22: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_performance_monitors" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "23 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg " "Found entity 23: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "24 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module " "Found entity 24: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "25 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem " "Found entity 25: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "26 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci " "Found entity 26: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""} { "Info" "ISGN_ENTITY_NAME" "27 SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu " "Found entity 27: SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208695906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_nios2 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_nios2" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208695957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208695957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696098 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696109 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696157 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001 " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1599208696223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696232 ""} { "Info" "ISGN_ENTITY_NAME" "2 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router " "Found entity 2: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/serial_communication_fpga_bno055_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696917 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208696917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208696917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697238 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_communication_fpga_bno055/synthesis/serial_communication_fpga_bno055.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_communication_fpga_bno055/synthesis/serial_communication_fpga_bno055.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COMMUNICATION_FPGA_BNO055 " "Found entity 1: SERIAL_COMMUNICATION_FPGA_BNO055" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208697267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208697267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599208697819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055 SERIAL_COMMUNICATION_FPGA_BNO055:u0 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\"" {  } { { "top.v" "u0" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208698486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_PIO SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_PIO:pio " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_PIO\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_PIO:pio\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "pio" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208698717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_UART SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_UART\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "uart" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208698975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_tx" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx_stimulus_source" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "the_altera_std_synchronizer" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208699706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699715 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208699715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_UART:uart\|SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs:the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_UART_regs" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "nios2" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208699851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" "cpu" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208700073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_test_bench" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 6114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208700669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 7116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208700747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208702891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208703009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703031 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208703031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208703450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208703450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 7182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208703967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208704068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704070 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208704070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ad1 " "Found entity 1: altsyncram_3ad1" {  } { { "db/altsyncram_3ad1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_3ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208704182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208704182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ad1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated " "Elaborating entity \"altsyncram_3ad1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 7380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208704512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704515 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208704515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208704607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208704607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 8319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208704775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208705050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705052 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208705052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208705107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208705107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_register_bank_b" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 8337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 8922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208705821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208705822 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208705822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208706040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208706040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208706883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706911 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208706911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208706982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208707969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208708788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 9344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208709589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709592 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208709592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_tfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208709682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208709682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfc1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated " "Elaborating entity \"altsyncram_tfc1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 9410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208709882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709884 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208709884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208709934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208709934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 9522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208709985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208710128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710131 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208710131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208710182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208710182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 10275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_debug" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_break" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_xbrk" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dbrk" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208710765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_dtrace\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_td_mode:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_pib" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_im" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_avalon_reg" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208711587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711588 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208711588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208711699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208711699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_ocimem\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram_module:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_tck" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208711877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_sysclk" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208712377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712380 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208712380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208712460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208716724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "onchip_memory" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" "the_altsyncram" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208717250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.hex " "Parameter \"init_file\" = \"SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717251 ""}  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208717251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9f1 " "Found entity 1: altsyncram_o9f1" {  } { { "db/altsyncram_o9f1.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/altsyncram_o9f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208717299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208717299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9f1 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_o9f1:auto_generated " "Elaborating entity \"altsyncram_o9f1\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_o9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "mm_interconnect_0" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208717996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_debug_mem_slave_agent" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_debug_mem_slave_agent_rsp_fifo" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router:router " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router:router\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "router" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router:router\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router:router\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001:router_001\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "router_001" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001:router_001\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001:router_001\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208718915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002:router_002\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "router_002" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002:router_002\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002:router_002\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004:router_004\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "router_004" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004:router_004\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004:router_004\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0:mm_interconnect_0\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208719945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper:irq_mapper " "Elaborating entity \"SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_irq_mapper:irq_mapper\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "irq_mapper" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208720050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" "rst_controller" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/SERIAL_COMMUNICATION_FPGA_BNO055.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208720089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208720183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208720248 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1599208722183 "|top|SERIAL_COMMUNICATION_FPGA_BNO055:u0|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599208723903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.04.05:38:51 Progress: Loading sld5f7b3565/alt_sld_fab_wrapper_hw.tcl " "2020.09.04.05:38:51 Progress: Loading sld5f7b3565/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208731405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208740133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208740489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208744601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208744647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208744692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208744832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208745003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1599208745009 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1599208746237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5f7b3565/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5f7b3565/alt_sld_fab.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208746625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208746625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208746767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208746767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208747159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208747159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208747190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208747190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208747301 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208747301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208747301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/ip/sld5f7b3565/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208747326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208747326 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208764432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208764432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208764432 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1599208764432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208765616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208765617 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208765617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208765817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208765817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208766188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SERIAL_COMMUNICATION_FPGA_BNO055:u0\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2:nios2\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu:cpu\|SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell:the_SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599208766189 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599208766189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599208766275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599208766275 ""}
{ "Warning" "WSGN_OCP_OFF" "it is not supported when the target device is unspecified " "OpenCore Plus Hardware Evaluation feature will not be used - it is not supported when the target device is unspecified" {  } {  } 0 12193 "OpenCore Plus Hardware Evaluation feature will not be used - %1!s!" 0 0 "Quartus II" 0 -1 1599208768055 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 44 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 60 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 7777 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 42 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 2777 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 4195 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_UART.v" 43 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 6038 -1 0 } } { "SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" "" { Text "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu.v" 7786 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599208768925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599208768925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208774002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599208785395 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599208789006 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599208789006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208789316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg " "Generated suppressed messages file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/output_files/FPGA_UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599208791271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599208798662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599208798662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3733 " "Implemented 3733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599208807820 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599208807820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3468 " "Implemented 3468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599208807820 ""} { "Info" "ICUT_CUT_TM_RAMS" "243 " "Implemented 243 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1599208807820 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1599208807820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599208807820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599208808855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 05:40:08 2020 " "Processing ended: Fri Sep 04 05:40:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599208808855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599208808855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599208808855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599208808855 ""}
