#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24572f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2457480 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24482d0 .functor NOT 1, L_0x24b85f0, C4<0>, C4<0>, C4<0>;
L_0x24b83d0 .functor XOR 2, L_0x24b8270, L_0x24b8330, C4<00>, C4<00>;
L_0x24b84e0 .functor XOR 2, L_0x24b83d0, L_0x24b8440, C4<00>, C4<00>;
v0x24aeb10_0 .net *"_ivl_10", 1 0, L_0x24b8440;  1 drivers
v0x24aec10_0 .net *"_ivl_12", 1 0, L_0x24b84e0;  1 drivers
v0x24aecf0_0 .net *"_ivl_2", 1 0, L_0x24b1e30;  1 drivers
v0x24aedb0_0 .net *"_ivl_4", 1 0, L_0x24b8270;  1 drivers
v0x24aee90_0 .net *"_ivl_6", 1 0, L_0x24b8330;  1 drivers
v0x24aefc0_0 .net *"_ivl_8", 1 0, L_0x24b83d0;  1 drivers
v0x24af0a0_0 .net "a", 0 0, v0x24a8e30_0;  1 drivers
v0x24af140_0 .net "b", 0 0, v0x24a8ed0_0;  1 drivers
v0x24af1e0_0 .net "c", 0 0, v0x24a8f70_0;  1 drivers
v0x24af280_0 .var "clk", 0 0;
v0x24af320_0 .net "d", 0 0, v0x24a90b0_0;  1 drivers
v0x24af3c0_0 .net "out_pos_dut", 0 0, L_0x24b8110;  1 drivers
v0x24af460_0 .net "out_pos_ref", 0 0, L_0x24b0990;  1 drivers
v0x24af500_0 .net "out_sop_dut", 0 0, L_0x24b3f60;  1 drivers
v0x24af5a0_0 .net "out_sop_ref", 0 0, L_0x24835e0;  1 drivers
v0x24af640_0 .var/2u "stats1", 223 0;
v0x24af6e0_0 .var/2u "strobe", 0 0;
v0x24af780_0 .net "tb_match", 0 0, L_0x24b85f0;  1 drivers
v0x24af850_0 .net "tb_mismatch", 0 0, L_0x24482d0;  1 drivers
v0x24af8f0_0 .net "wavedrom_enable", 0 0, v0x24a9380_0;  1 drivers
v0x24af9c0_0 .net "wavedrom_title", 511 0, v0x24a9420_0;  1 drivers
L_0x24b1e30 .concat [ 1 1 0 0], L_0x24b0990, L_0x24835e0;
L_0x24b8270 .concat [ 1 1 0 0], L_0x24b0990, L_0x24835e0;
L_0x24b8330 .concat [ 1 1 0 0], L_0x24b8110, L_0x24b3f60;
L_0x24b8440 .concat [ 1 1 0 0], L_0x24b0990, L_0x24835e0;
L_0x24b85f0 .cmp/eeq 2, L_0x24b1e30, L_0x24b84e0;
S_0x2457610 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2457480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24486b0 .functor AND 1, v0x24a8f70_0, v0x24a90b0_0, C4<1>, C4<1>;
L_0x2448a90 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x2448e70 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24490f0 .functor AND 1, L_0x2448a90, L_0x2448e70, C4<1>, C4<1>;
L_0x2461e80 .functor AND 1, L_0x24490f0, v0x24a8f70_0, C4<1>, C4<1>;
L_0x24835e0 .functor OR 1, L_0x24486b0, L_0x2461e80, C4<0>, C4<0>;
L_0x24afe10 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24afe80 .functor OR 1, L_0x24afe10, v0x24a90b0_0, C4<0>, C4<0>;
L_0x24aff90 .functor AND 1, v0x24a8f70_0, L_0x24afe80, C4<1>, C4<1>;
L_0x24b0050 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b0120 .functor OR 1, L_0x24b0050, v0x24a8ed0_0, C4<0>, C4<0>;
L_0x24b0190 .functor AND 1, L_0x24aff90, L_0x24b0120, C4<1>, C4<1>;
L_0x24b0310 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b0380 .functor OR 1, L_0x24b0310, v0x24a90b0_0, C4<0>, C4<0>;
L_0x24b02a0 .functor AND 1, v0x24a8f70_0, L_0x24b0380, C4<1>, C4<1>;
L_0x24b0510 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b0610 .functor OR 1, L_0x24b0510, v0x24a90b0_0, C4<0>, C4<0>;
L_0x24b06d0 .functor AND 1, L_0x24b02a0, L_0x24b0610, C4<1>, C4<1>;
L_0x24b0880 .functor XNOR 1, L_0x24b0190, L_0x24b06d0, C4<0>, C4<0>;
v0x2447c00_0 .net *"_ivl_0", 0 0, L_0x24486b0;  1 drivers
v0x2448000_0 .net *"_ivl_12", 0 0, L_0x24afe10;  1 drivers
v0x24483e0_0 .net *"_ivl_14", 0 0, L_0x24afe80;  1 drivers
v0x24487c0_0 .net *"_ivl_16", 0 0, L_0x24aff90;  1 drivers
v0x2448ba0_0 .net *"_ivl_18", 0 0, L_0x24b0050;  1 drivers
v0x2448f80_0 .net *"_ivl_2", 0 0, L_0x2448a90;  1 drivers
v0x2449200_0 .net *"_ivl_20", 0 0, L_0x24b0120;  1 drivers
v0x24a73a0_0 .net *"_ivl_24", 0 0, L_0x24b0310;  1 drivers
v0x24a7480_0 .net *"_ivl_26", 0 0, L_0x24b0380;  1 drivers
v0x24a7560_0 .net *"_ivl_28", 0 0, L_0x24b02a0;  1 drivers
v0x24a7640_0 .net *"_ivl_30", 0 0, L_0x24b0510;  1 drivers
v0x24a7720_0 .net *"_ivl_32", 0 0, L_0x24b0610;  1 drivers
v0x24a7800_0 .net *"_ivl_36", 0 0, L_0x24b0880;  1 drivers
L_0x7f7e61f9e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24a78c0_0 .net *"_ivl_38", 0 0, L_0x7f7e61f9e018;  1 drivers
v0x24a79a0_0 .net *"_ivl_4", 0 0, L_0x2448e70;  1 drivers
v0x24a7a80_0 .net *"_ivl_6", 0 0, L_0x24490f0;  1 drivers
v0x24a7b60_0 .net *"_ivl_8", 0 0, L_0x2461e80;  1 drivers
v0x24a7c40_0 .net "a", 0 0, v0x24a8e30_0;  alias, 1 drivers
v0x24a7d00_0 .net "b", 0 0, v0x24a8ed0_0;  alias, 1 drivers
v0x24a7dc0_0 .net "c", 0 0, v0x24a8f70_0;  alias, 1 drivers
v0x24a7e80_0 .net "d", 0 0, v0x24a90b0_0;  alias, 1 drivers
v0x24a7f40_0 .net "out_pos", 0 0, L_0x24b0990;  alias, 1 drivers
v0x24a8000_0 .net "out_sop", 0 0, L_0x24835e0;  alias, 1 drivers
v0x24a80c0_0 .net "pos0", 0 0, L_0x24b0190;  1 drivers
v0x24a8180_0 .net "pos1", 0 0, L_0x24b06d0;  1 drivers
L_0x24b0990 .functor MUXZ 1, L_0x7f7e61f9e018, L_0x24b0190, L_0x24b0880, C4<>;
S_0x24a8300 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2457480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24a8e30_0 .var "a", 0 0;
v0x24a8ed0_0 .var "b", 0 0;
v0x24a8f70_0 .var "c", 0 0;
v0x24a9010_0 .net "clk", 0 0, v0x24af280_0;  1 drivers
v0x24a90b0_0 .var "d", 0 0;
v0x24a91a0_0 .var/2u "fail", 0 0;
v0x24a9240_0 .var/2u "fail1", 0 0;
v0x24a92e0_0 .net "tb_match", 0 0, L_0x24b85f0;  alias, 1 drivers
v0x24a9380_0 .var "wavedrom_enable", 0 0;
v0x24a9420_0 .var "wavedrom_title", 511 0;
E_0x2455c60/0 .event negedge, v0x24a9010_0;
E_0x2455c60/1 .event posedge, v0x24a9010_0;
E_0x2455c60 .event/or E_0x2455c60/0, E_0x2455c60/1;
S_0x24a8630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24a8300;
 .timescale -12 -12;
v0x24a8870_0 .var/2s "i", 31 0;
E_0x2455b00 .event posedge, v0x24a9010_0;
S_0x24a8970 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24a8300;
 .timescale -12 -12;
v0x24a8b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24a8c50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24a8300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24a9600 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2457480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24b0b40 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b0ce0 .functor AND 1, v0x24a8e30_0, L_0x24b0b40, C4<1>, C4<1>;
L_0x24b0dc0 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b0f40 .functor AND 1, L_0x24b0ce0, L_0x24b0dc0, C4<1>, C4<1>;
L_0x24b1080 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b1200 .functor AND 1, L_0x24b0f40, L_0x24b1080, C4<1>, C4<1>;
L_0x24b1350 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b14d0 .functor AND 1, L_0x24b1350, v0x24a8ed0_0, C4<1>, C4<1>;
L_0x24b15e0 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b1650 .functor AND 1, L_0x24b14d0, L_0x24b15e0, C4<1>, C4<1>;
L_0x24b17c0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b1830 .functor AND 1, L_0x24b1650, L_0x24b17c0, C4<1>, C4<1>;
L_0x24b1960 .functor OR 1, L_0x24b1200, L_0x24b1830, C4<0>, C4<0>;
L_0x24b1a70 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b18f0 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b1b60 .functor AND 1, L_0x24b1a70, L_0x24b18f0, C4<1>, C4<1>;
L_0x24b1d00 .functor AND 1, L_0x24b1b60, v0x24a8f70_0, C4<1>, C4<1>;
L_0x24b1dc0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b1ed0 .functor AND 1, L_0x24b1d00, L_0x24b1dc0, C4<1>, C4<1>;
L_0x24b1fe0 .functor OR 1, L_0x24b1960, L_0x24b1ed0, C4<0>, C4<0>;
L_0x24b21a0 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b2210 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b2340 .functor AND 1, L_0x24b21a0, L_0x24b2210, C4<1>, C4<1>;
L_0x24b2450 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b2590 .functor AND 1, L_0x24b2340, L_0x24b2450, C4<1>, C4<1>;
L_0x24b26a0 .functor AND 1, L_0x24b2590, v0x24a90b0_0, C4<1>, C4<1>;
L_0x24b2840 .functor OR 1, L_0x24b1fe0, L_0x24b26a0, C4<0>, C4<0>;
L_0x24b2950 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b2ab0 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b2b20 .functor AND 1, L_0x24b2950, L_0x24b2ab0, C4<1>, C4<1>;
L_0x24b2d30 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b2da0 .functor AND 1, L_0x24b2b20, L_0x24b2d30, C4<1>, C4<1>;
L_0x24b2fc0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b3030 .functor AND 1, L_0x24b2da0, L_0x24b2fc0, C4<1>, C4<1>;
L_0x24b3260 .functor OR 1, L_0x24b2840, L_0x24b3030, C4<0>, C4<0>;
L_0x24b3370 .functor AND 1, v0x24a8e30_0, v0x24a8ed0_0, C4<1>, C4<1>;
L_0x24b3510 .functor AND 1, L_0x24b3370, v0x24a8f70_0, C4<1>, C4<1>;
L_0x24b35d0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b33e0 .functor AND 1, L_0x24b3510, L_0x24b35d0, C4<1>, C4<1>;
L_0x24b3780 .functor OR 1, L_0x24b3260, L_0x24b33e0, C4<0>, C4<0>;
L_0x24b39e0 .functor AND 1, v0x24a8e30_0, v0x24a8ed0_0, C4<1>, C4<1>;
L_0x24b3a50 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b3c20 .functor AND 1, L_0x24b39e0, L_0x24b3a50, C4<1>, C4<1>;
L_0x24b3d30 .functor AND 1, L_0x24b3c20, v0x24a90b0_0, C4<1>, C4<1>;
L_0x24b3f60 .functor OR 1, L_0x24b3780, L_0x24b3d30, C4<0>, C4<0>;
L_0x24b40c0 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b42b0 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b4320 .functor OR 1, L_0x24b40c0, L_0x24b42b0, C4<0>, C4<0>;
L_0x24b45c0 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b4630 .functor OR 1, L_0x24b4320, L_0x24b45c0, C4<0>, C4<0>;
L_0x24b48e0 .functor OR 1, L_0x24b4630, v0x24a90b0_0, C4<0>, C4<0>;
L_0x24b49a0 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b4bc0 .functor OR 1, v0x24a8e30_0, L_0x24b49a0, C4<0>, C4<0>;
L_0x24b4c80 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b50c0 .functor OR 1, L_0x24b4bc0, L_0x24b4c80, C4<0>, C4<0>;
L_0x24b51d0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b5620 .functor OR 1, L_0x24b50c0, L_0x24b51d0, C4<0>, C4<0>;
L_0x24b5730 .functor AND 1, L_0x24b48e0, L_0x24b5620, C4<1>, C4<1>;
L_0x24b5a20 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b5ca0 .functor OR 1, L_0x24b5a20, v0x24a8ed0_0, C4<0>, C4<0>;
L_0x24b5f50 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b5fc0 .functor OR 1, L_0x24b5ca0, L_0x24b5f50, C4<0>, C4<0>;
L_0x24b62d0 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b6340 .functor OR 1, L_0x24b5fc0, L_0x24b62d0, C4<0>, C4<0>;
L_0x24b6660 .functor AND 1, L_0x24b5730, L_0x24b6340, C4<1>, C4<1>;
L_0x24b6770 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b6a00 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b6a70 .functor OR 1, L_0x24b6770, L_0x24b6a00, C4<0>, C4<0>;
L_0x24b6db0 .functor OR 1, L_0x24b6a70, v0x24a8f70_0, C4<0>, C4<0>;
L_0x24b6e70 .functor NOT 1, v0x24a90b0_0, C4<0>, C4<0>, C4<0>;
L_0x24b7120 .functor OR 1, L_0x24b6db0, L_0x24b6e70, C4<0>, C4<0>;
L_0x24b7230 .functor AND 1, L_0x24b6660, L_0x24b7120, C4<1>, C4<1>;
L_0x24b7590 .functor NOT 1, v0x24a8e30_0, C4<0>, C4<0>, C4<0>;
L_0x24b7600 .functor NOT 1, v0x24a8ed0_0, C4<0>, C4<0>, C4<0>;
L_0x24b78d0 .functor OR 1, L_0x24b7590, L_0x24b7600, C4<0>, C4<0>;
L_0x24b79e0 .functor NOT 1, v0x24a8f70_0, C4<0>, C4<0>, C4<0>;
L_0x24b7cc0 .functor OR 1, L_0x24b78d0, L_0x24b79e0, C4<0>, C4<0>;
L_0x24b7dd0 .functor OR 1, L_0x24b7cc0, v0x24a90b0_0, C4<0>, C4<0>;
L_0x24b8110 .functor AND 1, L_0x24b7230, L_0x24b7dd0, C4<1>, C4<1>;
v0x24a97c0_0 .net *"_ivl_0", 0 0, L_0x24b0b40;  1 drivers
v0x24a98a0_0 .net *"_ivl_10", 0 0, L_0x24b1200;  1 drivers
v0x24a9980_0 .net *"_ivl_100", 0 0, L_0x24b48e0;  1 drivers
v0x24a9a70_0 .net *"_ivl_102", 0 0, L_0x24b49a0;  1 drivers
v0x24a9b50_0 .net *"_ivl_104", 0 0, L_0x24b4bc0;  1 drivers
v0x24a9c80_0 .net *"_ivl_106", 0 0, L_0x24b4c80;  1 drivers
v0x24a9d60_0 .net *"_ivl_108", 0 0, L_0x24b50c0;  1 drivers
v0x24a9e40_0 .net *"_ivl_110", 0 0, L_0x24b51d0;  1 drivers
v0x24a9f20_0 .net *"_ivl_112", 0 0, L_0x24b5620;  1 drivers
v0x24aa090_0 .net *"_ivl_114", 0 0, L_0x24b5730;  1 drivers
v0x24aa170_0 .net *"_ivl_116", 0 0, L_0x24b5a20;  1 drivers
v0x24aa250_0 .net *"_ivl_118", 0 0, L_0x24b5ca0;  1 drivers
v0x24aa330_0 .net *"_ivl_12", 0 0, L_0x24b1350;  1 drivers
v0x24aa410_0 .net *"_ivl_120", 0 0, L_0x24b5f50;  1 drivers
v0x24aa4f0_0 .net *"_ivl_122", 0 0, L_0x24b5fc0;  1 drivers
v0x24aa5d0_0 .net *"_ivl_124", 0 0, L_0x24b62d0;  1 drivers
v0x24aa6b0_0 .net *"_ivl_126", 0 0, L_0x24b6340;  1 drivers
v0x24aa8a0_0 .net *"_ivl_128", 0 0, L_0x24b6660;  1 drivers
v0x24aa980_0 .net *"_ivl_130", 0 0, L_0x24b6770;  1 drivers
v0x24aaa60_0 .net *"_ivl_132", 0 0, L_0x24b6a00;  1 drivers
v0x24aab40_0 .net *"_ivl_134", 0 0, L_0x24b6a70;  1 drivers
v0x24aac20_0 .net *"_ivl_136", 0 0, L_0x24b6db0;  1 drivers
v0x24aad00_0 .net *"_ivl_138", 0 0, L_0x24b6e70;  1 drivers
v0x24aade0_0 .net *"_ivl_14", 0 0, L_0x24b14d0;  1 drivers
v0x24aaec0_0 .net *"_ivl_140", 0 0, L_0x24b7120;  1 drivers
v0x24aafa0_0 .net *"_ivl_142", 0 0, L_0x24b7230;  1 drivers
v0x24ab080_0 .net *"_ivl_144", 0 0, L_0x24b7590;  1 drivers
v0x24ab160_0 .net *"_ivl_146", 0 0, L_0x24b7600;  1 drivers
v0x24ab240_0 .net *"_ivl_148", 0 0, L_0x24b78d0;  1 drivers
v0x24ab320_0 .net *"_ivl_150", 0 0, L_0x24b79e0;  1 drivers
v0x24ab400_0 .net *"_ivl_152", 0 0, L_0x24b7cc0;  1 drivers
v0x24ab4e0_0 .net *"_ivl_154", 0 0, L_0x24b7dd0;  1 drivers
v0x24ab5c0_0 .net *"_ivl_16", 0 0, L_0x24b15e0;  1 drivers
v0x24ab8b0_0 .net *"_ivl_18", 0 0, L_0x24b1650;  1 drivers
v0x24ab990_0 .net *"_ivl_2", 0 0, L_0x24b0ce0;  1 drivers
v0x24aba70_0 .net *"_ivl_20", 0 0, L_0x24b17c0;  1 drivers
v0x24abb50_0 .net *"_ivl_22", 0 0, L_0x24b1830;  1 drivers
v0x24abc30_0 .net *"_ivl_24", 0 0, L_0x24b1960;  1 drivers
v0x24abd10_0 .net *"_ivl_26", 0 0, L_0x24b1a70;  1 drivers
v0x24abdf0_0 .net *"_ivl_28", 0 0, L_0x24b18f0;  1 drivers
v0x24abed0_0 .net *"_ivl_30", 0 0, L_0x24b1b60;  1 drivers
v0x24abfb0_0 .net *"_ivl_32", 0 0, L_0x24b1d00;  1 drivers
v0x24ac090_0 .net *"_ivl_34", 0 0, L_0x24b1dc0;  1 drivers
v0x24ac170_0 .net *"_ivl_36", 0 0, L_0x24b1ed0;  1 drivers
v0x24ac250_0 .net *"_ivl_38", 0 0, L_0x24b1fe0;  1 drivers
v0x24ac330_0 .net *"_ivl_4", 0 0, L_0x24b0dc0;  1 drivers
v0x24ac410_0 .net *"_ivl_40", 0 0, L_0x24b21a0;  1 drivers
v0x24ac4f0_0 .net *"_ivl_42", 0 0, L_0x24b2210;  1 drivers
v0x24ac5d0_0 .net *"_ivl_44", 0 0, L_0x24b2340;  1 drivers
v0x24ac6b0_0 .net *"_ivl_46", 0 0, L_0x24b2450;  1 drivers
v0x24ac790_0 .net *"_ivl_48", 0 0, L_0x24b2590;  1 drivers
v0x24ac870_0 .net *"_ivl_50", 0 0, L_0x24b26a0;  1 drivers
v0x24ac950_0 .net *"_ivl_52", 0 0, L_0x24b2840;  1 drivers
v0x24aca30_0 .net *"_ivl_54", 0 0, L_0x24b2950;  1 drivers
v0x24acb10_0 .net *"_ivl_56", 0 0, L_0x24b2ab0;  1 drivers
v0x24acbf0_0 .net *"_ivl_58", 0 0, L_0x24b2b20;  1 drivers
v0x24accd0_0 .net *"_ivl_6", 0 0, L_0x24b0f40;  1 drivers
v0x24acdb0_0 .net *"_ivl_60", 0 0, L_0x24b2d30;  1 drivers
v0x24ace90_0 .net *"_ivl_62", 0 0, L_0x24b2da0;  1 drivers
v0x24acf70_0 .net *"_ivl_64", 0 0, L_0x24b2fc0;  1 drivers
v0x24ad050_0 .net *"_ivl_66", 0 0, L_0x24b3030;  1 drivers
v0x24ad130_0 .net *"_ivl_68", 0 0, L_0x24b3260;  1 drivers
v0x24ad210_0 .net *"_ivl_70", 0 0, L_0x24b3370;  1 drivers
v0x24ad2f0_0 .net *"_ivl_72", 0 0, L_0x24b3510;  1 drivers
v0x24ad3d0_0 .net *"_ivl_74", 0 0, L_0x24b35d0;  1 drivers
v0x24ad8c0_0 .net *"_ivl_76", 0 0, L_0x24b33e0;  1 drivers
v0x24ad9a0_0 .net *"_ivl_78", 0 0, L_0x24b3780;  1 drivers
v0x24ada80_0 .net *"_ivl_8", 0 0, L_0x24b1080;  1 drivers
v0x24adb60_0 .net *"_ivl_80", 0 0, L_0x24b39e0;  1 drivers
v0x24adc40_0 .net *"_ivl_82", 0 0, L_0x24b3a50;  1 drivers
v0x24add20_0 .net *"_ivl_84", 0 0, L_0x24b3c20;  1 drivers
v0x24ade00_0 .net *"_ivl_86", 0 0, L_0x24b3d30;  1 drivers
v0x24adee0_0 .net *"_ivl_90", 0 0, L_0x24b40c0;  1 drivers
v0x24adfc0_0 .net *"_ivl_92", 0 0, L_0x24b42b0;  1 drivers
v0x24ae0a0_0 .net *"_ivl_94", 0 0, L_0x24b4320;  1 drivers
v0x24ae180_0 .net *"_ivl_96", 0 0, L_0x24b45c0;  1 drivers
v0x24ae260_0 .net *"_ivl_98", 0 0, L_0x24b4630;  1 drivers
v0x24ae340_0 .net "a", 0 0, v0x24a8e30_0;  alias, 1 drivers
v0x24ae3e0_0 .net "b", 0 0, v0x24a8ed0_0;  alias, 1 drivers
v0x24ae4d0_0 .net "c", 0 0, v0x24a8f70_0;  alias, 1 drivers
v0x24ae5c0_0 .net "d", 0 0, v0x24a90b0_0;  alias, 1 drivers
v0x24ae6b0_0 .net "out_pos", 0 0, L_0x24b8110;  alias, 1 drivers
v0x24ae770_0 .net "out_sop", 0 0, L_0x24b3f60;  alias, 1 drivers
S_0x24ae8f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2457480;
 .timescale -12 -12;
E_0x243d9f0 .event anyedge, v0x24af6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24af6e0_0;
    %nor/r;
    %assign/vec4 v0x24af6e0_0, 0;
    %wait E_0x243d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24a8300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a91a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a9240_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24a8300;
T_4 ;
    %wait E_0x2455c60;
    %load/vec4 v0x24a92e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a91a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24a8300;
T_5 ;
    %wait E_0x2455b00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %wait E_0x2455b00;
    %load/vec4 v0x24a91a0_0;
    %store/vec4 v0x24a9240_0, 0, 1;
    %fork t_1, S_0x24a8630;
    %jmp t_0;
    .scope S_0x24a8630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24a8870_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24a8870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2455b00;
    %load/vec4 v0x24a8870_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24a8870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24a8870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24a8300;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2455c60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24a90b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24a8ed0_0, 0;
    %assign/vec4 v0x24a8e30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24a91a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24a9240_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2457480;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24af280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24af6e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2457480;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24af280_0;
    %inv;
    %store/vec4 v0x24af280_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2457480;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24a9010_0, v0x24af850_0, v0x24af0a0_0, v0x24af140_0, v0x24af1e0_0, v0x24af320_0, v0x24af5a0_0, v0x24af500_0, v0x24af460_0, v0x24af3c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2457480;
T_9 ;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24af640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2457480;
T_10 ;
    %wait E_0x2455c60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24af640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
    %load/vec4 v0x24af780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24af640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24af5a0_0;
    %load/vec4 v0x24af5a0_0;
    %load/vec4 v0x24af500_0;
    %xor;
    %load/vec4 v0x24af5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24af460_0;
    %load/vec4 v0x24af460_0;
    %load/vec4 v0x24af3c0_0;
    %xor;
    %load/vec4 v0x24af460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24af640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24af640_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response25/top_module.sv";
