memory buffers analysis blockage systems interleaved memory model presented systems interleaved analysis monte model carlo simulations simulation discussed investigate structures system performance schemes data instruction requests sending system performance measured memory number memory distribution determining operation memory cycle modules important observation investigations separately data instruction requests grouping memory substantially increase average number operation memory modules analytical simulations results cycle displayed study system structures systems modular interleaved memory memory performance analysis blockage buffer carolo monte simulation buffer conflict 