/// Auto-generated register definitions for WDT
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::wdt {

// ============================================================================
// WDT - Watchdog Timer
// Base Address: 0x400E1A50
// ============================================================================

/// WDT Register Structure
struct WDT_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    /// Reset value: 0x3FFF2FFF
    /// Access: read-write
    volatile uint32_t MR;

    /// Status Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;
};

static_assert(sizeof(WDT_Registers) >= 12, "WDT_Registers size mismatch");

/// WDT peripheral instance
constexpr WDT_Registers* WDT = 
    reinterpret_cast<WDT_Registers*>(0x400E1A50);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::wdt
