/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [27:0] _03_;
  wire [7:0] _04_;
  reg [2:0] _05_;
  reg [13:0] _06_;
  wire [26:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [31:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [22:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [83:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [45:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _07_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_49z[1], celloutsig_0_58z, celloutsig_0_35z, celloutsig_0_40z };
  assign { _04_[7:3], _00_, _04_[0] } = _07_;
  assign celloutsig_0_43z = celloutsig_0_26z[0] ? in_data[51] : celloutsig_0_30z;
  assign celloutsig_0_4z = celloutsig_0_0z[0] ? celloutsig_0_3z[0] : celloutsig_0_3z[6];
  assign celloutsig_0_21z = celloutsig_0_2z[1] ? celloutsig_0_2z[2] : celloutsig_0_3z[5];
  assign celloutsig_0_75z = _00_ ? celloutsig_0_18z : celloutsig_0_0z[0];
  assign celloutsig_1_8z = celloutsig_1_0z[7] ? celloutsig_1_5z[7] : celloutsig_1_0z[5];
  assign celloutsig_0_13z = celloutsig_0_9z[7] ? celloutsig_0_1z[29] : _01_;
  assign celloutsig_0_15z = _02_ ? celloutsig_0_3z[7] : celloutsig_0_21z;
  assign celloutsig_0_22z = celloutsig_0_2z[2] ? 1'h0 : celloutsig_0_3z[3];
  assign celloutsig_0_6z = ~celloutsig_0_21z;
  assign celloutsig_0_74z = ~celloutsig_0_32z[0];
  assign celloutsig_1_17z = ~celloutsig_1_9z[21];
  assign celloutsig_0_18z = ~celloutsig_0_16z[4];
  assign celloutsig_0_32z = celloutsig_0_0z[25:18] + { celloutsig_0_2z[3:0], celloutsig_0_23z };
  assign celloutsig_1_3z = in_data[142:132] + celloutsig_1_0z;
  assign celloutsig_1_10z = { celloutsig_1_4z[3:1], celloutsig_1_8z } + celloutsig_1_0z[6:3];
  assign celloutsig_0_23z = { celloutsig_0_14z[3], _03_[24], _02_, _01_ } + celloutsig_0_19z[4:1];
  assign celloutsig_0_25z = celloutsig_0_12z[7:4] + celloutsig_0_19z[4:1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 3'h0;
    else _05_ <= celloutsig_1_7z[4:2];
  reg [2:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_3z[2:0];
  assign { _03_[24], _02_, _01_ } = _26_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 14'h0000;
    else _06_ <= celloutsig_0_20z[18:5];
  assign celloutsig_0_0z = in_data[32:6] / { 1'h1, in_data[51:26] };
  assign celloutsig_1_0z = in_data[135:125] / { 1'h1, in_data[189:180] };
  assign celloutsig_1_1z = in_data[151:146] / { 1'h1, in_data[117:113] };
  assign celloutsig_1_9z = { celloutsig_1_6z[13:5], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[184:150], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_20z = { in_data[6:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, 1'h0, celloutsig_0_6z, 1'h0, _03_[24], _02_, _01_, celloutsig_0_13z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[25:5] };
  assign celloutsig_0_26z = { _06_[9:7], 1'h0 } / { 1'h1, celloutsig_0_0z[5:4], celloutsig_0_4z };
  assign celloutsig_0_50z = { celloutsig_0_12z[10:4], 1'h0, celloutsig_0_21z } % { 1'h1, celloutsig_0_20z[20:13] };
  assign celloutsig_1_4z = celloutsig_1_3z[8:1] % { 1'h1, celloutsig_1_3z[5:2], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_3z[10:2] % { 1'h1, in_data[187:180] };
  assign celloutsig_0_14z = { celloutsig_0_3z[6:5], celloutsig_0_2z } % { 1'h1, celloutsig_0_9z[11:5] };
  assign celloutsig_0_16z = { celloutsig_0_14z[5:0], _03_[24], _02_, _01_ } % { 1'h1, celloutsig_0_0z[19:12] };
  assign celloutsig_0_3z = in_data[83] ? { in_data[90:84], 1'h1, in_data[82] } : celloutsig_0_0z[12:4];
  assign celloutsig_0_35z = celloutsig_0_15z ? { celloutsig_0_19z[8:6], celloutsig_0_21z } : { in_data[91:90], 1'h0, celloutsig_0_22z };
  assign celloutsig_0_45z = celloutsig_0_31z ? { celloutsig_0_20z[11:10], celloutsig_0_21z } : celloutsig_0_17z[5:3];
  assign celloutsig_0_49z = celloutsig_0_21z ? { celloutsig_0_32z[5:3], celloutsig_0_31z, celloutsig_0_6z } : celloutsig_0_17z[4:0];
  assign celloutsig_0_55z = celloutsig_0_45z[2] ? celloutsig_0_35z : { celloutsig_0_50z[5:3], celloutsig_0_37z };
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? { celloutsig_1_1z[3], 1'h1, celloutsig_1_1z[1] } : in_data[149:147];
  assign celloutsig_1_7z = celloutsig_1_2z[1] ? celloutsig_1_4z[6:0] : celloutsig_1_4z[7:1];
  assign celloutsig_0_9z = celloutsig_0_21z ? { celloutsig_0_1z[28:27], celloutsig_0_0z[26:24], celloutsig_0_1z[23], celloutsig_0_0z[22:6] } : { in_data[80:64], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, 1'h0, celloutsig_0_4z };
  assign celloutsig_1_13z = celloutsig_1_4z[1] ? in_data[183:100] : { in_data[191:173], celloutsig_1_3z, celloutsig_1_4z[7:2], 1'h0, celloutsig_1_4z[0], celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_4z[0] ? { celloutsig_1_6z[12:11], _05_ } : { celloutsig_1_5z[6:3], celloutsig_1_17z };
  assign celloutsig_1_19z = celloutsig_1_1z[1] ? { celloutsig_1_10z[3], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_10z } : celloutsig_1_13z[68:55];
  assign { celloutsig_0_1z[31:27], celloutsig_0_1z[23] } = celloutsig_0_0z[23] ? { celloutsig_0_0z[4:0], 1'h1 } : { celloutsig_0_0z[17:13], 1'h0 };
  assign celloutsig_0_12z = celloutsig_0_21z ? celloutsig_0_0z[21:11] : { celloutsig_0_0z[8:1], _03_[24], _02_, _01_ };
  assign celloutsig_0_17z = celloutsig_0_1z[30] ? celloutsig_0_0z[10:5] : { celloutsig_0_2z[1], _03_[24], _02_, _01_, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_13z ? { celloutsig_0_1z[31:27], celloutsig_0_0z[26:24], celloutsig_0_1z[23], celloutsig_0_0z[22:21], celloutsig_0_6z } : in_data[42:31];
  assign celloutsig_0_30z = celloutsig_0_18z & celloutsig_0_25z[2];
  assign celloutsig_0_31z = celloutsig_0_4z & celloutsig_0_18z;
  assign celloutsig_0_37z = _01_ & celloutsig_0_9z[6];
  assign celloutsig_0_40z = celloutsig_0_17z[2] & celloutsig_0_34z[1];
  assign celloutsig_0_58z = celloutsig_0_43z & celloutsig_0_55z[3];
  assign celloutsig_0_34z = celloutsig_0_17z[3:0] ^ { celloutsig_0_20z[16], _03_[24], _02_, _01_ };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z } ^ { celloutsig_1_3z[10:3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[12:7] ^ celloutsig_0_0z[21:16];
  assign { _03_[27:25], _03_[23:22], _03_[8:0] } = { celloutsig_0_17z[4:2], _02_, _01_, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_31z };
  assign _04_[2:1] = { _00_, 1'h0 };
  assign { celloutsig_0_1z[26:24], celloutsig_0_1z[22:0] } = { celloutsig_0_0z[26:24], celloutsig_0_0z[22:0] };
  assign { out_data[132:128], out_data[109:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
