Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sat Nov 19 14:05:59 2016
| Host         : ytelse running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                 7969       -0.062       -0.130                      3                 7969        3.870        0.000                       0                  4811  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                  ------------       ----------      --------------
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
sys_clk_pin                                                            {0.000 5.000}      10.000          100.000         
ulpi_clk_pin                                                           {0.000 8.333}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.878        0.000                      0                  531        0.077        0.000                      0                  531       13.870        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.463        0.000                      0                    1        0.497        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                  0.941        0.000                      0                 6443        0.059        0.000                      0                 6443        3.870        0.000                       0                  4163  
ulpi_clk_pin                                                                 8.357        0.000                      0                  772        0.095        0.000                      0                  772        7.203        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.449        0.000                      0                   18        0.386        0.000                      0                   18  
ulpi_clk_pin                                                         sys_clk_pin                                                                0.372        0.000                      0                   14        0.610        0.000                      0                   14  
sys_clk_pin                                                          ulpi_clk_pin                                                               0.511        0.000                      0                    5       -0.062       -0.130                      3                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.727        0.000                      0                  102        0.332        0.000                      0                  102  
**async_default**                                                  sys_clk_pin                                                        sys_clk_pin                                                              6.126        0.000                      0                   91        0.367        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.050ns (17.693%)  route 4.885ns (82.307%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.165     8.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X30Y43         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X30Y43         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X30Y43         FDRE (Setup_fdre_C_CE)      -0.136    32.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 23.878    

Slack (MET) :             23.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.050ns (17.693%)  route 4.885ns (82.307%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.165     8.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X30Y43         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X30Y43         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X30Y43         FDRE (Setup_fdre_C_CE)      -0.136    32.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 23.878    

Slack (MET) :             24.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.513ns (26.325%)  route 4.234ns (73.675%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 32.568 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.128     5.740 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_i_1__0/O
                         net (fo=9, routed)           1.061     6.802    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/control_icon2xsdb[2]
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.278     7.080 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0/O
                         net (fo=1, routed)           0.658     7.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0_n_0
    SLICE_X32Y31         LUT4 (Prop_lut4_I1_O)        0.267     8.005 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3/O
                         net (fo=1, routed)           0.523     8.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.105     8.632 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     8.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__4
    SLICE_X32Y31         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.250    32.568    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X32Y31         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.293    32.861    
                         clock uncertainty           -0.035    32.825    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.032    32.857    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         32.857    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 24.225    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.050ns (18.935%)  route 4.495ns (81.065%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 32.576 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.815     5.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.717 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.104     6.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.105     6.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.623     7.549    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X30Y39         LUT4 (Prop_lut4_I2_O)        0.105     7.654 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.776     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.258    32.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.293    32.869    
                         clock uncertainty           -0.035    32.833    
    SLICE_X31Y42         FDRE (Setup_fdre_C_CE)      -0.168    32.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         32.665    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 24.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.558     1.270    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X41Y33         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.224     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X38Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.347     1.304    
    SLICE_X38Y34         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.975%)  route 0.130ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.559     1.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X40Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.130     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.827     1.652    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y35         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.347     1.305    
    SLICE_X38Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.452    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.559     1.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.537    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.826     1.651    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y34         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.366     1.285    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y24   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y24   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y24   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y24   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y25   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y25   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X30Y26   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X32Y31   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         30.000      29.000     SLICE_X30Y30   dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y34   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         15.000      13.870     SLICE_X38Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.484ns (33.267%)  route 0.971ns (66.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 62.584 - 60.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.586     3.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.105     3.970 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.356    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.258    61.258    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    61.335 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.249    62.584    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.317    62.901    
                         clock uncertainty           -0.035    62.865    
    SLICE_X29Y29         FDCE (Setup_fdce_C_D)       -0.047    62.818    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.818    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                 58.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.809%)  route 0.381ns (67.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.150     1.844    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.807     0.807    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.836 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.822     1.657    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.380     1.277    
    SLICE_X29Y29         FDCE (Hold_fdce_C_D)         0.070     1.347    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X29Y29   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X29Y29   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X29Y29   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X29Y29   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X29Y29   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 4.459ns (49.656%)  route 4.521ns (50.344%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/clk
    RAMB18_X1Y1          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DOBDO[10]
                         net (fo=5, routed)           0.970     7.730    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DOBDO[10]
    SLICE_X48Y0          LUT4 (Prop_lut4_I2_O)        0.115     7.845 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0/O
                         net (fo=2, routed)           0.519     8.364    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.275     8.639 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36/O
                         net (fo=2, routed)           0.654     9.293    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.417 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31/O
                         net (fo=3, routed)           1.130    10.547    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I2_O)        0.277    10.824 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_10__31/O
                         net (fo=3, routed)           0.781    11.605    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/B[0]
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.264    11.869 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_30/O
                         net (fo=1, routed)           0.000    11.869    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/S[2]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.201 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46/CO[3]
                         net (fo=1, routed)           0.000    12.201    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.401 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__31/O[2]
                         net (fo=1, routed)           0.468    12.868    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/T51[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.253    13.121 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_carry__0_i_3__31/O
                         net (fo=1, routed)           0.000    13.121    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/v_reg[1][2]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    13.437 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.437    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.615 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.615    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__1_n_7
    SLICE_X12Y7          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/clk
    SLICE_X12Y7          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[8]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)        0.101    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.615    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 4.561ns (51.355%)  route 4.320ns (48.645%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/clk
    RAMB18_X1Y1          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DOBDO[10]
                         net (fo=5, routed)           0.970     7.730    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DOBDO[10]
    SLICE_X48Y0          LUT4 (Prop_lut4_I2_O)        0.115     7.845 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0/O
                         net (fo=2, routed)           0.519     8.364    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.275     8.639 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36/O
                         net (fo=2, routed)           0.654     9.293    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.417 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31/O
                         net (fo=3, routed)           1.130    10.547    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I2_O)        0.277    10.824 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_10__31/O
                         net (fo=3, routed)           0.781    11.605    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/B[0]
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.264    11.869 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_30/O
                         net (fo=1, routed)           0.000    11.869    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/S[2]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.201 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46/CO[3]
                         net (fo=1, routed)           0.000    12.201    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.466 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__31/O[1]
                         net (fo=1, routed)           0.267    12.733    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/T51[2]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.250    12.983 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_carry__0_i_4__31/O
                         net (fo=1, routed)           0.000    12.983    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/v_reg[1][1]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    13.517 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.517    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_n_4
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/clk
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[7]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.101    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 4.507ns (51.057%)  route 4.320ns (48.943%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/clk
    RAMB18_X1Y1          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DOBDO[10]
                         net (fo=5, routed)           0.970     7.730    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DOBDO[10]
    SLICE_X48Y0          LUT4 (Prop_lut4_I2_O)        0.115     7.845 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0/O
                         net (fo=2, routed)           0.519     8.364    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.275     8.639 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36/O
                         net (fo=2, routed)           0.654     9.293    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.417 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31/O
                         net (fo=3, routed)           1.130    10.547    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I2_O)        0.277    10.824 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_10__31/O
                         net (fo=3, routed)           0.781    11.605    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/B[0]
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.264    11.869 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_30/O
                         net (fo=1, routed)           0.000    11.869    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/S[2]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.201 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46/CO[3]
                         net (fo=1, routed)           0.000    12.201    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.466 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__31/O[1]
                         net (fo=1, routed)           0.267    12.733    PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/T51[2]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.250    12.983 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/control/cycleInPass/yReg_carry__0_i_4__31/O
                         net (fo=1, routed)           0.000    12.983    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/v_reg[1][1]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    13.463 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.463    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_n_5
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/clk
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[6]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.101    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 4.187ns (47.962%)  route 4.543ns (52.039%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/clk
    RAMB18_X1Y0          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/DOPADOP[1]
                         net (fo=2, routed)           0.950     7.710    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/memoryStreamer_io_weights_1[1]
    SLICE_X41Y1          LUT4 (Prop_lut4_I1_O)        0.128     7.838 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32/O
                         net (fo=3, routed)           0.619     8.457    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I2_O)        0.268     8.725 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30/O
                         net (fo=2, routed)           0.663     9.388    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.105     9.493 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30/O
                         net (fo=3, routed)           1.471    10.963    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.105    11.068 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_1__30/O
                         net (fo=3, routed)           0.353    11.422    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/xReg_reg[3]_0
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.105    11.527 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/T51/O
                         net (fo=1, routed)           0.000    11.527    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg_1[3]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.841 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31/CO[3]
                         net (fo=1, routed)           0.000    11.841    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.019 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__32/O[0]
                         net (fo=1, routed)           0.488    12.506    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/O[0]
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.238    12.744 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_i_5__34/O
                         net (fo=1, routed)           0.000    12.744    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/restartReg_reg_3[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    13.184 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.184    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.365 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.365    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__1_n_7
    SLICE_X9Y4           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/clk
    SLICE_X9Y4           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[8]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.059    14.514    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 4.369ns (50.069%)  route 4.357ns (49.931%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/clk
    RAMB18_X1Y1          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DOBDO[10]
                         net (fo=5, routed)           0.970     7.730    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DOBDO[10]
    SLICE_X48Y0          LUT4 (Prop_lut4_I2_O)        0.115     7.845 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0/O
                         net (fo=2, routed)           0.519     8.364    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.275     8.639 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36/O
                         net (fo=2, routed)           0.654     9.293    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.417 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31/O
                         net (fo=3, routed)           1.130    10.547    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.267    10.814 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_11__71/O
                         net (fo=3, routed)           0.750    11.564    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/mem_reg
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.105    11.669 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_31/O
                         net (fo=1, routed)           0.000    11.669    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/S[1]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.199 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46/O[3]
                         net (fo=1, routed)           0.334    12.533    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/weightsReg_reg[2]
    SLICE_X12Y5          LUT4 (Prop_lut4_I3_O)        0.257    12.790 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_5__31/O
                         net (fo=1, routed)           0.000    12.790    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_5__31_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.104 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry/CO[3]
                         net (fo=1, routed)           0.000    13.104    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    13.361 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.361    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_n_6
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/clk
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[5]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.101    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 4.069ns (47.248%)  route 4.543ns (52.752%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/clk
    RAMB18_X1Y0          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/DOPADOP[1]
                         net (fo=2, routed)           0.950     7.710    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/memoryStreamer_io_weights_1[1]
    SLICE_X41Y1          LUT4 (Prop_lut4_I1_O)        0.128     7.838 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32/O
                         net (fo=3, routed)           0.619     8.457    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I2_O)        0.268     8.725 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30/O
                         net (fo=2, routed)           0.663     9.388    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.105     9.493 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30/O
                         net (fo=3, routed)           1.471    10.963    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.105    11.068 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_1__30/O
                         net (fo=3, routed)           0.353    11.422    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/xReg_reg[3]_0
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.105    11.527 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/T51/O
                         net (fo=1, routed)           0.000    11.527    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg_1[3]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.841 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31/CO[3]
                         net (fo=1, routed)           0.000    11.841    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.019 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__32/O[0]
                         net (fo=1, routed)           0.488    12.506    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/O[0]
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.238    12.744 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_i_5__34/O
                         net (fo=1, routed)           0.000    12.744    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/restartReg_reg_3[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.503    13.247 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.247    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0_n_4
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/clk
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[7]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.059    14.514    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 4.290ns (49.613%)  route 4.357ns (50.387%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/clk
    RAMB18_X1Y1          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/mem_reg/DOBDO[10]
                         net (fo=5, routed)           0.970     7.730    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/DOBDO[10]
    SLICE_X48Y0          LUT4 (Prop_lut4_I2_O)        0.115     7.845 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0/O
                         net (fo=2, routed)           0.519     8.364    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_24__0_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.275     8.639 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36/O
                         net (fo=2, routed)           0.654     9.293    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_36_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.417 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31/O
                         net (fo=3, routed)           1.130    10.547    PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_18__31_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.267    10.814 r  PacmanWrapper_inst/Pacman_inst/net/GearBox/CircularPeekQueue/queue/yReg_carry_i_11__71/O
                         net (fo=3, routed)           0.750    11.564    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/mem_reg
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.105    11.669 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_31/O
                         net (fo=1, routed)           0.000    11.669    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/S[1]
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.199 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_14__46/O[3]
                         net (fo=1, routed)           0.334    12.533    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/weightsReg_reg[2]
    SLICE_X12Y5          LUT4 (Prop_lut4_I3_O)        0.257    12.790 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_5__31/O
                         net (fo=1, routed)           0.000    12.790    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_5__31_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.104 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry/CO[3]
                         net (fo=1, routed)           0.000    13.104    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    13.282 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0/O[0]
                         net (fo=1, routed)           0.000    13.282    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_n_7
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/clk
    SLICE_X12Y6          FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[4]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.101    14.556    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 4.019ns (46.940%)  route 4.543ns (53.060%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/clk
    RAMB18_X1Y0          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/DOPADOP[1]
                         net (fo=2, routed)           0.950     7.710    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/memoryStreamer_io_weights_1[1]
    SLICE_X41Y1          LUT4 (Prop_lut4_I1_O)        0.128     7.838 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32/O
                         net (fo=3, routed)           0.619     8.457    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I2_O)        0.268     8.725 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30/O
                         net (fo=2, routed)           0.663     9.388    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.105     9.493 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30/O
                         net (fo=3, routed)           1.471    10.963    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.105    11.068 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_1__30/O
                         net (fo=3, routed)           0.353    11.422    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/xReg_reg[3]_0
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.105    11.527 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/T51/O
                         net (fo=1, routed)           0.000    11.527    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg_1[3]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.841 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31/CO[3]
                         net (fo=1, routed)           0.000    11.841    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.019 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__32/O[0]
                         net (fo=1, routed)           0.488    12.506    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/O[0]
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.238    12.744 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry__0_i_5__34/O
                         net (fo=1, routed)           0.000    12.744    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/restartReg_reg_3[0]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    13.197 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.197    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0_n_5
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/clk
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[6]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.059    14.514    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 3.840ns (44.538%)  route 4.782ns (55.462%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.400     4.620    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/clk
    RAMB18_X1Y11         RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     6.745 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg/DOADO[1]
                         net (fo=64, routed)          4.517    11.262    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_25/DOADO[1]
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.105    11.367 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_25/yReg_carry_i_21__29/O
                         net (fo=1, routed)           0.000    11.367    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/weightsReg_reg_51[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.824 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__25/CO[3]
                         net (fo=1, routed)           0.000    11.824    PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__25_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.089 r  PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/biasMemoryUnit/yReg_carry__0_i_8__25/O[1]
                         net (fo=1, routed)           0.265    12.354    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_25/T51_54[5]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.250    12.604 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_25/yReg_carry__0_i_4__25/O
                         net (fo=1, routed)           0.000    12.604    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/restartReg_reg_1[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.061 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.061    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.242 r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.242    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_carry__1_n_7
    SLICE_X58Y20         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.322    14.382    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/clk
    SLICE_X58Y20         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_reg[8]/C
                         clock pessimism              0.227    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X58Y20         FDRE (Setup_fdre_C_D)        0.059    14.632    PacmanWrapper_inst/Pacman_inst/net/Warp/Chain/ProcessingUnit_26/yReg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 3.894ns (46.046%)  route 4.563ns (53.954%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.415     4.635    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/clk
    RAMB18_X1Y0          RAMB18E1                                     r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.125     6.760 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit/weightsReg_reg/DOPADOP[1]
                         net (fo=2, routed)           0.950     7.710    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/memoryStreamer_io_weights_1[1]
    SLICE_X41Y1          LUT4 (Prop_lut4_I1_O)        0.128     7.838 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32/O
                         net (fo=3, routed)           0.619     8.457    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_18__32_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I2_O)        0.268     8.725 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30/O
                         net (fo=2, routed)           0.663     9.388    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_8__30_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.105     9.493 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30/O
                         net (fo=3, routed)           1.471    10.963    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_3__30_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.105    11.068 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/T51_i_1__30/O
                         net (fo=3, routed)           0.353    11.422    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/xReg_reg[3]_0
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.105    11.527 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/T51/O
                         net (fo=1, routed)           0.000    11.527    PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/weightsReg_reg_1[3]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    11.738 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/biasMemoryUnit/yReg_carry_i_11__31/O[3]
                         net (fo=1, routed)           0.508    12.245    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/weightsReg_reg_0[3]
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.250    12.495 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit/yReg_carry_i_5__32/O
                         net (fo=1, routed)           0.000    12.495    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[3]_4[3]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.827 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry/CO[3]
                         net (fo=1, routed)           0.000    12.827    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.092 r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.092    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_carry__0_n_6
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.264    14.324    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/clk
    SLICE_X9Y3           FDRE                                         r  PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[5]/C
                         clock pessimism              0.167    14.491    
                         clock uncertainty           -0.035    14.455    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.059    14.514    PacmanWrapper_inst/Pacman_inst/net/Warp_1/Chain/ProcessingUnit_1/yReg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  1.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.564     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.206     1.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y41         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.832     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y41         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.479     1.541    
    SLICE_X34Y41         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.276%)  route 0.164ns (53.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.568     1.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X57Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=2, routed)           0.164     1.816    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][3]
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.875     2.064    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.566    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.749    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.081%)  route 0.165ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.568     1.511    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X57Y39         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=2, routed)           0.165     1.817    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][6]
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.875     2.064    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X2Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.566    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.749    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y2   PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y2   PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_15/weightsReg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y3   PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y3   PacmanWrapper_inst/Pacman_inst/net/Warp_1/memoryStreamer/MemoryUnit_3/weightsReg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   PacmanWrapper_inst/Pacman_inst/net/Warp/memoryStreamer/MemoryUnit_2/weightsReg_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y41  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y42  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y42  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/descrom_raddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 1.472ns (17.676%)  route 6.856ns (82.324%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns = ( 21.740 - 16.667 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.356     5.568    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X52Y62         FDSE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDSE (Prop_fdse_C_Q)         0.433     6.001 f  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[4]/Q
                         net (fo=64, routed)          2.076     8.077    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_1[4]
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.105     8.182 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_23/O
                         net (fo=1, routed)           0.825     9.006    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_23_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.105     9.111 f  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_17/O
                         net (fo=3, routed)           0.777     9.888    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[5]_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I5_O)        0.105     9.993 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[4]_i_6/O
                         net (fo=1, routed)           0.730    10.723    inputBridge_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[3]
    SLICE_X58Y59         LUT6 (Prop_lut6_I2_O)        0.105    10.828 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/crc16_buf[4]_i_3/O
                         net (fo=1, routed)           0.363    11.191    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_sendpid_reg[0]
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.105    11.296 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[4]_i_2/O
                         net (fo=3, routed)           0.832    12.128    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[4]_i_2_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.233 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_7/O
                         net (fo=3, routed)           0.477    12.711    inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_7_n_0
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.126    12.837 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3/O
                         net (fo=1, routed)           0.776    13.613    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.283    13.896 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1/O
                         net (fo=1, routed)           0.000    13.896    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1_n_0
    SLICE_X59Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.313    21.740    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/C
                         clock pessimism              0.518    22.258    
                         clock uncertainty           -0.035    22.223    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)        0.030    22.253    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 1.594ns (20.379%)  route 6.228ns (79.621%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 21.670 - 16.667 ) 
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.355     5.567    inputBridge_inst/usb_serial_inst/usb_transact_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.433     6.000 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/Q
                         net (fo=51, routed)          1.466     7.466    inputBridge_inst/usb_serial_inst/usb_transact_inst/Q[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.119     7.585 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txbuf_tail[6]_i_2/O
                         net (fo=16, routed)          0.716     8.300    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txprev_acked_reg
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.287     8.587 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state[2]_i_2__1/O
                         net (fo=12, routed)          1.206     9.794    inputBridge_inst/usb_serial_inst/usb_control_inst/s_endpt_reg[0]
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.267    10.061 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23/O
                         net (fo=1, routed)           0.986    11.047    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.105    11.152 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20/O
                         net (fo=1, routed)           0.791    11.942    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.047 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13/O
                         net (fo=1, routed)           0.652    12.699    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    12.804 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.804    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.173    12.977 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.412    13.389    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1_n_0
    SLICE_X47Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.243    21.670    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]/C
                         clock pessimism              0.518    22.188    
                         clock uncertainty           -0.035    22.153    
    SLICE_X47Y61         FDRE (Setup_fdre_C_CE)      -0.304    21.849    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.849    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 1.911ns (24.371%)  route 5.930ns (75.629%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 21.676 - 16.667 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.361     5.573    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.433     6.006 r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/Q
                         net (fo=43, routed)          1.910     7.916    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[0]
    SLICE_X52Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.021 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_4/O
                         net (fo=1, routed)           0.500     8.521    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.957 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.957    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.217 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.740     9.957    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.257    10.214 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.857    11.071    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I2_O)        0.105    11.176 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           0.522    11.698    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg[9]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.105    11.803 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.614    12.417    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.105    12.522 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.113    12.635    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.105    12.740 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.674    13.414    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_72
    SLICE_X53Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.249    21.676    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]/C
                         clock pessimism              0.518    22.194    
                         clock uncertainty           -0.035    22.159    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.168    21.991    inputBridge_inst/usb_serial_inst/s_bufptr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 1.911ns (24.371%)  route 5.930ns (75.629%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 21.676 - 16.667 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.361     5.573    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.433     6.006 r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/Q
                         net (fo=43, routed)          1.910     7.916    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[0]
    SLICE_X52Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.021 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_4/O
                         net (fo=1, routed)           0.500     8.521    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.957 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.957    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.217 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.740     9.957    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.257    10.214 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.857    11.071    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I2_O)        0.105    11.176 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           0.522    11.698    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg[9]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.105    11.803 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.614    12.417    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.105    12.522 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.113    12.635    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.105    12.740 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.674    13.414    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_72
    SLICE_X53Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.249    21.676    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/C
                         clock pessimism              0.518    22.194    
                         clock uncertainty           -0.035    22.159    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.168    21.991    inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 1.594ns (20.758%)  route 6.085ns (79.242%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 21.670 - 16.667 ) 
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.355     5.567    inputBridge_inst/usb_serial_inst/usb_transact_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.433     6.000 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/Q
                         net (fo=51, routed)          1.466     7.466    inputBridge_inst/usb_serial_inst/usb_transact_inst/Q[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.119     7.585 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txbuf_tail[6]_i_2/O
                         net (fo=16, routed)          0.716     8.300    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txprev_acked_reg
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.287     8.587 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state[2]_i_2__1/O
                         net (fo=12, routed)          1.206     9.794    inputBridge_inst/usb_serial_inst/usb_control_inst/s_endpt_reg[0]
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.267    10.061 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23/O
                         net (fo=1, routed)           0.986    11.047    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.105    11.152 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20/O
                         net (fo=1, routed)           0.791    11.942    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.047 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13/O
                         net (fo=1, routed)           0.652    12.699    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    12.804 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.804    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.173    12.977 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.269    13.246    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.243    21.670    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]/C
                         clock pessimism              0.518    22.188    
                         clock uncertainty           -0.035    22.153    
    SLICE_X46Y61         FDRE (Setup_fdre_C_CE)      -0.272    21.881    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 1.594ns (20.758%)  route 6.085ns (79.242%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 21.670 - 16.667 ) 
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.355     5.567    inputBridge_inst/usb_serial_inst/usb_transact_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.433     6.000 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/Q
                         net (fo=51, routed)          1.466     7.466    inputBridge_inst/usb_serial_inst/usb_transact_inst/Q[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.119     7.585 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txbuf_tail[6]_i_2/O
                         net (fo=16, routed)          0.716     8.300    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txprev_acked_reg
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.287     8.587 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state[2]_i_2__1/O
                         net (fo=12, routed)          1.206     9.794    inputBridge_inst/usb_serial_inst/usb_control_inst/s_endpt_reg[0]
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.267    10.061 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23/O
                         net (fo=1, routed)           0.986    11.047    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.105    11.152 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20/O
                         net (fo=1, routed)           0.791    11.942    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.047 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13/O
                         net (fo=1, routed)           0.652    12.699    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    12.804 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.804    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.173    12.977 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.269    13.246    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.243    21.670    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]/C
                         clock pessimism              0.518    22.188    
                         clock uncertainty           -0.035    22.153    
    SLICE_X46Y61         FDRE (Setup_fdre_C_CE)      -0.272    21.881    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.569ns  (logic 1.594ns (21.059%)  route 5.975ns (78.941%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 21.671 - 16.667 ) 
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.355     5.567    inputBridge_inst/usb_serial_inst/usb_transact_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.433     6.000 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state_reg[0]/Q
                         net (fo=51, routed)          1.466     7.466    inputBridge_inst/usb_serial_inst/usb_transact_inst/Q[0]
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.119     7.585 f  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txbuf_tail[6]_i_2/O
                         net (fo=16, routed)          0.716     8.300    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_txprev_acked_reg
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.287     8.587 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_state[2]_i_2__1/O
                         net (fo=12, routed)          1.206     9.794    inputBridge_inst/usb_serial_inst/usb_control_inst/s_endpt_reg[0]
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.267    10.061 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23/O
                         net (fo=1, routed)           0.986    11.047    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_23_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.105    11.152 f  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20/O
                         net (fo=1, routed)           0.791    11.942    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_20_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.105    12.047 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13/O
                         net (fo=1, routed)           0.652    12.699    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_13_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105    12.804 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0/O
                         net (fo=1, routed)           0.000    12.804    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state[3]_i_4__0_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.173    12.977 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.159    13.136    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[3]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.244    21.671    inputBridge_inst/usb_serial_inst/usb_control_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]/C
                         clock pessimism              0.518    22.189    
                         clock uncertainty           -0.035    22.154    
    SLICE_X46Y60         FDRE (Setup_fdre_C_CE)      -0.272    21.882    inputBridge_inst/usb_serial_inst/usb_control_inst/s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.882    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 1.168ns (15.197%)  route 6.518ns (84.804%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 21.738 - 16.667 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.356     5.568    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X52Y62         FDSE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDSE (Prop_fdse_C_Q)         0.433     6.001 r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/Q
                         net (fo=54, routed)          2.245     8.246    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_1[7]
    SLICE_X61Y54         LUT6 (Prop_lut6_I1_O)        0.105     8.351 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_37/O
                         net (fo=1, routed)           0.546     8.897    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_37_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.105     9.002 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_20/O
                         net (fo=2, routed)           0.672     9.674    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_20_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.105     9.779 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_6/O
                         net (fo=1, routed)           0.591    10.371    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr_reg[0]
    SLICE_X60Y58         LUT6 (Prop_lut6_I3_O)        0.105    10.476 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_txfirst_i_2/O
                         net (fo=4, routed)           1.074    11.550    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_2
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.105    11.655 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_8/O
                         net (fo=1, routed)           0.719    12.374    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_8_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.479 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_3/O
                         net (fo=1, routed)           0.262    12.741    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_3_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.846 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_1/O
                         net (fo=4, routed)           0.408    13.254    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.311    21.738    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[2]/C
                         clock pessimism              0.518    22.256    
                         clock uncertainty           -0.035    22.221    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.168    22.053    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.053    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 1.168ns (15.244%)  route 6.494ns (84.756%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 21.738 - 16.667 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.356     5.568    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X52Y62         FDSE                                         r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDSE (Prop_fdse_C_Q)         0.433     6.001 r  inputBridge_inst/usb_serial_inst/descrom_raddr_reg[7]/Q
                         net (fo=54, routed)          2.245     8.246    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_1[7]
    SLICE_X61Y54         LUT6 (Prop_lut6_I1_O)        0.105     8.351 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_37/O
                         net (fo=1, routed)           0.546     8.897    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_37_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I3_O)        0.105     9.002 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_20/O
                         net (fo=2, routed)           0.672     9.674    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_20_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.105     9.779 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_6/O
                         net (fo=1, routed)           0.591    10.371    inputBridge_inst/usb_serial_inst/usb_control_inst/descrom_raddr_reg[0]
    SLICE_X60Y58         LUT6 (Prop_lut6_I3_O)        0.105    10.476 r  inputBridge_inst/usb_serial_inst/usb_control_inst/s_txfirst_i_2/O
                         net (fo=4, routed)           1.074    11.550    inputBridge_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_2
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.105    11.655 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_8/O
                         net (fo=1, routed)           0.719    12.374    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_8_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.479 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_3/O
                         net (fo=1, routed)           0.262    12.741    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_3_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.105    12.846 r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_1/O
                         net (fo=4, routed)           0.384    13.230    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state[3]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.311    21.738    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[0]/C
                         clock pessimism              0.518    22.256    
                         clock uncertainty           -0.035    22.221    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.168    22.053    inputBridge_inst/usb_serial_inst/usb_packet_inst/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.053    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.911ns (25.121%)  route 5.696ns (74.879%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 21.676 - 16.667 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709     4.131    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.212 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.361     5.573    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.433     6.006 r  inputBridge_inst/usb_serial_inst/s_state_reg[0]/Q
                         net (fo=43, routed)          1.910     7.916    inputBridge_inst/usb_serial_inst/s_state_reg_n_0_[0]
    SLICE_X52Y54         LUT5 (Prop_lut5_I1_O)        0.105     8.021 r  inputBridge_inst/usb_serial_inst/s_state2_carry_i_4/O
                         net (fo=1, routed)           0.500     8.521    inputBridge_inst/usb_serial_inst/v_rxbuf_tmp_head[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     8.957 r  inputBridge_inst/usb_serial_inst/s_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.957    inputBridge_inst/usb_serial_inst/s_state2_carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.217 f  inputBridge_inst/usb_serial_inst/s_state2_carry__0/O[3]
                         net (fo=1, routed)           0.740     9.957    inputBridge_inst/usb_serial_inst/s_state20_out[7]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.257    10.214 r  inputBridge_inst/usb_serial_inst/s_nyet_i_5/O
                         net (fo=1, routed)           0.857    11.071    inputBridge_inst/usb_serial_inst/s_nyet_i_5_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I2_O)        0.105    11.176 r  inputBridge_inst/usb_serial_inst/s_nyet_i_2/O
                         net (fo=3, routed)           0.522    11.698    inputBridge_inst/usb_serial_inst/usb_transact_inst/q_rxbuf_tail_reg[9]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.105    11.803 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12/O
                         net (fo=2, routed)           0.614    12.417    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_12_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.105    12.522 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5/O
                         net (fo=1, routed)           0.113    12.635    inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.105    12.740 r  inputBridge_inst/usb_serial_inst/usb_transact_inst/s_bufptr[10]_i_1/O
                         net (fo=11, routed)          0.440    13.180    inputBridge_inst/usb_serial_inst/usb_transact_inst_n_72
    SLICE_X52Y54         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    20.350    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.427 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.249    21.676    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]/C
                         clock pessimism              0.518    22.194    
                         clock uncertainty           -0.035    22.159    
    SLICE_X52Y54         FDRE (Setup_fdre_C_CE)      -0.136    22.023    inputBridge_inst/usb_serial_inst/s_bufptr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.023    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  8.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inputBridge_inst/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/clock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.373ns (74.982%)  route 0.124ns (25.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.567     2.253    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  inputBridge_inst/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.417 r  inputBridge_inst/clock_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.541    inputBridge_inst/clock_count_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.697 r  inputBridge_inst/clock_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.698    inputBridge_inst/clock_count_reg[0]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.751 r  inputBridge_inst/clock_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.751    inputBridge_inst/clock_count_reg[4]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     2.924    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[4]/C
                         clock pessimism             -0.402     2.522    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     2.656    inputBridge_inst/clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inputBridge_inst/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/clock_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.386ns (75.619%)  route 0.124ns (24.381%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.567     2.253    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  inputBridge_inst/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.417 r  inputBridge_inst/clock_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.541    inputBridge_inst/clock_count_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.697 r  inputBridge_inst/clock_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.698    inputBridge_inst/clock_count_reg[0]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.764 r  inputBridge_inst/clock_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.764    inputBridge_inst/clock_count_reg[4]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     2.924    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[6]/C
                         clock pessimism             -0.402     2.522    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     2.656    inputBridge_inst/clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/s_rxbuf_head_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.564     2.250    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     2.391 r  inputBridge_inst/usb_serial_inst/s_bufptr_reg[6]/Q
                         net (fo=12, routed)          0.065     2.456    inputBridge_inst/usb_serial_inst/s_bufptr_reg_n_0_[6]
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.501 r  inputBridge_inst/usb_serial_inst/s_rxbuf_head[6]_i_1/O
                         net (fo=1, routed)           0.000     2.501    inputBridge_inst/usb_serial_inst/minusOp[6]
    SLICE_X52Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_rxbuf_head_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.834     2.923    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  inputBridge_inst/usb_serial_inst/s_rxbuf_head_reg[6]/C
                         clock pessimism             -0.660     2.263    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.121     2.384    inputBridge_inst/usb_serial_inst/s_rxbuf_head_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ulpi_port_inst/utmi_rxerror_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxerror_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.586     2.272    ulpi_port_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  ulpi_port_inst/utmi_rxerror_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     2.413 r  ulpi_port_inst/utmi_rxerror_reg/Q
                         net (fo=2, routed)           0.057     2.470    inputBridge_inst/usb_serial_inst/usb_packet_inst/PHY_RXERROR
    SLICE_X62Y68         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxerror_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.854     2.943    inputBridge_inst/usb_serial_inst/usb_packet_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxerror_reg/C
                         clock pessimism             -0.671     2.272    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.071     2.343    inputBridge_inst/usb_serial_inst/usb_packet_inst/s_rxerror_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.012%)  route 0.184ns (58.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.564     2.250    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     2.378 r  inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[7]/Q
                         net (fo=8, routed)           0.184     2.562    inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[7]
    RAMB18_X1Y22         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.872     2.961    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
                         clock pessimism             -0.656     2.305    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.129     2.434    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inputBridge_inst/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/clock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.409ns (76.670%)  route 0.124ns (23.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.567     2.253    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  inputBridge_inst/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.417 r  inputBridge_inst/clock_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.541    inputBridge_inst/clock_count_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.697 r  inputBridge_inst/clock_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.698    inputBridge_inst/clock_count_reg[0]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.787 r  inputBridge_inst/clock_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.787    inputBridge_inst/clock_count_reg[4]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     2.924    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[5]/C
                         clock pessimism             -0.402     2.522    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     2.656    inputBridge_inst/clock_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inputBridge_inst/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/clock_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.411ns (76.757%)  route 0.124ns (23.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.567     2.253    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  inputBridge_inst/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.417 r  inputBridge_inst/clock_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.541    inputBridge_inst/clock_count_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.697 r  inputBridge_inst/clock_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.698    inputBridge_inst/clock_count_reg[0]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.789 r  inputBridge_inst/clock_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.789    inputBridge_inst/clock_count_reg[4]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     2.924    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  inputBridge_inst/clock_count_reg[7]/C
                         clock pessimism             -0.402     2.522    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     2.656    inputBridge_inst/clock_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 inputBridge_inst/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/clock_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.413ns (76.844%)  route 0.124ns (23.156%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.567     2.253    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  inputBridge_inst/clock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     2.417 r  inputBridge_inst/clock_count_reg[2]/Q
                         net (fo=2, routed)           0.124     2.541    inputBridge_inst/clock_count_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.697 r  inputBridge_inst/clock_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.698    inputBridge_inst/clock_count_reg[0]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.738 r  inputBridge_inst/clock_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.738    inputBridge_inst/clock_count_reg[4]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.791 r  inputBridge_inst/clock_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.791    inputBridge_inst/clock_count_reg[8]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  inputBridge_inst/clock_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.835     2.924    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  inputBridge_inst/clock_count_reg[8]/C
                         clock pessimism             -0.402     2.522    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     2.656    inputBridge_inst/clock_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.924%)  route 0.201ns (61.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.564     2.250    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     2.378 r  inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[9]/Q
                         net (fo=6, routed)           0.201     2.579    inputBridge_inst/usb_serial_inst/q_rxbuf_tail_reg[9]
    RAMB18_X1Y22         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.872     2.961    inputBridge_inst/usb_serial_inst/ulpi_clk60_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
                         clock pessimism             -0.656     2.305    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     2.435    inputBridge_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.594     2.280    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     2.421 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[3]/Q
                         net (fo=21, routed)          0.260     2.681    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/ADDRD3
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.863     2.951    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.656     2.295    
    SLICE_X60Y42         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.535    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ulpi_clk_pin
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ulpi_clk60 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB18_X1Y22   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X1Y22   inputBridge_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0  ulpi_clk60_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X62Y60   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X60Y61   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X61Y60   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X60Y61   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y61   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X60Y59   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X61Y59   inputBridge_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y41   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.334       7.204      SLICE_X60Y41   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X60Y42   PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.663%)  route 1.561ns (76.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.639     3.918    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.105     4.023 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.923     4.946    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.136    62.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.395    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 57.449    

Slack (MET) :             57.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.563%)  route 1.338ns (73.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.586     3.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.105     3.970 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.752     4.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.352    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 57.457    

Slack (MET) :             57.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.563%)  route 1.338ns (73.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.586     3.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.105     3.970 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.752     4.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.352    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 57.457    

Slack (MET) :             57.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.563%)  route 1.338ns (73.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 32.567 - 30.000 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.464     1.464    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.356     2.901    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.379     3.280 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.586     3.865    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.105     3.970 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.752     4.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    61.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    61.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.249    62.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.567    
                         clock uncertainty           -0.035    62.531    
    SLICE_X28Y29         FDRE (Setup_fdre_C_R)       -0.352    62.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.179    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 57.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.234%)  route 0.551ns (74.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.231     1.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.694 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.320     2.014    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.822     1.647    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.647    
    SLICE_X28Y29         FDRE (Hold_fdre_C_R)        -0.018     1.629    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.863%)  route 0.628ns (77.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.253     1.671    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.375     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.821     1.646    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     1.646    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.630    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.863%)  route 0.628ns (77.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.698     0.698    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.724 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.554     1.277    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X29Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.418 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.253     1.671    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X29Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.375     2.091    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X30Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.821     1.646    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y29         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     1.646    
    SLICE_X30Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.630    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.482ns  (logic 1.100ns (74.239%)  route 0.382ns (25.761%))
  Logic Levels:           0  
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100    23.417 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.382    23.798    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X63Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.333    24.393    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X63Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/C
                         clock pessimism              0.000    24.393    
                         clock uncertainty           -0.035    24.357    
    SLICE_X63Y42         FDRE (Setup_fdre_C_D)       -0.187    24.170    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]
  -------------------------------------------------------------------
                         required time                         24.170    
                         arrival time                         -23.798    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.587ns  (logic 1.087ns (68.497%)  route 0.500ns (31.503%))
  Logic Levels:           0  
  Clock Path Skew:        -1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 24.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087    23.404 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.500    23.904    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[3]
    SLICE_X60Y37         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.329    24.389    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X60Y37         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[3]/C
                         clock pessimism              0.000    24.389    
                         clock uncertainty           -0.035    24.353    
    SLICE_X60Y37         FDRE (Setup_fdre_C_D)       -0.012    24.341    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[3]
  -------------------------------------------------------------------
                         required time                         24.341    
                         arrival time                         -23.904    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.373ns  (logic 1.107ns (80.620%)  route 0.266ns (19.380%))
  Logic Levels:           0  
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107    23.424 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.266    23.690    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X61Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.331    24.391    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X61Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/C
                         clock pessimism              0.000    24.391    
                         clock uncertainty           -0.035    24.355    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)       -0.202    24.153    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -23.690    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.377ns  (logic 1.109ns (80.561%)  route 0.268ns (19.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 22.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.437    22.316    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y41         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.425 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA/O
                         net (fo=1, routed)           0.268    23.692    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[6]
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.331    24.391    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[6]/C
                         clock pessimism              0.000    24.391    
                         clock uncertainty           -0.035    24.355    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)       -0.186    24.169    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[6]
  -------------------------------------------------------------------
                         required time                         24.169    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.364ns  (logic 1.109ns (81.288%)  route 0.255ns (18.712%))
  Logic Levels:           0  
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109    23.426 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.255    23.681    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[0]
    SLICE_X61Y41         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.331    24.391    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X61Y41         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[0]/C
                         clock pessimism              0.000    24.391    
                         clock uncertainty           -0.035    24.355    
    SLICE_X61Y41         FDRE (Setup_fdre_C_D)       -0.186    24.169    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[0]
  -------------------------------------------------------------------
                         required time                         24.169    
                         arrival time                         -23.681    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.363ns  (logic 1.081ns (79.334%)  route 0.282ns (20.666%))
  Logic Levels:           0  
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.398 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.282    23.679    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[1]
    SLICE_X63Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.333    24.393    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X63Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/C
                         clock pessimism              0.000    24.393    
                         clock uncertainty           -0.035    24.357    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)       -0.032    24.325    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                         -23.679    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.358ns  (logic 1.084ns (79.850%)  route 0.274ns (20.150%))
  Logic Levels:           0  
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    23.401 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.274    23.674    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X62Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.333    24.393    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X62Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/C
                         clock pessimism              0.000    24.393    
                         clock uncertainty           -0.035    24.357    
    SLICE_X62Y42         FDRE (Setup_fdre_C_D)       -0.024    24.333    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]
  -------------------------------------------------------------------
                         required time                         24.333    
                         arrival time                         -23.674    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.316ns  (logic 0.379ns (28.795%)  route 0.937ns (71.205%))
  Logic Levels:           0  
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X59Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379    22.696 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.937    23.633    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[0]
    SLICE_X59Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.331    24.391    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X59Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]/C
                         clock pessimism              0.000    24.391    
                         clock uncertainty           -0.035    24.355    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)       -0.047    24.308    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         24.308    
                         arrival time                         -23.633    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.338ns  (logic 1.081ns (80.813%)  route 0.257ns (19.187%))
  Logic Levels:           0  
  Clock Path Skew:        -1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 24.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 22.316 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.437    22.316    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y41         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081    23.397 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.257    23.653    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[7]
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.331    24.391    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/C
                         clock pessimism              0.000    24.391    
                         clock uncertainty           -0.035    24.355    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)       -0.024    24.331    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                         -23.653    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@20.000ns - ulpi_clk_pin rise@16.667ns)
  Data Path Delay:        1.219ns  (logic 0.379ns (31.102%)  route 0.840ns (68.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 24.392 - 20.000 ) 
    Source Clock Delay      (SCD):    5.650ns = ( 22.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    16.667    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.422    18.089 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.709    20.798    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.879 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.438    22.317    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.379    22.696 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.840    23.535    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[3]
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    21.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.332    24.392    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/C
                         clock pessimism              0.000    24.392    
                         clock uncertainty           -0.035    24.356    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)       -0.032    24.324    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.535    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.836%)  route 0.348ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.594     2.280    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X59Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     2.421 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.348     2.769    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[1]
    SLICE_X59Y44         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.866     2.054    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X59Y44         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.035     2.089    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.070     2.159    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.782%)  route 0.349ns (71.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X59Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     2.420 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.349     2.769    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[2]
    SLICE_X59Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.865     2.053    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X59Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.066     2.154    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.386ns (76.505%)  route 0.119ns (23.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.665 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.119     2.784    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[5]
    SLICE_X62Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.867     2.055    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X62Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.078     2.168    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.744%)  route 0.386ns (73.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.594     2.280    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     2.421 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg[4]/Q
                         net (fo=4, routed)           0.386     2.807    PacmanWrapper_inst/AsyncFifo_inst/wptr_bin_reg__1[4]
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.865     2.053    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.071     2.159    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 inputBridge_inst/wait_over_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led_reg_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.173%)  route 0.442ns (75.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.565     2.251    inputBridge_inst/ulpi_clk60_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  inputBridge_inst/wait_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     2.392 r  inputBridge_inst/wait_over_reg/Q
                         net (fo=3, routed)           0.442     2.835    ready
    SLICE_X59Y51         FDRE                                         r  led_reg_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.861     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  led_reg_reg[7]_inv/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.084    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.070     2.154    led_reg_reg[7]_inv
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.478ns (82.605%)  route 0.101ns (17.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y41         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.757 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.101     2.858    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[7]
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.865     2.053    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X58Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.078     2.166    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.238%)  route 0.116ns (22.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.673 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.116     2.789    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[2]
    SLICE_X61Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.865     2.053    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X61Y40         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.005     2.093    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.478ns (80.526%)  route 0.116ns (19.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.757 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.116     2.873    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[1]
    SLICE_X63Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.868     2.056    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X63Y43         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.035     2.091    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.075     2.166    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.207%)  route 0.467ns (76.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.594     2.280    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     2.421 r  PacmanWrapper_inst/AsyncFifo_inst/wptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.467     2.888    PacmanWrapper_inst/AsyncFifo_inst/wptr_gray[3]
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.865     2.053    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]/C
                         clock pessimism              0.000     2.053    
                         clock uncertainty            0.035     2.088    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.075     2.163    PacmanWrapper_inst/AsyncFifo_inst/s1_wptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.390ns (69.680%)  route 0.170ns (30.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.661    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.687 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.593     2.279    PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.669 r  PacmanWrapper_inst/AsyncFifo_inst/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.170     2.839    PacmanWrapper_inst/Pacman_inst/widthConverter/io_inDataStream_bits[4]
    SLICE_X63Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.867     2.055    PacmanWrapper_inst/Pacman_inst/widthConverter/clk
    SLICE_X63Y42         FDRE                                         r  PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.010     2.100    PacmanWrapper_inst/Pacman_inst/widthConverter/R11_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -0.130ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.029ns  (logic 0.398ns (13.141%)  route 2.631ns (86.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 38.424 - 33.334 ) 
    Source Clock Delay      (SCD):    4.660ns = ( 34.660 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.440    34.660    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X60Y40         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.398    35.058 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           2.631    37.688    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    37.017    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.094 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.330    38.424    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000    38.424    
                         clock uncertainty           -0.035    38.388    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)       -0.189    38.199    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                         -37.688    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.094ns  (logic 0.379ns (12.251%)  route 2.715ns (87.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 38.424 - 33.334 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 34.661 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.441    34.661    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.379    35.040 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/Q
                         net (fo=4, routed)           2.715    37.754    PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    37.017    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.094 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.330    38.424    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000    38.424    
                         clock uncertainty           -0.035    38.388    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)       -0.032    38.356    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                         -37.754    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.054ns  (logic 0.379ns (12.411%)  route 2.675ns (87.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 38.424 - 33.334 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 34.661 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.441    34.661    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.379    35.040 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           2.675    37.714    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X59Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    37.017    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.094 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.330    38.424    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X59Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000    38.424    
                         clock uncertainty           -0.035    38.388    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)       -0.047    38.341    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                         -37.714    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.022ns  (logic 0.379ns (12.540%)  route 2.643ns (87.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 38.424 - 33.334 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 34.662 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.442    34.662    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X63Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.379    35.041 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           2.643    37.684    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    37.017    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.094 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.330    38.424    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000    38.424    
                         clock uncertainty           -0.035    38.388    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)       -0.075    38.313    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -37.684    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (ulpi_clk_pin rise@33.334ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.030ns  (logic 0.379ns (12.510%)  route 2.651ns (87.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 38.424 - 33.334 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 34.663 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    D4                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450    31.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689    33.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    33.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.443    34.663    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X62Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.379    35.042 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           2.651    37.692    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     33.334    33.334 r  
    B5                                                0.000    33.334 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000    33.334    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         1.356    34.690 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           2.327    37.017    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.094 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.330    38.424    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000    38.424    
                         clock uncertainty           -0.035    38.388    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)       -0.042    38.346    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                         -37.692    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.148ns (10.582%)  route 1.251ns (89.418%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.595     1.538    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X60Y40         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           1.251     2.937    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[1]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.863     2.951    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]/C
                         clock pessimism              0.000     2.951    
                         clock uncertainty            0.035     2.986    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.012     2.998    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.141ns (9.522%)  route 1.340ns (90.478%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.595     1.538    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           1.340     3.019    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[3]
    SLICE_X59Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.864     2.952    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X59Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]/C
                         clock pessimism              0.000     2.952    
                         clock uncertainty            0.035     2.987    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.070     3.057    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.141ns (9.636%)  route 1.322ns (90.364%))
  Logic Levels:           0  
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.596     1.539    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X63Y41         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           1.322     3.003    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[0]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.863     2.951    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]/C
                         clock pessimism              0.000     2.951    
                         clock uncertainty            0.035     2.986    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.046     3.032    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.141ns (8.910%)  route 1.442ns (91.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.595     1.538    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X58Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]/Q
                         net (fo=4, routed)           1.442     3.121    PacmanWrapper_inst/AsyncFifo_inst/rptr_bin_reg[4]
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.864     2.952    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X58Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]/C
                         clock pessimism              0.000     2.952    
                         clock uncertainty            0.035     2.987    
    SLICE_X58Y43         FDRE (Hold_fdre_C_D)         0.075     3.062    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.141ns (8.825%)  route 1.457ns (91.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.597     1.540    PacmanWrapper_inst/AsyncFifo_inst/clk
    SLICE_X62Y43         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  PacmanWrapper_inst/AsyncFifo_inst/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           1.457     3.138    PacmanWrapper_inst/AsyncFifo_inst/rptr_gray[2]
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ulpi_clk60 (IN)
                         net (fo=0)                   0.000     0.000    ulpi_clk60
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ulpi_clk60_IBUF_inst/O
                         net (fo=1, routed)           1.613     2.059    ulpi_clk60_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.088 r  ulpi_clk60_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.863     2.951    PacmanWrapper_inst/AsyncFifo_inst/ulpi_clk
    SLICE_X61Y42         FDRE                                         r  PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]/C
                         clock pessimism              0.000     2.951    
                         clock uncertainty            0.035     2.986    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.070     3.056    PacmanWrapper_inst/AsyncFifo_inst/s1_rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.945ns (19.649%)  route 3.864ns (80.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 32.571 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.141     7.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X39Y35         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.253    32.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X39Y35         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.217    32.788    
                         clock uncertainty           -0.035    32.752    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.331    32.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.421    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 24.727    

Slack (MET) :             24.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.945ns (19.477%)  route 3.907ns (80.523%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 32.577 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.184     7.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X29Y42         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.259    32.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X29Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.277    32.854    
                         clock uncertainty           -0.035    32.818    
    SLICE_X29Y42         FDPE (Recov_fdpe_C_PRE)     -0.292    32.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.526    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 24.790    

Slack (MET) :             24.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.945ns (19.477%)  route 3.907ns (80.523%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 32.577 - 30.000 ) 
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.356     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X30Y30         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.398     3.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.705     3.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.232     4.220 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.473     4.693    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.105     4.798 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.013     5.810    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I4_O)        0.105     5.915 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.533     6.448    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.105     6.553 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.184     7.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X29Y42         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.241    31.241    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    31.318 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.259    32.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X29Y42         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.277    32.854    
                         clock uncertainty           -0.035    32.818    
    SLICE_X29Y42         FDPE (Recov_fdpe_C_PRE)     -0.292    32.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         32.526    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 24.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.299%)  route 0.134ns (48.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X31Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X31Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.929%)  route 0.195ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.195     1.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.929%)  route 0.195ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.195     1.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.929%)  route 0.195ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.562     1.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.195     1.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X30Y40         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.831     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X30Y40         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X30Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.484ns (13.696%)  route 3.050ns (86.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.971     6.925    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.105     7.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.079     8.109    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X33Y41         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y41         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X33Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    14.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.484ns (13.696%)  route 3.050ns (86.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.971     6.925    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.105     7.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.079     8.109    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X33Y41         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.259    14.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y41         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X33Y41         FDPE (Recov_fdpe_C_PRE)     -0.292    14.234    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.484ns (15.960%)  route 2.549ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.971     6.925    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.105     7.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.578     7.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X41Y31         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X41Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.484ns (15.960%)  route 2.549ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.971     6.925    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.105     7.030 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.578     7.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X41Y31         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y31         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X41Y31         FDPE (Recov_fdpe_C_PRE)     -0.292    14.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.379ns (19.575%)  route 1.557ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.557     6.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.252    14.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.167    14.479    
                         clock uncertainty           -0.035    14.443    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.331    14.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.379ns (19.575%)  route 1.557ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.557     6.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.252    14.312    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.167    14.479    
                         clock uncertainty           -0.035    14.443    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.331    14.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.379ns (20.473%)  route 1.472ns (79.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.472     6.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y32         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y32         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X36Y32         FDCE (Recov_fdce_C_CLR)     -0.331    14.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.379ns (20.473%)  route 1.472ns (79.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.472     6.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X36Y32         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y32         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X36Y32         FDCE (Recov_fdce_C_CLR)     -0.331    14.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.379ns (20.515%)  route 1.468ns (79.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.468     6.422    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X37Y32         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y32         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X37Y32         FDCE (Recov_fdce_C_CLR)     -0.331    14.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.379ns (20.515%)  route 1.468ns (79.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.355     4.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y27         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.379     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.468     6.422    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X37Y32         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        1.253    14.313    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y32         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.167    14.480    
                         clock uncertainty           -0.035    14.444    
    SLICE_X37Y32         FDCE (Recov_fdce_C_CLR)     -0.331    14.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  7.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.773%)  route 0.189ns (57.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.557     1.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y30         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.641 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X38Y31         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.825     2.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X38Y31         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X38Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.773%)  route 0.189ns (57.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.557     1.500    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y30         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.641 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.189     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X38Y31         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.825     2.013    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X38Y31         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X38Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.397%)  route 0.170ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X33Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X33Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.858%)  route 0.173ns (55.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X32Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.858%)  route 0.173ns (55.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.565     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.173     1.823    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X32Y42         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4162, routed)        0.833     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.498     1.523    
    SLICE_X32Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.391    





