// Seed: 1401414335
module module_0 (
    output wand id_0,
    input wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri0 id_19,
    input wor id_20,
    output wand id_21
);
  wire id_23;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13
);
  always @(*) begin
    deassign id_1;
  end
  module_0(
      id_8,
      id_10,
      id_1,
      id_9,
      id_5,
      id_8,
      id_6,
      id_5,
      id_4,
      id_3,
      id_10,
      id_2,
      id_2,
      id_3,
      id_11,
      id_4,
      id_6,
      id_3,
      id_4,
      id_1,
      id_0,
      id_8
  );
endmodule
