module dmem_ram(input logic clk, we,
				input logic [31:0] address, wd,
				output logic [31:0] rd);
	
	logic RAM[32399:0];

	always_ff @(negedge clk)
		begin
			if (address >= 'd0 && address <= 'd65534)
				rd = {31'b0, RAM[address]};
			else
				rd = 32'b0;
		end
	

	always_ff @(posedge clk)
		begin
			if (we) 
				begin
					if (address >= 'd0 && address <= 'd65534)
						RAM[address] <= wd[0];
				end
		end
		
		

endmodule 