[
  {
    "path": ".gitmodules",
    "mode": "100644",
    "type": "blob",
    "sha": "c9a6f70b4581a039068cf50773a6c707b5336e45",
    "size": 731,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/c9a6f70b4581a039068cf50773a6c707b5336e45"
  },
  {
    "path": "CMakeLists.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "029e6cfb5994a1520731df87aa07133dffa943f3",
    "size": 5790,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/029e6cfb5994a1520731df87aa07133dffa943f3"
  },
  {
    "path": "Dockerfile",
    "mode": "100644",
    "type": "blob",
    "sha": "618634a2bdacbf689d1f665fc201061a17db3736",
    "size": 1415,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/618634a2bdacbf689d1f665fc201061a17db3736"
  },
  {
    "path": "IFsupport",
    "mode": "040000",
    "type": "tree",
    "sha": "3cd30be0d60b5517ea47ade5ddbbe2a3d3660742",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/3cd30be0d60b5517ea47ade5ddbbe2a3d3660742"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "5f645b24a6071093612543ab4012037db9df2bd8",
    "size": 1507,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/5f645b24a6071093612543ab4012037db9df2bd8"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "dbd939b14e0151c9646e5fbf8b575e555281bf9d",
    "size": 21104,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/dbd939b14e0151c9646e5fbf8b575e555281bf9d"
  },
  {
    "path": "benchmarks",
    "mode": "040000",
    "type": "tree",
    "sha": "6a17613f09fbc9b3057ef6f18904d9193fde2f88",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/6a17613f09fbc9b3057ef6f18904d9193fde2f88"
  },
  {
    "path": "bin",
    "mode": "040000",
    "type": "tree",
    "sha": "54d2fcfddb05f194bddb7e1b35626da38ec08b99",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/54d2fcfddb05f194bddb7e1b35626da38ec08b99"
  },
  {
    "path": "cmake",
    "mode": "040000",
    "type": "tree",
    "sha": "988745ee28072a84ea759b122bdeb004576c63d1",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/988745ee28072a84ea759b122bdeb004576c63d1"
  },
  {
    "path": "dreamplacefpga",
    "mode": "040000",
    "type": "tree",
    "sha": "26c42f0f3527e6a09715c8cb4522a3f52bb341e1",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/26c42f0f3527e6a09715c8cb4522a3f52bb341e1"
  },
  {
    "path": "images",
    "mode": "040000",
    "type": "tree",
    "sha": "a1fe4df815576659196bd3ad716e443a542eb87e",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/a1fe4df815576659196bd3ad716e443a542eb87e"
  },
  {
    "path": "requirements.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "484345007c156356d6ae9e5ede7aa3480954b5b7",
    "size": 155,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/484345007c156356d6ae9e5ede7aa3480954b5b7"
  },
  {
    "path": "test",
    "mode": "040000",
    "type": "tree",
    "sha": "562d0b6d9744032fdbf1487a8c57f53df378ed1f",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/562d0b6d9744032fdbf1487a8c57f53df378ed1f"
  },
  {
    "path": "test_interchange",
    "mode": "040000",
    "type": "tree",
    "sha": "871872daf6c591973f80c0037733ae6fd1a9a9a7",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/871872daf6c591973f80c0037733ae6fd1a9a9a7"
  },
  {
    "path": "thirdparty",
    "mode": "040000",
    "type": "tree",
    "sha": "7d7d4beefc1d4ef479febff85ae083528287f2cd",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/7d7d4beefc1d4ef479febff85ae083528287f2cd"
  },
  {
    "path": "timing",
    "mode": "040000",
    "type": "tree",
    "sha": "f7a03bb11461677f92126914d79cbbc44668b0d5",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/f7a03bb11461677f92126914d79cbbc44668b0d5"
  },
  {
    "path": "timing_README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "640e8df4894d0050f5e839de742fbb211d3cebc7",
    "size": 5957,
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/blobs/640e8df4894d0050f5e839de742fbb211d3cebc7"
  },
  {
    "path": "unitest",
    "mode": "040000",
    "type": "tree",
    "sha": "20cd62db863faac6932290f66cdbffbff9e10659",
    "url": "https://api.github.com/repos/rachelselinar/DREAMPlaceFPGA/git/trees/20cd62db863faac6932290f66cdbffbff9e10659"
  }
]