Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Oct 15 16:27:04 2019
| Host             : LAPTOP-DK3JDSV0 running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a12ticsg325-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.142        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.068        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 5.3          |
| Max Ambient (C)          | 62.4         |
| Junction Temperature (C) | 62.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.541 |     1765 |       --- |             --- |
|   LUT as Logic           |     1.264 |      916 |      8000 |           11.45 |
|   CARRY4                 |     0.145 |       56 |      3650 |            1.53 |
|   Register               |     0.098 |      522 |     16000 |            3.26 |
|   LUT as Distributed RAM |     0.019 |       64 |      5000 |            1.28 |
|   BUFG                   |     0.010 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.006 |       37 |     14600 |            0.25 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     1.906 |     1530 |       --- |             --- |
| I/O                      |     3.621 |       56 |       150 |           37.33 |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     7.142 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     3.735 |       3.717 |      0.018 |
| Vccaux    |       1.800 |     0.300 |       0.290 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.676 |       1.675 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| TOP                              |     7.068 |
|   UART1                          |     0.197 |
|   Wrapper1                       |     2.849 |
|     ARM1                         |     2.664 |
|       ALU1                       |     0.019 |
|       MCycle                     |     0.969 |
|       ProgramCounter1            |     1.567 |
|       RegFile1                   |     0.110 |
|     DATA_VAR_MEM_reg_0_127_10_10 |     0.003 |
|     DATA_VAR_MEM_reg_0_127_11_11 |     0.010 |
|     DATA_VAR_MEM_reg_0_127_12_12 |     0.004 |
|     DATA_VAR_MEM_reg_0_127_13_13 |     0.002 |
|     DATA_VAR_MEM_reg_0_127_15_15 |     0.004 |
|     DATA_VAR_MEM_reg_0_127_16_16 |     0.003 |
|     DATA_VAR_MEM_reg_0_127_18_18 |     0.003 |
|     DATA_VAR_MEM_reg_0_127_19_19 |     0.004 |
|     DATA_VAR_MEM_reg_0_127_20_20 |     0.005 |
|     DATA_VAR_MEM_reg_0_127_23_23 |     0.002 |
|     DATA_VAR_MEM_reg_0_127_25_25 |     0.002 |
|     DATA_VAR_MEM_reg_0_127_28_28 |     0.002 |
|     DATA_VAR_MEM_reg_0_127_29_29 |     0.002 |
|     DATA_VAR_MEM_reg_0_127_3_3   |     0.005 |
|     DATA_VAR_MEM_reg_0_127_6_6   |     0.001 |
|     DATA_VAR_MEM_reg_0_127_8_8   |     0.002 |
+----------------------------------+-----------+


