----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 10.07.2019 12:51:50
-- Design Name: 
-- Module Name: my_libraries - Behavioral
-- Project Name: Which libraries to use 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;  -- Basic IEEE library 
use IEEE.NUMERIC_STD.ALL;     -- IEEE library for working with unsigned and signed types
                              -- Variopus arithmetic operators also   

-- WARNING: in general try NOT to use the following libraries
-- because they are not IEEE standard libraries,
-- they a vendor specific librararies with modifcations 
-- use IEEE.std_logic_arith.all;10
-- use IEEE.std_logic_unsigned.all;11
-- use IEEE.std_logic_signed

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity my_libraries is
--  Port ( );
end my_libraries;

architecture Behavioral of my_libraries is

begin


end Behavioral;
