
---------- Begin Simulation Statistics ----------
final_tick                               807366626578250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26528                       # Simulator instruction rate (inst/s)
host_mem_usage                               17067956                       # Number of bytes of host memory used
host_op_rate                                    44129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3769.54                       # Real time elapsed on the host
host_tick_rate                               25990270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166346853                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.097971                       # Number of seconds simulated
sim_ticks                                 97971359000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13382266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13382266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31897.946176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31897.946176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29850.725797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29850.725797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9977374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9977374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 108609061750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 108609061750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3404892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3404892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2494651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2494651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27171354500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27171354500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       910241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       910241                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 94428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3966000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3966000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37963249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37963249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18102.103909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18102.103909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18114.853982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18114.853982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     34807956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34807956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  57117441750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57117441750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.083114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      3155293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3155293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        32467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  56569537000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56569537000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.082259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      3122826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3122826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           98                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           98                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   269.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1616                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51345515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51345515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25262.474077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25262.474077                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20763.575587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20763.575587                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     44785330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44785330                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 165726503500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165726503500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.127765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127765                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      6560185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6560185                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2527118                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2527118                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  83740891500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83740891500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.078548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4033067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4033067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51345567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51345567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25262.312341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25262.312341                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20764.342719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20764.342719                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     44785340                       # number of overall hits
system.cpu.dcache.overall_hits::total        44785340                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 165726503500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165726503500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.127766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127766                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      6560227                       # number of overall misses
system.cpu.dcache.overall_misses::total       6560227                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2527118                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2527118                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  83744857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83744857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.078548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4033109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4033109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           98                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           98                       # number of overall MSHR uncacheable misses
system.cpu.dcache.replacements                4030591                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1025::0          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          737                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             11.657586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        414796151                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1023.910981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1025         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4030591                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         414796151                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.910981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46986961                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655856000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks      3220185                       # number of writebacks
system.cpu.dcache.writebacks::total           3220185                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        22279                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        22279                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 18334.591695                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 18334.591695                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17834.591695                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 17834.591695                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        17246                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        17246                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     92278000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     92278000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.225908                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.225908                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         5033                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         5033                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     89761500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     89761500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.225908                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.225908                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         5033                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         5033                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        22279                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        22279                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 18334.591695                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 18334.591695                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17834.591695                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 17834.591695                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        17246                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        17246                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     92278000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     92278000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.225908                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.225908                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         5033                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         5033                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     89761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     89761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.225908                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.225908                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         5033                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         5033                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        22279                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        22279                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 18334.591695                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 18334.591695                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17834.591695                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 17834.591695                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        17246                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        17246                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     92278000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     92278000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.225908                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.225908                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         5033                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         5033                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     89761500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     89761500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.225908                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.225908                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         5033                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         5033                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4977                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.258122                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        49591                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.826932                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.989183                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.989183                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         5017                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        49591                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.826932                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        21363                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655674000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8671439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8671439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38482.563359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38482.563359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37474.915592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37474.915592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8656958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8656958                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    557266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    557266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        14481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14481                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2930                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2930                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    432872750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    432872750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11551                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11551                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8671439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8671439                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38482.563359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38482.563359                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37474.915592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37474.915592                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8656958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8656958                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    557266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    557266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001670                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        14481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14481                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2930                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2930                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    432872750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    432872750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001332                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001332                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11551                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11551                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8671439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8671439                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38482.563359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38482.563359                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37474.915592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37474.915592                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8656958                       # number of overall hits
system.cpu.icache.overall_hits::total         8656958                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    557266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    557266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001670                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        14481                       # number of overall misses
system.cpu.icache.overall_misses::total         14481                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2930                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2930                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    432872750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    432872750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001332                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001332                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11551                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11551                       # number of overall MSHR misses
system.cpu.icache.replacements                  11039                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            207.027267                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34697307                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   487.113773                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.951394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             11039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34697307                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           487.113773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2285374                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655668000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        11039                       # number of writebacks
system.cpu.icache.writebacks::total             11039                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          367                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          367                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 56589.285714                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 56589.285714                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 56089.285714                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 56089.285714                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          283                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          283                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4753500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4753500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.228883                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.228883                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           84                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4711500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4711500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.228883                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.228883                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           84                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          367                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          367                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 56589.285714                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 56589.285714                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 56089.285714                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 56089.285714                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          283                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          283                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4753500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4753500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.228883                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.228883                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           84                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.228883                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.228883                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           84                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          367                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          367                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 56589.285714                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 56589.285714                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 56089.285714                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 56089.285714                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          283                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          283                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4753500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4753500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.228883                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.228883                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           84                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           84                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4711500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4711500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.228883                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.228883                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           84                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           68                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.661765                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          818                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    14.272016                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.892001                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.892001                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           68                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          818                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    14.272016                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          317                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655327000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks          957                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total          957                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 61261.379663                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 61261.379663                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 190364713870                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 190364713870                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      3107418                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      3107418                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11551                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11551                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81073.034285                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81073.034285                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82667.366947                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 82667.366947                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6680                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6680                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    394906750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    394906750                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.421695                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.421695                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4871                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4871                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          230                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          230                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    383659250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    383659250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.401783                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.401783                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4641                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4641                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data      3121367                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total      3121367                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 37761.550141                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 37761.550141                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 20577.877261                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 20577.877261                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data      1898265                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total      1898265                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  46186227500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  46186227500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.391848                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.391848                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data      1223102                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total      1223102                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data       451500                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total       451500                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  15877931250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  15877931250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.247200                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.247200                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       771602                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       771602                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4986                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           84                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       910248                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       915318                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 72727.386935                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 52442.362040                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52489.669112                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72739.688129                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 26675.199682                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26949.956540                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3991                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           35                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       443520                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       447546                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     72363750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4515000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  24476318750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  24553197500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.199559                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.583333                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.512748                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.511049                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          995                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           49                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       466728                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       467772                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data       289446                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total       289447                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     72303250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4515000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4729032750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   4805851000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.199358                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.583333                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.194762                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.194823                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          994                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           49                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       177282                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       178325                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         1512                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         1512                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 13211.206897                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 13211.206897                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 15762.931034                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15762.931034                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         1454                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         1454                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       766250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       766250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.038360                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.038360                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           58                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           58                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       914250                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       914250                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.038360                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.038360                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           58                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           58                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           98                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           98                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        11039                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        11039                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        11039                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        11039                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3220185                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3220185                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3220185                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3220185                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4986                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           84                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11551                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      4031615                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4048236                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 72727.386935                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 81073.034285                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 41816.363924                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 41948.719737                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72739.688129                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82667.366947                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 21717.052875                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 22070.131725                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3991                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           35                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6680                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data      2341785                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2352491                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     72363750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      4515000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    394906750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  70662546250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  71134331750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.199559                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.583333                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.421695                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.419145                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.418885                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          995                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           49                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4871                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      1689830                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       1695745                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          230                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data       740946                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total       741177                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     72303250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    383659250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  20606964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  21067441500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.199358                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.583333                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.401783                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.235361                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.235799                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          994                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           49                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4641                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       948884                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       954568                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4986                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           84                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11551                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      4031615                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4048236                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 72727.386935                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 81073.034285                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 41816.363924                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 41948.719737                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 61261.379663                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72739.688129                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 92142.857143                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82667.366947                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 21717.052875                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52051.423951                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3991                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           35                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6680                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      2341785                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2352491                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     72363750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      4515000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    394906750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  70662546250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  71134331750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.199559                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.583333                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.421695                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.419145                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.418885                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          995                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           49                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4871                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      1689830                       # number of overall misses
system.cpu.l2cache.overall_misses::total      1695745                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.dtb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          230                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data       740946                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total       741177                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 190364713870                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     72303250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4515000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    383659250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  20606964000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 211432155370                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.199358                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.583333                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.401783                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.235361                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.003397                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      3107418                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          994                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           49                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4641                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       948884                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4061986                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           98                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           98                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3273445                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit          115                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      3274356                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage       117134                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4066595                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          194                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         1730                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          807                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0           94                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          870                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2          401                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.569464                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        68834947                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     7.397783                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  3081.941710                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.737296                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.033721                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.102780                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  1001.465710                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001806                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.752427                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000180                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000758                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.244498                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999677                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         2731                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025         1365                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.666748                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.333252                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4066595                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         68834947                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.678999                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           10448971                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655316500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            23347                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3221284                       # number of writebacks
system.cpu.l2cache.writebacks::total          3221284                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           138062                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        34141                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12097041                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          236                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14996                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12146414                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1445760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    464115592                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         5376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       319104                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          465885832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3639781582                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9874884                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3443822921                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         75201                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       4023002                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206167744                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12778177                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001886                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.043995                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12754410     99.81%     99.81% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              23430      0.18%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                337      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12778177                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests         1059                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          291                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4048102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        22462                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8096470                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        22753                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8728331                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp        926916                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            98                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           98                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6441509                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        11039                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1666460                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4655951                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         1512                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         1512                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq      3121367                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp      3121367                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11551                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq       915365                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4860                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4860                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 92886.776438                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 92886.776438                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher 278940104284                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total 278940104284                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher      3003012                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total        3003012                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data       771602                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            771602                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 79308.103408                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 79308.103408                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 101159.675675                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 101159.675675                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data       686792                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                686792                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   6726120250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6726120250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.109914                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.109914                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        84810                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               84810                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_hits::.switch_cpus.data        33041                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_hits::total            33041                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   5236935250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5236935250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.067093                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.067093                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        51769                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          51769                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      3105440                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          994                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4641                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data       177283                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       3288407                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 77136.632383                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 95414.886689                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56158.814109                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 76716.208870                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106141.038656                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 95762.365167                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 105729.362545                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 106094.158635                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher       777437                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          401                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          802                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data       125145                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            903790                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 179574311597                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4371000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    366297750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   2928008250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 182938775847                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.749653                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.596579                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.897959                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.827192                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.294095                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.725159                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      2328003                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          593                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           44                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         3839                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        52138                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2384617                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher      1363145                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.data        28734                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total      1391917                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 102411030276                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4371000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    363992750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2474490001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 105319671277                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.310699                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.596579                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.897959                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.819005                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.132015                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.301879                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher       964858                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          593                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           44                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         3801                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        23404                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       992700                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15301.136364                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15301.136364                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16005.659091                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16005.659091                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           14                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       673250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       673250                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.758621                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.758621                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           44                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       704249                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       704249                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           44                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           98                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           98                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3221284                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3221284                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3221284                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3221284                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.l2cache.prefetcher      3105440                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          994                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           49                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4641                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data       948885                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4060009                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 77136.632383                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 95414.886689                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 70494.848410                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 76805.224895                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106141.038656                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 95762.365167                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 102582.379990                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 105849.581488                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.l2cache.prefetcher       777437                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          401                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            5                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          802                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data       811937                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1590582                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 179574311597                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      4371000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    366297750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   9654128500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     189664896097                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.749653                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.596579                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.897959                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.827192                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.144325                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.608232                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.l2cache.prefetcher      2328003                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          593                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           44                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         3839                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data       136948                       # number of demand (read+write) misses
system.l3.demand_misses::total                2469427                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher      1363145                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.data        61775                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total             1424958                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 102411030276                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      4371000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    363992750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   7711425251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 110556606527                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.310699                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.596579                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.897959                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.819005                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.079222                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.257258                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher       964858                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          593                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           44                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         3801                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        75173                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1044469                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      3105440                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          994                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           49                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4641                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data       948885                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4060009                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 77136.632383                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 95414.886689                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 70494.848410                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 76805.224895                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 106141.038656                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 92886.776438                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 110939.713322                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 99340.909091                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 95762.365167                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 102582.379990                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 96231.881215                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.l2cache.prefetcher       777437                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          401                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            5                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          802                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data       811937                       # number of overall hits
system.l3.overall_hits::total                 1590582                       # number of overall hits
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 179574311597                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      4371000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    366297750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   9654128500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    189664896097                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.749653                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.596579                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.897959                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.827192                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.144325                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.608232                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.l2cache.prefetcher      2328003                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          593                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           44                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         3839                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data       136948                       # number of overall misses
system.l3.overall_misses::total               2469427                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher      1363145                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.data        61775                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total            1424958                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 102411030276                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher 278940104284                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     65787250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      4371000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    363992750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   7711425251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 389496710811                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.310699                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.596579                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.897959                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.819005                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.079222                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996914                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher       964858                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher      3003012                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          593                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           44                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         3801                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        75173                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4047481                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           98                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           98                       # number of overall MSHR uncacheable misses
system.l3.prefetcher.num_hwpf_issued          3448621                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                 9898                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified             4855603                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                 83251                       # number of prefetches that crossed the page
system.l3.replacements                        4011644                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          284                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2555                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        25650                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3         3620                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           47                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          468                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3          139                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::4            1                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.393513                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                133887756                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       1.121661                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher  8134.316509                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 23886.614640                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.686965                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.302278                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    31.438138                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   621.643241                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000034                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.248240                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.728962                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000174                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000959                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.018971                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997349                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32109                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           659                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.979889                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.020111                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4011644                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 133887756                       # Number of tag accesses
system.l3.tags.tagsinuse                 32681.123431                       # Cycle average of tags in use
system.l3.tags.total_refs                     9601923                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                     17499                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks             3167610                       # number of writebacks
system.l3.writebacks::total                   3167610                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   2735326.97                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               46079.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     11845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l3.prefetcher::samples     11668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28587.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       20.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    21.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      4.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     43.11                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2383717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2383717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      8387104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l3.prefetcher      7968370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        82310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2383717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      2863857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             21686011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1438461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      8387104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l3.prefetcher      7968370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        82310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2383717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      2863857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            23124473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1438461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1438461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5766                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   339.890392                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   271.673545                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   219.617756                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          757     13.13%     13.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          758     13.15%     26.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2727     47.29%     73.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          426      7.39%     80.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          370      6.42%     87.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          301      5.22%     92.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          178      3.09%     95.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          102      1.77%     97.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          147      2.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5766                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1959808                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                2124608                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 164800                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              140928                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       233536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       233536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       821696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l3.prefetcher       780672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         8064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       233536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       280576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2124608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       140928                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         140928                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        12839                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l3.prefetcher        12198                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          126                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3649                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4384                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     43144.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l3.prefetcher     40515.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     53686.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     28492.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     50514.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39185.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       758080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l3.prefetcher       746752                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         8064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       233536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       213312                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 7737771.607312296517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l3.prefetcher 7622145.978397625498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 82309.769735867405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 653.252140760852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2383717.061636350583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2177289.385155920871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    553937811                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l3.prefetcher    494205204                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      6764526                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        28492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    184326879                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    171790706                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2202                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              78708                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        12839                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l3.prefetcher        12198                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          126                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4384                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              33197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2202                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2202                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   81.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             1799                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1079                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              482                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              893                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              625                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1644                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1835                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1055                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             711                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20            1062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25            1037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            2118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             915                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29            1158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30            1157                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000841296                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5078                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4641                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4298                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3958                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3618                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2090                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1696                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1423                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1118                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    886                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   459                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   348                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   266                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   206                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   151                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    98                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                    81                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                    57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                    37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                    27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                    19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    33197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                33197                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      33197                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                81.17                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   24856                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2575                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                 102032504                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  96827839250                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1411053618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   875413594                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2202                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2202                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2773250711.817559                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            4782606.192000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.548475                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  91930666275                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4404050000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1636632725                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        30060778844.808296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8443139.392800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           46102703.539200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        8504290380.614826                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          41397648386.364647                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2760145212.115165                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4208755.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.407034                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  91958374883                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4404050000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1608924117                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        30069826296.379486                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7430072.781600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           37890453.753600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        8504290380.614826                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          41383791171.468628                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     13651.66                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               62532.40                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3165408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples    960526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples   2978922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     70810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    45040.40                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2620.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2620.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      5.32                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2067.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2067.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.16                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       24.41                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   13.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  10.77                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        99948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           99948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    627507474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   1946047273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       305069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        28090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst        99948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     46273769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2620261622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2067809552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    627507474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   1946047273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       305069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        28090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        99948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     46273769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4688071174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2067809552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2067809552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples       898198                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   511.335131                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   391.077413                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   341.980414                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        39050      4.35%      4.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       213773     23.80%     28.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       180145     20.06%     48.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        89251      9.94%     58.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        56421      6.28%     64.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        54315      6.05%     70.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        23595      2.63%     73.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        41422      4.61%     77.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       200226     22.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       898198                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             256698944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              256710592                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  11648                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202582528                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202586112                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher     61477760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher    190656896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        29888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst         9792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4533504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         256710592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202586112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202586112                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher       960590                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher      2979014                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          467                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           43                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst          153                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        70836                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     66810.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     61131.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     71290.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     57816.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     74800.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     63196.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher     61473664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher    190651008                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        29888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2752                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         9792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4531840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 627465665.756458520889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 1945987173.659600019455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 305068.749735318066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 28089.842052716653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 99947.577536410419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 46256784.087275959551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher  64177628580                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher 182111106584                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     33292648                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      2486090                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst     11444528                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   4476568467                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3165408                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1752623.42                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202582528                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2067772970.261645793915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5547768186716                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       180334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8924301                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2995534                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       180334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher       960590                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher      2979014                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          467                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           43                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        70836                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4011103                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3165408                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3165408                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   87.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           124077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           124851                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           125248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           124765                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124557                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           125734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           127251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           126007                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           126779                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           127671                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          127575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          125492                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          125000                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          125229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124597                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          124575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          124826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          124883                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          125017                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          126942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          125413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          124905                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          125026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          124851                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          125194                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          126025                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          124526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          126035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          124463                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          124214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          124275                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          124918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            96879                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98749                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98961                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99911                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100297                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99069                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98923                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98770                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99024                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           98940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99009                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98631                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000114301652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       180334                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.241574                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    74.330330                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       180319     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30720-31231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       180334                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 754472                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 821814                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 712622                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 559488                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 361679                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 250237                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 179259                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 153202                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 116352                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  79105                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 13604                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  5176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  2461                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   304                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   190                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   167                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   150                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                    99                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                    82                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                    65                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                    55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                    42                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    27                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4011103                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4011103                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4011103                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                86.51                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3469899                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13364388772                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  97971293750                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           250812526897                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                180653496765                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       180334                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.552719                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.411820                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.388494                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          102343     56.75%     56.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            7198      3.99%     60.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           33478     18.56%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            6774      3.76%     83.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            7134      3.96%     87.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            6782      3.76%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            8148      4.52%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            2170      1.20%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            2200      1.22%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            2203      1.22%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1164      0.65%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             256      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             152      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29              87      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30              63      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              40      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              30      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              53      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34              17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36               7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37               6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::41               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::43               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::48               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::62               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       180334                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 52148                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 65534                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 96105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                126071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                156599                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                174144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                189960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                206955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                202219                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                208155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                224293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                226357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                216341                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                208976                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                193948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                192933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                193164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                183726                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 13507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  9131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  6439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  5199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  3358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  2750                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  2101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                  1432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                  1011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   715                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                   455                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                   278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                   223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                   181                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                   147                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                   101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    70                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                    42                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3165408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3165408                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3165408                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.71                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2808171                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        41920754802.075050                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            702110603.375998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           659.888150                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   8468433221                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4404050000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  85098865779                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        3037599481.996454                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1239486998.803227                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5511610025.779154                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        8504290380.614826                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          64650138860.294350                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3734286567.648024                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        41365772965.642189                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            698525597.952001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           657.798642                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   9665311729                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4404050000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  83901987271                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        3420766233.964434                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1233160838.280021                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5489954811.331136                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        8504290380.614826                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          64445426887.850304                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3732956060.064013                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        98944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     12000506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12099646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12099646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2265536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    459296704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    461562632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461562632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              248712                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy           101561882                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22692149201                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              23.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        20897832179                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             21.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4044442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4044442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4044442                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4011077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8055150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            3992531                       # Transaction distribution
system.membus.trans_dist::WriteReq                 98                       # Transaction distribution
system.membus.trans_dist::WriteResp                98                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3167610                       # Transaction distribution
system.membus.trans_dist::CleanEvict           843196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51769                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3992531                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     16917681                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          103                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        45667                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18732181                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4944744                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     16917681                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11972937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        18934654                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      3179350                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     15355780                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      1900350                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     16634780                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          685                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           56                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       792513                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2      1439736                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6       543159                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       293591                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10         2266                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       162029                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12        98149                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13       405531                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14         1096                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        56922                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16         1564                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         5274                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         2296                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         6025                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         1747                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         7206                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         1682                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         4138                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        12784                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        17067                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        55759                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         2864                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit          899                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         1124                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     14609150                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          684                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2       597458                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6      1441708                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       528304                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10        14743                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       111915                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        48590                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13       294105                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14        98415                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       406861                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16         2049                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        55428                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         1769                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19       195179                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         2487                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         7659                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         1776                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         4574                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         7375                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        15923                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        18228                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        55988                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      3903693                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit          664                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         2853                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS           94274                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        36764                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96639249                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52794181                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        46105                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18665263                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1463551                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7798                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1091681                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166346853                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    390949867                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.425494                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.182733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    321270747     82.18%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34856699      8.92%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9978107      2.55%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5468559      1.40%     95.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9016817      2.31%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6881628      1.76%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1151866      0.29%     99.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       861893      0.22%     99.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1463551      0.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    390949867                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65065                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166263705                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19731196                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        42921      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108567113     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36852      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         5311      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19731132     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37963348     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166346853                       # Class of committed instruction
system.switch_cpus.commit.refs               57694608                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166346853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.918854                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.918854                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     362592431                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      167899998                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7385048                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2035909                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          50526                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19076221                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19828114                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3609                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38012790                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3933                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            18934654                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8671439                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             364589189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101214783                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        42170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        22691                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          101052                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4769                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.048317                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26430794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5039018                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.258276                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    391140139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.431618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.680000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        362780680     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1882802      0.48%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2060976      0.53%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2817240      0.72%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1198896      0.31%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2881682      0.74%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1837608      0.47%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1305074      0.33%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14375181      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    391140139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  745257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        56902                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18721809                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.426145                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57834698                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38010189                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3572382                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19879618                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10709                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        47012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38063687                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167439259                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19824509                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        57137                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     166999882                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          34971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     140650031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          50526                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     140821830                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6439903                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4755                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2164                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       148422                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       100274                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4755                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        51566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          99705711                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166954244                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.783446                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          78113998                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.426028                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              166960747                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248753749                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110197137                       # number of integer regfile writes
system.switch_cpus.ipc                       0.255177                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.255177                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        52693      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109102868     65.31%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38849      0.02%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          7881      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19838754     11.87%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38023286     22.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          112      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167064555                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             272                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          496                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          224                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          272                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              211717                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001267                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           22113     10.44%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15228      7.19%     17.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        174328     82.34%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           32      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167223307                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    725485202                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166954020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168536095                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167425577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167064555                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        13682                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1092395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4732                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5884                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1555596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    391140139                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.427122                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.095741                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    319489661     81.68%     81.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28939326      7.40%     89.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     16620702      4.25%     93.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      9286910      2.37%     95.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9282178      2.37%     98.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5340250      1.37%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2099069      0.54%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        57625      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        24418      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    391140139                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.426310                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8672184                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   125                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       147100                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20560                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19879618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38063687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95291438                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6984                       # number of misc regfile writes
system.switch_cpus.numCycles                391885396                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       145562055                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162392236                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         907194                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14429307                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         21179                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     442728139                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167683306                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    163871671                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14028257                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      211520266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          50526                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     216290424                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1479415                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          152                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250018687                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       779566                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         9563                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         121311869                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         9657                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            556922535                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335068804                       # The number of ROB writes
system.switch_cpus.timesIdled                    5551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12175472                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466003144                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3679282183                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3658061838                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202727040                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         12996974                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001349                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.036709                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12979436     99.87%     99.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  17538      0.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           12996974                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4055497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        17538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8115209                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          17538                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         8936809                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           3288407                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                98                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               98                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6388894                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1677892                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq          4925165                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              58                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             58                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           771602                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          771602                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      3288407                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  97971359000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    97971349000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807366626578250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807366655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               70495814                       # Simulator instruction rate (inst/s)
host_mem_usage                               17068980                       # Number of bytes of host memory used
host_op_rate                                117262230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.42                       # Real time elapsed on the host
host_tick_rate                               20181886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100066386                       # Number of instructions simulated
sim_ops                                     166470773                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    28652000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         6638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         6638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6638                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        19915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9766.245487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9766.245487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  9766.245487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9766.245487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        19084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8115750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8115750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.041727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8115750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8115750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.041727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          831                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data        26553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        26553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9766.245487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9766.245487                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9766.245487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9766.245487                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data        25722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25722                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      8115750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8115750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031296                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data          831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      8115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data        26553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        26553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9766.245487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9766.245487                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9766.245487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9766.245487                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data        25722                       # number of overall hits
system.cpu.dcache.overall_hits::total           25722                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      8115750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8115750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031296                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data          831                       # number of overall misses
system.cpu.dcache.overall_misses::total           831                       # number of overall misses
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      8115750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8115750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          831                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu.dcache.replacements                    831                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1025::0          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          732                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           1001.725606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses           213255                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1025         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs              1855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses            213255                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1858201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks          831                       # number of writebacks
system.cpu.dcache.writebacks::total               831                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            6                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    57.250000                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs          916                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         6637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         6637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6637                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst         6637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6637                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst         6637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6637                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst         6637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6637                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst         6637                       # number of overall hits
system.cpu.icache.overall_hits::total            6637                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12480.023438                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses            26548                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses             26548                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6389772                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     3.125000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           50                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 53547.864964                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 53547.864964                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher     29344230                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total     29344230                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher          548                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total          548                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data          831                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          831                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 18355.263158                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 18355.263158                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 17778.571429                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 17778.571429                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data          546                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          546                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data      5231250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      5231250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.342960                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.342960                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data          285                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          285                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data            5                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data      4978000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4978000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.336943                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.336943                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data          280                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          280                       # number of ReadExReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks          831                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.switch_cpus.data          831                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          831                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 18355.263158                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 18355.263158                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 17778.571429                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 17778.571429                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.switch_cpus.data          546                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             546                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data      5231250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total      5231250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.342960                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.342960                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.switch_cpus.data          285                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           285                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data      4978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total      4978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.336943                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.336943                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data          280                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.switch_cpus.data          831                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          831                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 18355.263158                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 18355.263158                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 53547.864964                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 17778.571429                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41451.968599                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.switch_cpus.data          546                       # number of overall hits
system.cpu.l2cache.overall_hits::total            546                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data      5231250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total      5231250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.342960                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.342960                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.switch_cpus.data          285                       # number of overall misses
system.cpu.l2cache.overall_misses::total          285                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher     29344230                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data      4978000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     34322230                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.336943                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.996390                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher          548                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data          280                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          828                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued          548                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified          548                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage           22                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                   828                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          188                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         1735                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          802                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0           99                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          868                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2          404                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.448619                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses           14124                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2729.495881                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  1366.504119                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.666381                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.333619                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         2725                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025         1371                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.665283                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.334717                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs             4924                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses            14124                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              12057                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks          828                       # number of writebacks
system.cpu.l2cache.writebacks::total              828                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         2493                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total              2493                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       106368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total             106368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy         831000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy        694215                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          2.4                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                 52992                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples         2477                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0               2477    100.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total           2477                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests          831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests         1662                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                        1646                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::WritebackDirty         1659                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq          818                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq          831                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp          831                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 81375.227872                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 81375.227872                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher     43210246                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total     43210246                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher          531                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total            531                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data          280                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               280                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 94640.625000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 94640.625000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 94640.625000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 94640.625000                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data          264                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   264                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data      1514250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       1514250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.057143                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.057143                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data           16                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data      1514250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      1514250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.057143                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data           16                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher          548                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           548                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 90270.761246                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 90270.761246                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 91392.348754                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 91392.348754                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher          259                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               259                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher     26088250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     26088250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.527372                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.527372                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher          289                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             289                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.l2cache.prefetcher            8                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher     25681250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     25681250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.512774                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.512774                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher          281                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          281                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks          828                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          828                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks          828                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              828                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.l2cache.prefetcher          548                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          280                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  828                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 90270.761246                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 94640.625000                       # average overall miss latency
system.l3.demand_avg_miss_latency::total        90500                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 91392.348754                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 94640.625000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 91567.340067                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.l2cache.prefetcher          259                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data          264                       # number of demand (read+write) hits
system.l3.demand_hits::total                      523                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher     26088250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data      1514250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         27602500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.527372                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.057143                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.368357                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.l2cache.prefetcher          289                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data           16                       # number of demand (read+write) misses
system.l3.demand_misses::total                    305                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.l2cache.prefetcher            8                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher     25681250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data      1514250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     27195500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.512774                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.057143                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.358696                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher          281                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data           16                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               297                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.l2cache.prefetcher          548                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          280                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 828                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 90270.761246                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 94640.625000                       # average overall miss latency
system.l3.overall_avg_miss_latency::total        90500                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 91392.348754                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 81375.227872                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 94640.625000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 85031.094203                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.l2cache.prefetcher          259                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data          264                       # number of overall hits
system.l3.overall_hits::total                     523                       # number of overall hits
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher     26088250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data      1514250                       # number of overall miss cycles
system.l3.overall_miss_latency::total        27602500                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.527372                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.057143                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.368357                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.l2cache.prefetcher          289                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data           16                       # number of overall misses
system.l3.overall_misses::total                   305                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.l2cache.prefetcher            8                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher     25681250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher     43210246                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data      1514250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     70405746                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.512774                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.057143                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher          281                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher          531                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data           16                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              828                       # number of overall MSHR misses
system.l3.prefetcher.num_hwpf_issued              563                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified                 603                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                     7                       # number of prefetches that crossed the page
system.l3.replacements                            828                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          284                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2557                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        25647                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3         3622                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          465                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3          138                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::4            1                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.544231                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                    27324                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks              1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 11062.671515                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 21046.886535                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker            3                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst            3                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   651.441950                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.337606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.642300                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.019880                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32110                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           658                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.979919                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.020081                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     33596                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                     27324                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       85476                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks                 828                       # number of writebacks
system.l3.writebacks::total                       828                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     53.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                  6                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        477336.988800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           402.322393                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE     27602000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        9022437.580800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          11527341.218400                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        477336.988800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           402.322393                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE     27602000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        9022437.580800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          11527341.218400                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     17222.68                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               49987.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    32495.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     1849.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  1849.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      5.77                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     1838.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1849.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.89                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       19.20                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    9.63                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   9.57                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher    627669971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   1186095212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     35739215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1849504398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1849504398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher    627669971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   1186095212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     35739215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3699008795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1849504398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1849504398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          235                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   449.906383                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   343.244845                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   329.932458                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127            8      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           95     40.43%     43.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           18      7.66%     51.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           36     15.32%     66.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           13      5.53%     72.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      2.98%     75.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            9      3.83%     79.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            4      1.70%     80.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           45     19.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          235                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 52992                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  52992                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  52672                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               52992                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher        17984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher        33984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             52992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        52992                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          52992                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher          281                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher          531                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     51720.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     48933.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     54512.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher        17984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher        33984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data         1024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 627669970.682674884796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 1186095211.503560066223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 35739215.412536650896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher     14533432                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher     25983728                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       872206                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks          828                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1877446.65                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks        52672                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 1838335892.782353878021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks   1554525826                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2088                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               788                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher          281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher          531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                828                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          828                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               828                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              207                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              79                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              69                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              73                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22             216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23             229                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24              61                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27              20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000009531152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.377778                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.255194                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.092073                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               2      4.44%      4.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18              35     77.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19               1      2.22%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               1      2.22%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21               2      4.44%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               2      4.44%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               2      4.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           45                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    107                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    107                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    108                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    274                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     65                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     52                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  828                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        828                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                82.49                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     683                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2758896                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                     28520750                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               41389366                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    26905990                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.288889                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.217917                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.727087                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              34     75.56%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      2.22%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      2.22%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      2.22%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      2.22%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      2.22%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      2.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           45                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                    42                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    48                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                    45                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 828                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       828                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.65                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    734                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        13507612.792800                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            290043.936000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           669.667807                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     27602000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        26917.228800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            512039.102400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           2271123.187200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy              19187322                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          552019.104000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        13104712.017600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            74850.048000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           594.603052                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE       852100                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      1050000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     26749900                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        305061.926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            134892.021600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        2027566.648800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          17036566.646400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          1389483.984000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port       105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer4.occupancy             5366250                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              18.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4275952                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 828                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          828                       # Transaction distribution
system.membus.trans_dist::ReadExReq                16                       # Transaction distribution
system.membus.trans_dist::ReadExResp               16                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           812                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        13276                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        15489                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         2212                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        13276                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        11064                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           15489                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect         2213                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong        13278                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect         2212                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong        13279                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0         1107                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2         2212                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect        12172                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2         1107                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6         2212                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect         3319                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             84083                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            44252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches              15491                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts        66386                       # Number of instructions committed
system.switch_cpus.commit.committedOps         123920                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       114607                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.081260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.694460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        65647     57.28%     57.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        21852     19.07%     76.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         7193      6.28%     82.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         4980      4.35%     86.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         6361      5.55%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         5530      4.83%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1660      1.45%     98.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1384      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            7                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       114607                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            123920                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 13276                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        90729     73.22%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        13276     10.71%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        19915     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       123920                       # Class of committed instruction
system.switch_cpus.commit.refs                  33191                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               66386                       # Number of Instructions Simulated
system.switch_cpus.committedOps                123920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.726373                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.726373                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         94693                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         123904                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4426                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              2212                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         13276                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               13276                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               19914                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               15489                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              6637                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 94696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                  66385                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.135149                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        19911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2212                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.579240                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       114607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.081234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.537418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            94693     82.62%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2212      1.93%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2212      1.93%     86.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     86.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2213      1.93%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2212      1.93%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            11065      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       114607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            15489                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.081164                       # Inst execution rate
system.switch_cpus.iew.exec_refs                33190                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              19914                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         13276                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        19914                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       123909                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         13276                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        123909                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         6638                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             82972                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                123909                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.780022                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             64720                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.081164                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 123909                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           161524                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           88506                       # number of integer regfile writes
system.switch_cpus.ipc                       0.579249                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.579249                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         90719     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        13276     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        19914     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         123909                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         123909                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       362425                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       123909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       123909                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             123909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            123909                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples       114607                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.081164                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.680117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        70076     61.14%     61.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        12173     10.62%     71.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        12167     10.62%     82.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         4151      3.62%     86.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         8018      7.00%     93.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         5255      4.59%     97.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2767      2.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       114607                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.081164                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                6637                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        13276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        19914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           64168                       # number of misc regfile reads
system.switch_cpus.numCycles                   114607                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.CommittedMaps        132775                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles             9957                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups        309787                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         123914                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       132764                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              9957                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          91095                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles         94693                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups       161533                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             86288                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               238527                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              247829                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side         2484                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side       105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy             828000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            696696                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.snoopTraffic                     52992                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2463                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2463    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2463                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests          828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         1656                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                            1635                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp               548                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         1656                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq              807                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              280                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             280                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          548                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     28652000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       28652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED     28652000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
