// Seed: 3918078923
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    output tri0 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13
);
  supply1 id_15 = 1 == 1'b0;
  wor id_16 = id_16.id_16 == id_16;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8
    , id_16,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    output supply0 id_12,
    input tri id_13,
    output wire id_14
);
  nmos (id_8, 1 ^ id_5, 1, id_0);
  module_0(
      id_14, id_10, id_14, id_10, id_13, id_2, id_14, id_12, id_14, id_14, id_2, id_8, id_12, id_10
  );
endmodule
