

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_s'
================================================================
* Date:           Tue Jun 13 19:25:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.954 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer15_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer12_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln41 = store i7 0, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_11 = load i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.81ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i_11, i7 64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%i_12 = add i7 %i_11, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'add' 'i_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end14" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln41 = store i7 %i_12, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 17 [1/1] (1.55ns)   --->   "%layer12_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer12_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'layer12_out_read' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_data_data = trunc i128 %layer12_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'in_data_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = trunc i128 %layer12_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 96, i32 111" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'trunc_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 112, i32 127" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_data_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 16, i32 31" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'in_data_data_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_data_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 32, i32 47" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'in_data_data_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_data_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 48, i32 63" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'in_data_data_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 64, i32 79" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 64, i32 78" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer12_out_read, i32 80, i32 95" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 80, i32 94" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 96, i32 110" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i128.i32.i32, i128 %layer12_out_read, i32 112, i32 126"   --->   Operation 33 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %in_data_data, i16 0"   --->   Operation 34 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.29ns)   --->   "%out_data_data = select i1 %icmp_ln1695, i15 %trunc_ln145_3, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'select' 'out_data_data' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.10ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i16 %in_data_data_4, i16 0"   --->   Operation 36 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns)   --->   "%out_data_data_2 = select i1 %icmp_ln1695_1, i15 %trunc_ln, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'out_data_data_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.10ns)   --->   "%icmp_ln1695_2 = icmp_sgt  i16 %in_data_data_5, i16 0"   --->   Operation 38 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.29ns)   --->   "%out_data_data_4 = select i1 %icmp_ln1695_2, i15 %trunc_ln44_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'out_data_data_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1695_3 = icmp_sgt  i16 %in_data_data_6, i16 0"   --->   Operation 40 'icmp' 'icmp_ln1695_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.29ns)   --->   "%out_data_data_6 = select i1 %icmp_ln1695_3, i15 %trunc_ln44_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'out_data_data_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.10ns)   --->   "%icmp_ln1695_4 = icmp_sgt  i16 %tmp, i16 0"   --->   Operation 42 'icmp' 'icmp_ln1695_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %icmp_ln1695_4, i15 %trunc_ln145_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.10ns)   --->   "%icmp_ln1695_5 = icmp_sgt  i16 %tmp_s, i16 0"   --->   Operation 44 'icmp' 'icmp_ln1695_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.29ns)   --->   "%select_ln51_1 = select i1 %icmp_ln1695_5, i15 %trunc_ln145_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.10ns)   --->   "%icmp_ln1695_6 = icmp_sgt  i16 %trunc_ln145_4, i16 0"   --->   Operation 46 'icmp' 'icmp_ln1695_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.29ns)   --->   "%select_ln51_2 = select i1 %icmp_ln1695_6, i15 %trunc_ln145_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.10ns)   --->   "%icmp_ln1695_7 = icmp_sgt  i16 %trunc_ln145_5, i16 0"   --->   Operation 48 'icmp' 'icmp_ln1695_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.29ns)   --->   "%select_ln51_3 = select i1 %icmp_ln1695_7, i15 %trunc_ln1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 49 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 63 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 50 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_data" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %out_data_data_2" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 53 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %out_data_data_4" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 54 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i15 %out_data_data_6" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 55 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1695 = zext i15 %select_ln51"   --->   Operation 56 'zext' 'zext_ln1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1695_1 = zext i15 %select_ln51_1"   --->   Operation 57 'zext' 'zext_ln1695_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1695_2 = zext i15 %select_ln51_2"   --->   Operation 58 'zext' 'zext_ln1695_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i127 @_ssdm_op_BitConcatenate.i127.i15.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_3, i16 %zext_ln1695_2, i16 %zext_ln1695_1, i16 %zext_ln1695, i16 %zext_ln45_3, i16 %zext_ln45_2, i16 %zext_ln45_1, i16 %zext_ln45" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i127 %or_ln174_s" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.55ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer15_out, i128 %zext_ln174" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 62 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i' [9]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [12]  (0.773 ns)
	'store' operation ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i' [60]  (0.427 ns)
	blocking operation 0.044 ns on control path)

 <State 2>: 2.95ns
The critical path consists of the following:
	fifo read operation ('layer12_out_read', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'layer12_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [17]  (1.56 ns)
	'icmp' operation ('icmp_ln1695') [34]  (1.1 ns)
	'select' operation ('out_data.data', firmware/nnet_utils/nnet_activation_stream.h:51) [35]  (0.294 ns)

 <State 3>: 1.56ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'layer15_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [59]  (1.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
