IP Name		:pgcb
Design name	:ClockDomainController
LIBRARY_NAME	:d04
LIBRARY_VOLTAGE	:0.74
VT_TYPE		:ln
Clock file	:
Constraint file	:
Scripts	:

++RTL_list
$MODEL_ROOT/src/rtl/common/pgcb_ctech_map.sv
$MODEL_ROOT/src/rtl/ClockDomainController/ClockDomainController.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcMainClock.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcMainCg.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcPgClock.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_doublesync_rstb.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_doublesync_setb.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_mux_2to1.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_dq.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_clk_gate_te.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_clk_buf.sv
