set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Testingswitches.vo Testingswitches_v.sdo}}
	{{"Fast Model"} {Testingswitches_fast.vo Testingswitches_v_fast.sdo}}
}
