Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 07:47:29 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     88          
DPIR-1     Warning           Asynchronous driver check       30          
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-16  Warning           Large setup violation           1000        
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (13)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2_to_ascii/ascii_code_new_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sa/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sp_language/d_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sp_uart_receive_ready/d_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sp_uart_transmit_ready/d_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.910    -5813.830                   2090                 2401        0.132        0.000                      0                 2401        4.500        0.000                       0                  2261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.910    -5813.830                   2090                 2401        0.132        0.000                      0                 2401        4.500        0.000                       0                  2261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2090  Failing Endpoints,  Worst Slack       -5.910ns,  Total Violation    -5813.830ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.910ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.222ns  (logic 6.591ns (43.300%)  route 8.631ns (56.700%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.595    14.307    v/ai/sel0[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.303    14.610 r  v/ai/addr_reg[13]_i_642/O
                         net (fo=3, routed)           0.953    15.563    v/ai/addr_reg[13]_i_642_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  v/ai/sel_0_i_1705/O
                         net (fo=1, routed)           0.000    15.687    v/ai/sel_0_i_1705_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    15.899 r  v/ai/sel_0_i_758/O
                         net (fo=1, routed)           0.000    15.899    v/ai/sel_0_i_758_n_0
    SLICE_X36Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    15.993 r  v/ai/sel_0_i_284/O
                         net (fo=1, routed)           1.368    17.361    v/ai/sel_0_i_284_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.316    17.677 r  v/ai/sel_0_i_89/O
                         net (fo=1, routed)           0.000    17.677    v/ai/sel_0_i_89_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    17.889 r  v/ai/sel_0_i_30/O
                         net (fo=1, routed)           1.187    19.076    v/ai/sel_0_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.299    19.375 r  v/ai/sel_0_i_5/O
                         net (fo=4, routed)           0.936    20.311    v/rg/ADDRARDADDR[9]
    RAMB36_X0Y11         RAMB36E1                                     r  v/rg/sel_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.481    14.822    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  v/rg/sel_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.967    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.401    v/rg/sel_0
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -20.311    
  -------------------------------------------------------------------
                         slack                                 -5.910    

Slack (VIOLATED) :        -5.788ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 6.627ns (43.929%)  route 8.459ns (56.071%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.852    14.564    v/ai/sel0[1]
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.303    14.867 r  v/ai/sel_0_i_3014/O
                         net (fo=3, routed)           0.932    15.799    v/ai/sel_0_i_3014_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.124    15.923 r  v/ai/sel_0_i_1763/O
                         net (fo=1, routed)           0.000    15.923    v/ai/sel_0_i_1763_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    16.164 r  v/ai/sel_0_i_787/O
                         net (fo=1, routed)           0.000    16.164    v/ai/sel_0_i_787_n_0
    SLICE_X10Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    16.262 r  v/ai/sel_0_i_299/O
                         net (fo=1, routed)           1.302    17.564    v/ai/sel_0_i_299_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.319    17.883 r  v/ai/sel_0_i_93/O
                         net (fo=1, routed)           0.000    17.883    v/ai/sel_0_i_93_n_0
    SLICE_X7Y62          MUXF7 (Prop_muxf7_I0_O)      0.212    18.095 r  v/ai/sel_0_i_32/O
                         net (fo=1, routed)           0.801    18.896    v/ai/sel_0_i_32_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.299    19.195 r  v/ai/sel_0_i_6/O
                         net (fo=4, routed)           0.980    20.175    v/rg/ADDRARDADDR[8]
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.467    14.808    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/CLKARDCLK
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.387    v/rg/sel_3
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -20.175    
  -------------------------------------------------------------------
                         slack                                 -5.788    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.085ns  (logic 6.661ns (44.157%)  route 8.424ns (55.843%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.555    14.267    v/ai/sel0[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.303    14.570 r  v/ai/addr_reg[14]_i_457/O
                         net (fo=3, routed)           1.713    16.283    v/ai/addr_reg[14]_i_457_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.407 r  v/ai/sel_0_i_2032/O
                         net (fo=1, routed)           0.000    16.407    v/ai/sel_0_i_2032_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.247    16.654 r  v/ai/sel_0_i_921/O
                         net (fo=1, routed)           0.000    16.654    v/ai/sel_0_i_921_n_0
    SLICE_X10Y63         MUXF8 (Prop_muxf8_I0_O)      0.098    16.752 r  v/ai/sel_0_i_366/O
                         net (fo=1, routed)           0.814    17.566    v/ai/sel_0_i_366_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.319    17.885 r  v/ai/sel_0_i_109/O
                         net (fo=1, routed)           0.000    17.885    v/ai/sel_0_i_109_n_0
    SLICE_X10Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    18.126 r  v/ai/sel_0_i_40/O
                         net (fo=1, routed)           0.829    18.956    v/ai/sel_0_i_40_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I1_O)        0.298    19.254 r  v/ai/sel_0_i_8/O
                         net (fo=4, routed)           0.920    20.174    v/rg/ADDRARDADDR[6]
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.467    14.808    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/CLKARDCLK
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.387    v/rg/sel_3
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -20.174    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.782ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 6.591ns (43.710%)  route 8.488ns (56.290%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.595    14.307    v/ai/sel0[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.303    14.610 r  v/ai/addr_reg[13]_i_642/O
                         net (fo=3, routed)           0.953    15.563    v/ai/addr_reg[13]_i_642_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  v/ai/sel_0_i_1705/O
                         net (fo=1, routed)           0.000    15.687    v/ai/sel_0_i_1705_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    15.899 r  v/ai/sel_0_i_758/O
                         net (fo=1, routed)           0.000    15.899    v/ai/sel_0_i_758_n_0
    SLICE_X36Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    15.993 r  v/ai/sel_0_i_284/O
                         net (fo=1, routed)           1.368    17.361    v/ai/sel_0_i_284_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.316    17.677 r  v/ai/sel_0_i_89/O
                         net (fo=1, routed)           0.000    17.677    v/ai/sel_0_i_89_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    17.889 r  v/ai/sel_0_i_30/O
                         net (fo=1, routed)           1.187    19.076    v/ai/sel_0_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.299    19.375 r  v/ai/sel_0_i_5/O
                         net (fo=4, routed)           0.793    20.168    v/rg/ADDRARDADDR[9]
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.467    14.808    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/CLKARDCLK
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.387    v/rg/sel_3
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                 -5.782    

Slack (VIOLATED) :        -5.777ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.088ns  (logic 6.661ns (44.148%)  route 8.427ns (55.852%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.555    14.267    v/ai/sel0[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.303    14.570 r  v/ai/addr_reg[14]_i_457/O
                         net (fo=3, routed)           1.713    16.283    v/ai/addr_reg[14]_i_457_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.407 r  v/ai/sel_0_i_2032/O
                         net (fo=1, routed)           0.000    16.407    v/ai/sel_0_i_2032_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.247    16.654 r  v/ai/sel_0_i_921/O
                         net (fo=1, routed)           0.000    16.654    v/ai/sel_0_i_921_n_0
    SLICE_X10Y63         MUXF8 (Prop_muxf8_I0_O)      0.098    16.752 r  v/ai/sel_0_i_366/O
                         net (fo=1, routed)           0.814    17.566    v/ai/sel_0_i_366_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.319    17.885 r  v/ai/sel_0_i_109/O
                         net (fo=1, routed)           0.000    17.885    v/ai/sel_0_i_109_n_0
    SLICE_X10Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    18.126 r  v/ai/sel_0_i_40/O
                         net (fo=1, routed)           0.829    18.956    v/ai/sel_0_i_40_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I1_O)        0.298    19.254 r  v/ai/sel_0_i_8/O
                         net (fo=4, routed)           0.923    20.177    v/rg/ADDRARDADDR[6]
    RAMB36_X0Y11         RAMB36E1                                     r  v/rg/sel_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.481    14.822    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  v/rg/sel_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.967    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.401    v/rg/sel_0
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -5.777    

Slack (VIOLATED) :        -5.731ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 6.627ns (44.081%)  route 8.407ns (55.919%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.852    14.564    v/ai/sel0[1]
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.303    14.867 r  v/ai/sel_0_i_3014/O
                         net (fo=3, routed)           0.932    15.799    v/ai/sel_0_i_3014_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I3_O)        0.124    15.923 r  v/ai/sel_0_i_1763/O
                         net (fo=1, routed)           0.000    15.923    v/ai/sel_0_i_1763_n_0
    SLICE_X10Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    16.164 r  v/ai/sel_0_i_787/O
                         net (fo=1, routed)           0.000    16.164    v/ai/sel_0_i_787_n_0
    SLICE_X10Y72         MUXF8 (Prop_muxf8_I0_O)      0.098    16.262 r  v/ai/sel_0_i_299/O
                         net (fo=1, routed)           1.302    17.564    v/ai/sel_0_i_299_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.319    17.883 r  v/ai/sel_0_i_93/O
                         net (fo=1, routed)           0.000    17.883    v/ai/sel_0_i_93_n_0
    SLICE_X7Y62          MUXF7 (Prop_muxf7_I0_O)      0.212    18.095 r  v/ai/sel_0_i_32/O
                         net (fo=1, routed)           0.801    18.896    v/ai/sel_0_i_32_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.299    19.195 r  v/ai/sel_0_i_6/O
                         net (fo=4, routed)           0.928    20.123    v/rg/ADDRARDADDR[8]
    RAMB36_X0Y13         RAMB36E1                                     r  v/rg/sel_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.472    14.813    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  v/rg/sel_1/CLKARDCLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.392    v/rg/sel_1
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                 -5.731    

Slack (VIOLATED) :        -5.719ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 6.661ns (44.329%)  route 8.365ns (55.671%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.555    14.267    v/ai/sel0[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.303    14.570 r  v/ai/addr_reg[14]_i_457/O
                         net (fo=3, routed)           1.713    16.283    v/ai/addr_reg[14]_i_457_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    16.407 r  v/ai/sel_0_i_2032/O
                         net (fo=1, routed)           0.000    16.407    v/ai/sel_0_i_2032_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_I1_O)      0.247    16.654 r  v/ai/sel_0_i_921/O
                         net (fo=1, routed)           0.000    16.654    v/ai/sel_0_i_921_n_0
    SLICE_X10Y63         MUXF8 (Prop_muxf8_I0_O)      0.098    16.752 r  v/ai/sel_0_i_366/O
                         net (fo=1, routed)           0.814    17.566    v/ai/sel_0_i_366_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.319    17.885 r  v/ai/sel_0_i_109/O
                         net (fo=1, routed)           0.000    17.885    v/ai/sel_0_i_109_n_0
    SLICE_X10Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    18.126 r  v/ai/sel_0_i_40/O
                         net (fo=1, routed)           0.829    18.956    v/ai/sel_0_i_40_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I1_O)        0.298    19.254 r  v/ai/sel_0_i_8/O
                         net (fo=4, routed)           0.862    20.116    v/rg/ADDRARDADDR[6]
    RAMB36_X0Y12         RAMB36E1                                     r  v/rg/sel_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.477    14.818    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  v/rg/sel_2/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.397    v/rg/sel_2
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 -5.719    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 6.591ns (43.884%)  route 8.428ns (56.116%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.595    14.307    v/ai/sel0[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.303    14.610 r  v/ai/addr_reg[13]_i_642/O
                         net (fo=3, routed)           0.953    15.563    v/ai/addr_reg[13]_i_642_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  v/ai/sel_0_i_1705/O
                         net (fo=1, routed)           0.000    15.687    v/ai/sel_0_i_1705_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    15.899 r  v/ai/sel_0_i_758/O
                         net (fo=1, routed)           0.000    15.899    v/ai/sel_0_i_758_n_0
    SLICE_X36Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    15.993 r  v/ai/sel_0_i_284/O
                         net (fo=1, routed)           1.368    17.361    v/ai/sel_0_i_284_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.316    17.677 r  v/ai/sel_0_i_89/O
                         net (fo=1, routed)           0.000    17.677    v/ai/sel_0_i_89_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    17.889 r  v/ai/sel_0_i_30/O
                         net (fo=1, routed)           1.187    19.076    v/ai/sel_0_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.299    19.375 r  v/ai/sel_0_i_5/O
                         net (fo=4, routed)           0.734    20.109    v/rg/ADDRARDADDR[9]
    RAMB36_X0Y13         RAMB36E1                                     r  v/rg/sel_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.472    14.813    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  v/rg/sel_1/CLKARDCLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.958    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.392    v/rg/sel_1
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.712ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 6.591ns (43.883%)  route 8.428ns (56.117%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.595    14.307    v/ai/sel0[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.303    14.610 r  v/ai/addr_reg[13]_i_642/O
                         net (fo=3, routed)           0.953    15.563    v/ai/addr_reg[13]_i_642_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  v/ai/sel_0_i_1705/O
                         net (fo=1, routed)           0.000    15.687    v/ai/sel_0_i_1705_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    15.899 r  v/ai/sel_0_i_758/O
                         net (fo=1, routed)           0.000    15.899    v/ai/sel_0_i_758_n_0
    SLICE_X36Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    15.993 r  v/ai/sel_0_i_284/O
                         net (fo=1, routed)           1.368    17.361    v/ai/sel_0_i_284_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.316    17.677 r  v/ai/sel_0_i_89/O
                         net (fo=1, routed)           0.000    17.677    v/ai/sel_0_i_89_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    17.889 r  v/ai/sel_0_i_30/O
                         net (fo=1, routed)           1.187    19.076    v/ai/sel_0_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.299    19.375 r  v/ai/sel_0_i_5/O
                         net (fo=4, routed)           0.734    20.109    v/rg/ADDRARDADDR[9]
    RAMB36_X0Y12         RAMB36E1                                     r  v/rg/sel_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.477    14.818    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  v/rg/sel_2/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.397    v/rg/sel_2
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 -5.712    

Slack (VIOLATED) :        -5.711ns  (required time - arrival time)
  Source:                 v/vc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/sel_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.008ns  (logic 6.590ns (43.909%)  route 8.418ns (56.091%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.568     5.089    v/vc/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  v/vc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 f  v/vc/v_count_reg_reg[7]/Q
                         net (fo=17, routed)          0.701     6.308    v/vc/w_y[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.432 r  v/vc/ascii_index1_i_1/O
                         net (fo=5, routed)           0.599     7.030    v/rg/A[6]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.871 r  v/rg/ascii_index1/P[0]
                         net (fo=2, routed)           1.293    12.164    v/rg/rom/P[0]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    12.712 r  v/rg/rom/addr_reg_reg[14]_i_37/O[1]
                         net (fo=2048, routed)        1.670    14.382    v/ai/sel0[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.303    14.685 r  v/ai/sel_0_i_3067/O
                         net (fo=3, routed)           1.376    16.061    v/ai/sel_0_i_3067_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.185 r  v/ai/sel_0_i_2290/O
                         net (fo=1, routed)           0.000    16.185    v/ai/sel_0_i_2290_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    16.399 r  v/ai/sel_0_i_1050/O
                         net (fo=1, routed)           0.000    16.399    v/ai/sel_0_i_1050_n_0
    SLICE_X10Y53         MUXF8 (Prop_muxf8_I1_O)      0.088    16.487 r  v/ai/sel_0_i_430/O
                         net (fo=1, routed)           1.270    17.756    v/ai/sel_0_i_430_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.319    18.075 r  v/ai/sel_0_i_125/O
                         net (fo=1, routed)           0.000    18.075    v/ai/sel_0_i_125_n_0
    SLICE_X11Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    18.287 r  v/ai/sel_0_i_48/O
                         net (fo=1, routed)           0.669    18.957    v/ai/sel_0_i_48_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.299    19.256 r  v/ai/sel_0_i_10/O
                         net (fo=4, routed)           0.842    20.097    v/rg/ADDRARDADDR[4]
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.467    14.808    v/rg/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  v/rg/sel_3/CLKARDCLK
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.387    v/rg/sel_3
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                 -5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ps2_to_ascii/make_code_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.563     1.446    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  ps2_to_ascii/make_code_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ps2_to_ascii/make_code_reg[13]/Q
                         net (fo=11, routed)          0.079     1.667    ps2_to_ascii/make_code_reg_n_0_[13]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.712 r  ps2_to_ascii/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.712    ps2_to_ascii/ascii_code0_in[3]
    SLICE_X12Y12         FDRE                                         r  ps2_to_ascii/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.832     1.959    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  ps2_to_ascii/ascii_code_reg[3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.120     1.579    ps2_to_ascii/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 brg/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.593     1.476    brg/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  brg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  brg/counter_reg[3]/Q
                         net (fo=10, routed)          0.122     1.740    brg/counter[3]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  brg/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    brg/next[1]
    SLICE_X2Y11          FDCE                                         r  brg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.864     1.991    brg/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  brg/counter_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120     1.609    brg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sp_keyboard_ready/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/ps2_code_new_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.565     1.448    sp_keyboard_ready/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  sp_keyboard_ready/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sp_keyboard_ready/d_reg/Q
                         net (fo=6, routed)           0.126     1.715    ps2_to_ascii/keyboard_ready_bounced
    SLICE_X13Y11         FDRE                                         r  ps2_to_ascii/ps2_code_new_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.834     1.961    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  ps2_to_ascii/ps2_code_new_q_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.075     1.538    ps2_to_ascii/ps2_code_new_q_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 brg/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.593     1.476    brg/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  brg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  brg/counter_reg[3]/Q
                         net (fo=10, routed)          0.126     1.744    brg/counter[3]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  brg/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    brg/next[0]
    SLICE_X2Y11          FDCE                                         r  brg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.864     1.991    brg/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  brg/counter_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121     1.610    brg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sp_uart_transmit_ready/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_uart_transmit_ready/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.591     1.474    sp_uart_transmit_ready/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  sp_uart_transmit_ready/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  sp_uart_transmit_ready/state_reg/Q
                         net (fo=2, routed)           0.097     1.712    sp_uart_transmit_ready/p_0_in[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  sp_uart_transmit_ready/d_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    sp_uart_transmit_ready/d_i_1__0_n_0
    SLICE_X1Y14          FDRE                                         r  sp_uart_transmit_ready/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.861     1.988    sp_uart_transmit_ready/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sp_uart_transmit_ready/d_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.578    sp_uart_transmit_ready/d_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sp_keyboard_ready/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_keyboard_ready/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.565     1.448    sp_keyboard_ready/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  sp_keyboard_ready/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.128     1.576 f  sp_keyboard_ready/state_reg/Q
                         net (fo=1, routed)           0.054     1.631    ps2/p_0_in[0]
    SLICE_X13Y9          LUT2 (Prop_lut2_I1_O)        0.099     1.730 r  ps2/d_i_1__1/O
                         net (fo=1, routed)           0.000     1.730    sp_keyboard_ready/d_reg_0
    SLICE_X13Y9          FDRE                                         r  sp_keyboard_ready/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.835     1.962    sp_keyboard_ready/clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  sp_keyboard_ready/d_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    sp_keyboard_ready/d_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ut_keyboard_putty/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut_keyboard_putty/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.590     1.473    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  ut_keyboard_putty/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ut_keyboard_putty/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.122     1.736    ut_keyboard_putty/FSM_sequential_state_reg[1]_0[0]
    SLICE_X1Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  ut_keyboard_putty/tx_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    ut_keyboard_putty/tx_next
    SLICE_X1Y16          FDPE                                         r  ut_keyboard_putty/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.859     1.986    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X1Y16          FDPE                                         r  ut_keyboard_putty/tx_reg_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDPE (Hold_fdpe_C_D)         0.091     1.577    ut_keyboard_putty/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ps2_to_ascii/capstoggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/capslock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.342%)  route 0.156ns (45.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.564     1.447    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  ps2_to_ascii/capstoggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ps2_to_ascii/capstoggle_reg/Q
                         net (fo=2, routed)           0.156     1.744    ps2_to_ascii/capstoggle_reg_n_0
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  ps2_to_ascii/capslock_i_1/O
                         net (fo=1, routed)           0.000     1.789    ps2_to_ascii/capslock_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  ps2_to_ascii/capslock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.832     1.959    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X12Y12         FDRE                                         r  ps2_to_ascii/capslock_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.121     1.582    ps2_to_ascii/capslock_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2_to_ascii/make_code_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.933%)  route 0.159ns (46.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.563     1.446    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  ps2_to_ascii/make_code_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ps2_to_ascii/make_code_reg[13]/Q
                         net (fo=11, routed)          0.159     1.746    ps2_to_ascii/make_code_reg_n_0_[13]
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  ps2_to_ascii/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.791    ps2_to_ascii/ascii_code0_in[5]
    SLICE_X12Y14         FDRE                                         r  ps2_to_ascii/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.831     1.958    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  ps2_to_ascii/ascii_code_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.120     1.580    ps2_to_ascii/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 v/ai/ascii_flat_reg[1765]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/ai/ascii_flat_reg[1765]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.042%)  route 0.119ns (38.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.564     1.447    v/ai/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  v/ai/ascii_flat_reg[1765]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  v/ai/ascii_flat_reg[1765]/Q
                         net (fo=5, routed)           0.119     1.707    v/ai/ascii_flat[1765]
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.752 r  v/ai/ascii_flat[1765]_i_1/O
                         net (fo=1, routed)           0.000     1.752    v/ai/ascii_flat[1765]_i_1_n_0
    SLICE_X37Y48         FDCE                                         r  v/ai/ascii_flat_reg[1765]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.833     1.960    v/ai/clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  v/ai/ascii_flat_reg[1765]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.091     1.538    v/ai/ascii_flat_reg[1765]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   v/rg/sel_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   v/rg/sel_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   v/rg/sel_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   v/rg/sel_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11    uart_transmit_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12    uart_transmit_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y10    uart_transmit_buffer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     uart_transmit_buffer_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     uart_transmit_buffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    uart_transmit_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    uart_transmit_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    uart_transmit_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    uart_transmit_buffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10    uart_transmit_buffer_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10    uart_transmit_buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    uart_transmit_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    uart_transmit_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    uart_transmit_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12    uart_transmit_buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10    uart_transmit_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10    uart_transmit_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     uart_transmit_buffer_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.571ns  (logic 1.441ns (13.635%)  route 9.129ns (86.365%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        9.129    10.571    v/vc/reset_IBUF
    SLICE_X4Y78          FDCE                                         f  v/vc/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.571ns  (logic 1.441ns (13.635%)  route 9.129ns (86.365%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        9.129    10.571    v/vc/reset_IBUF
    SLICE_X4Y78          FDCE                                         f  v/vc/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 1.441ns (13.815%)  route 8.992ns (86.185%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.992    10.433    v/vc/reset_IBUF
    SLICE_X6Y75          FDCE                                         f  v/vc/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 1.441ns (13.815%)  route 8.992ns (86.185%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.992    10.433    v/vc/reset_IBUF
    SLICE_X6Y75          FDCE                                         f  v/vc/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 1.441ns (13.825%)  route 8.984ns (86.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.984    10.425    v/vc/reset_IBUF
    SLICE_X6Y74          FDCE                                         f  v/vc/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 1.441ns (13.825%)  route 8.984ns (86.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.984    10.425    v/vc/reset_IBUF
    SLICE_X6Y74          FDCE                                         f  v/vc/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 1.441ns (13.825%)  route 8.984ns (86.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.984    10.425    v/vc/reset_IBUF
    SLICE_X6Y74          FDCE                                         f  v/vc/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 1.441ns (13.825%)  route 8.984ns (86.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.984    10.425    v/vc/reset_IBUF
    SLICE_X6Y74          FDCE                                         f  v/vc/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.417ns  (logic 1.441ns (13.836%)  route 8.976ns (86.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.976    10.417    v/vc/reset_IBUF
    SLICE_X6Y79          FDCE                                         f  v/vc/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/vc/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.417ns  (logic 1.441ns (13.836%)  route 8.976ns (86.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)        8.976    10.417    v/vc/reset_IBUF
    SLICE_X6Y79          FDCE                                         f  v/vc/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2/rx_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.146ns (49.484%)  route 0.149ns (50.516%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE                         0.000     0.000 r  ps2/rx_reg_reg[1]/C
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ps2/rx_reg_reg[1]/Q
                         net (fo=10, routed)          0.149     0.295    ps2/Q[1]
    SLICE_X12Y11         FDCE                                         r  ps2/rx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/rx_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.167ns (48.626%)  route 0.176ns (51.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE                         0.000     0.000 r  ps2/rx_reg_reg[9]/C
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ps2/rx_reg_reg[9]/Q
                         net (fo=1, routed)           0.176     0.343    ps2/rx_next[8]
    SLICE_X12Y10         FDCE                                         r  ps2/rx_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  sa/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X5Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X5Y7           FDRE                                         r  sa/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  sa/genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X5Y6           FDRE                                         r  sa/genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  sa/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X7Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X7Y7           FDRE                                         r  sa/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE                         0.000     0.000 r  sa/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X7Y8           FDRE                                         r  sa/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  sa/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X5Y9           FDRE                                         r  sa/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  sa/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X5Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X5Y10          FDRE                                         r  sa/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  sa/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X5Y11          FDRE                                         r  sa/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  sa/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X7Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X7Y6           FDRE                                         r  sa/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ut/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 3.972ns (40.478%)  route 5.841ns (59.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.630     5.151    ut/clk_IBUF_BUFG
    SLICE_X5Y14          FDPE                                         r  ut/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  ut/tx_reg_reg/Q
                         net (fo=1, routed)           5.841    11.448    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    14.964 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.964    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ut_keyboard_putty/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_putty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 3.974ns (50.107%)  route 3.957ns (49.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.630     5.151    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X1Y16          FDPE                                         r  ut_keyboard_putty/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  ut_keyboard_putty/tx_reg_reg/Q
                         net (fo=1, routed)           3.957     9.564    tx_putty_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.082 r  tx_putty_OBUF_inst/O
                         net (fo=0)                   0.000    13.082    tx_putty
    A18                                                               r  tx_putty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.152ns (55.485%)  route 3.331ns (44.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.608     5.129    v/vc/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  v/vc/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.478     5.607 r  v/vc/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.331     8.938    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674    12.612 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.612    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.086ns (55.496%)  route 3.277ns (44.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.606     5.127    v/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  v/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.546 r  v/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.277     8.823    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.667    12.490 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.490    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.015ns (54.609%)  route 3.337ns (45.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.608     5.129    v/vc/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  v/vc/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518     5.647 r  v/vc/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.337     8.984    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.480 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.480    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 3.959ns (55.557%)  route 3.167ns (44.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.606     5.127    v/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  v/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  v/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.167     8.750    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.253 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.253    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.116ns (57.948%)  route 2.987ns (42.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.613     5.134    v/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  v/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.419     5.553 r  v/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.987     8.540    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.697    12.237 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.237    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.975ns (56.033%)  route 3.119ns (43.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.606     5.127    v/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  v/rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  v/rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.119     8.702    lopt
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.221 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.221    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 3.958ns (55.835%)  route 3.131ns (44.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.606     5.127    v/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  v/rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  v/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           3.131     8.714    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.216 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.216    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.115ns (58.692%)  route 2.896ns (41.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.613     5.134    v/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  v/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.419     5.553 r  v/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.896     8.449    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.696    12.145 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.145    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ur/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.122     1.722    sa/data_in_reg_reg[7]_0[6]
    SLICE_X4Y14          FDRE                                         r  sa/data_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ur/data_reg_reg[0]/Q
                         net (fo=3, routed)           0.117     1.730    sa/data_in_reg_reg[7]_0[0]
    SLICE_X4Y14          FDRE                                         r  sa/data_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.193%)  route 0.132ns (50.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[7]/Q
                         net (fo=4, routed)           0.132     1.732    sa/data_in_reg_reg[7]_0[7]
    SLICE_X4Y14          FDRE                                         r  sa/data_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.130%)  route 0.144ns (52.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[4]/Q
                         net (fo=4, routed)           0.144     1.744    uart_receive_buffer[4]
    SLICE_X6Y16          FDPE                                         r  ascii_buffer_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.099%)  route 0.162ns (55.901%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[4]/Q
                         net (fo=4, routed)           0.162     1.762    uart_receive_buffer[4]
    SLICE_X6Y15          FDCE                                         r  ascii_buffer_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_out_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.936%)  route 0.173ns (55.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  uart_transmit_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_transmit_buffer_reg[1]/Q
                         net (fo=2, routed)           0.173     1.789    sa/Q[1]
    SLICE_X2Y13          FDRE                                         r  sa/data_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.581     1.464    v/vc/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  v/vc/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  v/vc/h_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.750    v/vc/Q[2]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  v/vc/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    v/vc/h_count_next_0[2]
    SLICE_X4Y78          FDCE                                         r  v/vc/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.682%)  route 0.144ns (43.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.581     1.464    v/vc/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  v/vc/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  v/vc/h_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.750    v/vc/Q[2]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.048     1.798 r  v/vc/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    v/vc/h_count_next_0[3]
    SLICE_X4Y78          FDCE                                         r  v/vc/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.128ns (39.205%)  route 0.198ns (60.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.198     1.799    uart_receive_buffer[6]
    SLICE_X5Y18          FDCE                                         r  ascii_buffer_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.128ns (37.979%)  route 0.209ns (62.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.589     1.472    ur/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  ur/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  ur/data_reg_reg[4]/Q
                         net (fo=4, routed)           0.209     1.809    sa/data_in_reg_reg[7]_0[4]
    SLICE_X6Y13          FDRE                                         r  sa/data_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4391 Endpoints
Min Delay          4391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1125]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X34Y71         FDCE                                         f  v/ai/ascii_flat_reg[1125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  v/ai/ascii_flat_reg[1125]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1253]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X35Y71         FDCE                                         f  v/ai/ascii_flat_reg[1253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  v/ai/ascii_flat_reg[1253]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1366]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X35Y71         FDCE                                         f  v/ai/ascii_flat_reg[1366]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  v/ai/ascii_flat_reg[1366]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1371]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X35Y71         FDCE                                         f  v/ai/ascii_flat_reg[1371]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  v/ai/ascii_flat_reg[1371]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1507]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X34Y71         FDCE                                         f  v/ai/ascii_flat_reg[1507]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  v/ai/ascii_flat_reg[1507]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1522]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X34Y71         FDCE                                         f  v/ai/ascii_flat_reg[1522]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  v/ai/ascii_flat_reg[1522]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1523]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X35Y71         FDCE                                         f  v/ai/ascii_flat_reg[1523]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X35Y71         FDCE                                         r  v/ai/ascii_flat_reg[1523]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1649]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.441ns (9.926%)  route 13.079ns (90.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       13.079    14.520    v/ai/reset_IBUF
    SLICE_X34Y71         FDCE                                         f  v/ai/ascii_flat_reg[1649]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.422     4.763    v/ai/clk_IBUF_BUFG
    SLICE_X34Y71         FDCE                                         r  v/ai/ascii_flat_reg[1649]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1010]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.425ns  (logic 1.441ns (9.992%)  route 12.983ns (90.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       12.983    14.425    v/ai/reset_IBUF
    SLICE_X32Y70         FDCE                                         f  v/ai/ascii_flat_reg[1010]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.424     4.765    v/ai/clk_IBUF_BUFG
    SLICE_X32Y70         FDCE                                         r  v/ai/ascii_flat_reg[1010]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[1011]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.420ns  (logic 1.441ns (9.995%)  route 12.979ns (90.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=2235, routed)       12.979    14.420    v/ai/reset_IBUF
    SLICE_X33Y70         FDCE                                         f  v/ai/ascii_flat_reg[1011]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        1.424     4.765    v/ai/clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  v/ai/ascii_flat_reg[1011]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vc/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[2]/C
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.124     0.252    v/vc/v_count_next[2]
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.846     1.974    v/vc/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[6]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  v/vc/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.100     0.264    v/vc/h_count_next[6]
    SLICE_X5Y79          FDCE                                         r  v/vc/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.850     1.978    v/vc/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  v/vc/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[0]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  v/vc/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    v/vc/h_count_next[0]
    SLICE_X6Y78          FDCE                                         r  v/vc/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.850     1.977    v/vc/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  v/vc/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[0]/C
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    v/vc/v_count_next[0]
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.846     1.974    v/vc/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.518%)  route 0.126ns (43.482%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[5]/C
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  v/vc/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.126     0.290    v/vc/h_count_next[5]
    SLICE_X5Y77          FDCE                                         r  v/vc/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.849     1.976    v/vc/clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  v/vc/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.394%)  route 0.164ns (52.606%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[7]/C
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  v/vc/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.164     0.312    v/vc/h_count_next[7]
    SLICE_X5Y79          FDCE                                         r  v/vc/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.850     1.978    v/vc/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  v/vc/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[3]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.172     0.313    v/vc/v_count_next[3]
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.846     1.974    v/vc/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  v/vc/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[8]/C
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.180     0.321    v/vc/h_count_next[8]
    SLICE_X3Y77          FDCE                                         r  v/vc/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.850     1.978    v/vc/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  v/vc/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[2]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.191     0.332    v/vc/h_count_next[2]
    SLICE_X5Y78          FDCE                                         r  v/vc/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.850     1.977    v/vc/clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  v/vc/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[9]/C
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  v/vc/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.188     0.352    v/vc/h_count_next[9]
    SLICE_X7Y77          FDCE                                         r  v/vc/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2260, routed)        0.849     1.976    v/vc/clk_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  v/vc/h_count_reg_reg[9]/C





