# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui -voptargs="+acc" work.swdbnc_tb -do "./scripts/waves.do" 
# Start time: 16:10:24 on Dec 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.swdbnc_tb(tb)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.swdbnc(rtl)
# do ./scripts/waves.do
# ** Failure: End of TestBench
#    Time: 925 ns  Iteration: 0  Process: /swdbnc_tb/tb File: ./swdbnc_tb.vhd
# Break in Process tb at ./swdbnc_tb.vhd line 78
# 0 ps
# 971250 ps
