Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o Z:/ECE 272/section3/section3_schematic_section3_schematic_sch_tb_isim_beh.exe -prj Z:/ECE 272/section3/section3_schematic_section3_schematic_sch_tb_beh.prj work.section3_schematic_section3_schematic_sch_tb work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/ECE 272/section3/section3_schematic.vf" into library work
Analyzing Verilog file "Z:/ECE 272/section3/section3test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module AND2B2
Compiling module AND2B1
Compiling module AND2
Compiling module OR2
Compiling module INV
Compiling module OBUF
Compiling module section3_schematic
Compiling module section3_schematic_section3_sche...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable Z:/ECE 272/section3/section3_schematic_section3_schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 28300 KB
Fuse CPU Usage: 327 ms
