---
title: "[ğŸ‘Šì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 7]"
excerpt: "Hazards"

categories:
  - ì»´êµ¬ì„¤
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture7/

use_math: true
toc: true
toc_sticky: true

date: 2023-06-01
last_modified_at: 2023-06-01
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

#### Hazard

- ë‹¤ìŒ cycleì— ë‹¤ìŒ instructionì´ ë“¤ì–´ê°€ì•¼ í•˜ëŠ”ë° pipeline ì‚¬ìš©ì‹œ ë¬¸ì œê°€ ë°œìƒí•  ìˆ˜ ìˆìŒ
- **Structure hazard**
  - ì´ì „ instructionì„ ê¸°ë‹¤ë ¤ì„œ dataë¥¼ read/write ì™„ë£Œí•´ì•¼ í•¨
- **Control hazard**
  - ì´ì „ instructionì— ë”°ë¼ control actionì„ ê²°ì •í•¨

---

#### Structure Hazards

- resourceì˜ ì‚¬ìš©ìœ¼ë¡œ ì¸í•œ ì¶©ëŒì´ ë°œìƒ
- single memory, RISC-V pipeline
  - load/storeì€ data accessë¥¼ í•„ìš”ë¡œ í•¨
  - Instruction fetchê°€ í•´ë‹¹ ì‚¬ì´í´ì— *stall*í•  ìˆ˜ ìˆìŒ
    - ì´ë¡œ ì¸í•´ pipelineì— bubbleì´ ë°œìƒí•  ìˆ˜ ìˆìŒ

- **pipelined datapathëŠ” instructionê³¼ data memorieë¥¼ ë¶„ë¦¬í•  í•„ìš”ê°€ ìˆìŒ**
  - ì•„ë‹ˆë©´ instructionê³¼ data cache

---

#### Data Hazards

- instructionì´ ì´ì „ instructionìœ¼ë¡œ ì¸í•œ data accessì— ì˜ì¡´ë  ë•Œ

ì˜ˆ)

add **x19**, x0, x1

sub x2, **x19**, x3

<p align="center"><img src="../../assets/images/060101.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- bubbleì„ ìƒì„±í•˜ì—¬ ì˜¬ë°”ë¥¸ ê°’ì„ ê°€ì ¸ì˜¤ë„ë¡ ë§Œë“¤ì–´ì„œ í•´ê²°

---

#### Forwarding (aka Bypassing)

- Use result when it is computed
  - registerì—ì„œ ì €ì¥ë  ë•Œê¹Œì§€ ê¸°ë‹¤ë¦¬ì§€ ì•ŠìŒ
  - datapathì—ì„œ ì¶”ê°€ì ì¸ ì—°ê²°ì„ í•„ìš”ë¡œ í•¨

<p align="center"><img src="../../assets/images/060102.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

**ALU instructionì—ì„œ ìƒê°í•´ë³´ì**


sub **x2**, x1, x3 \
and x12, **x2**, x5 \
or x13, x6, **x2** \
add x14, **x2**, **x2** \
sd x15, 100(**x2**)

- x2ê°€ ê³„ì† ì“°ì´ëŠ”ë° hazardê°€ ë°œìƒí•  ìˆ˜ ìˆìŒ
- ì´ë¥¼ forawrdingë¡œ í•´ê²° ê°€ëŠ¥
  - í•˜ì§€ë§Œ ì–´ë–»ê²Œ forwardë¥¼ detectí• ê¹Œ

---

#### Dependencies & Forwarding

<p align="center"><img src="../../assets/images/060103.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

- sub x2, x1, x3ì˜ ì—°ì‚° ê²°ê³¼ë¥¼ ë°”ë¡œ forwardingí•˜ì—¬ ì‚¬ìš©

---

#### Forwardì˜ í•„ìš”ì„± íŒŒì•…í•˜ê¸°

- Data hazards when
  - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
  - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2
  - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
  - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2
  - ì´ ë•Œ hazard ë°œìƒ

---

#### Forwarding Paths

<p align="center"><img src="../../assets/images/060104.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Forwarding ì¡°ê±´

<p align="center"><img src="../../assets/images/060105.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Detecting the Need to Forward

- Only if forwarding instruction will write to a register
  - EX/MEM.RegWrite, MEM/WB.RegWrite

- Only if Rd for that instruction is not x0
  - EX/MEM.RegisterRd $\neq$ 0
  - MEM/WB.RegisterRd $\neq$ 0

---

#### Double Data Hazard

- Consider the sequence:

add **x1**, x1, x2 \
add **x1**, **x1**, x3 \
add x1, **x1**, x4

- ìœ„ì™€ ê°™ì€ ê²½ìš° ì—°ì†ìœ¼ë¡œ hazardê°€ ë°œìƒí•¨
- ê°€ì¥ ìµœê·¼ì˜ ì—°ì‚°ëœ ê²°ê³¼ë¥¼ ë°›ì•„ì•¼ í•¨
- Revise MEM hazard condition
  - Only fwd if EX hazard condition isn't true

---

#### Revised Forwarding Condition

- MEM hazard
  - if (MEM/WB.RegWrite) and (MEM/WB.RegisterRd $\neq$ 0) 
  - <font color="blue">and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd $\neq$ 0)</font>
  - <font color="blue">and (EX/MEM.RegisterRd $\neq$ ID/EX.RegisterRs1))</font>
  - and (MEM/WB.RegisterRd = ID/EX.RegisterRs1) ForwardA = 01

  <br>

  - if (MEM/WB.RegWrite) and (MEM/WB.RegisterRd $\neq$ 0)
  - <font color="blue">and not (EX/MEM.RegWrite and (EX/MEM.RegisterRd $\neq$ 0)</font>
  - <font color="blue">and (EX/MEM.RegisterRd $\neq$ ID/EX.RegisterRs2))</font>
  - and (MEM/WB.RegisterRd = ID/EX.RegisterRs2) ForwardB = 01

---

#### Datapath with Forwarding

<p align="center"><img src="../../assets/images/060106.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Load-Use Data Hazard

- forwardingìœ¼ë¡œ stallì„ í•­ìƒ í”¼í•  ìˆ˜ëŠ” ì—†ë‹¤
  - ì—°ì‚°ì´ ëë‚˜ì§€ ì•Šì•˜ë‹¤ë©´ stall í•„ìš”
  - ì‹œê°„ì„ ê±°ê¾¸ë¡œ ê°ˆ ìˆ˜ëŠ” ì—†ê¸° ë•Œë¬¸ì— stall í•„ìš”

  <p align="center"><img src="../../assets/images/060107.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### How to Stall the Pipeline

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)

- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
  - 1-cycle stall allows MEM to read data for ld
    - Can subsequently forward to EX stage


  <p align="center"><img src="../../assets/images/060108.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Datapath with Hazard Detection

<p align="center"><img src="../../assets/images/060109.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Stalls and Performance

- Stallì€ ì„±ëŠ¥ì„ ë–¨ì–´ëœ¨ë¦´ ìˆ˜ ìˆìŒ
  - ì •í™•í•œ ê²°ê³¼ë¥¼ ìœ„í•˜ì—¬ ë°˜ë“œì‹œ í•„ìš”í•¨

- CompilerëŠ” hazardì™€ stallì„ í”¼í•˜ê¸° ìœ„í•´ codeë¥¼ ì •ë¦¬í•  ìˆ˜ ìˆìŒ
  - pipeline êµ¬ì¡°ì˜ ê¸°ë³¸ ì§€ì‹ì„ ì•Œì•„ì•¼ í•¨

---

#### Code Scheduling to Avoid Stalls

- Recoder code to avoid use of load result in the next instruction
- C code for a = b + e; c = b + f;

<p align="center"><img src="../../assets/images/060110.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Control Hazards

- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction 
    - Still working on ID stage of branch

- In RISC-V pipeline
  - Need to compare registers and compute target early in the pipeline
  - Add hardware to do it in ID stage

--- 

#### Branch Hazards

- If branch outcome determined in MEM

<p align="center"><img src="../../assets/images/060111.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Branch Prediction

- Longer pipelines can't readily determine branch outcome early 
  - Stall penalty becomes unacceptable
- Predict outcome of branch
  - Only stall if prediction is wrong
- In RISC-V pipeline
  - Can predict branches not taken
  - Fetch instruction after branch, with no delay

---

#### Reducing Branch Delay

- Move hardware to determine outcome to ID stage
  - Target address adder
  - Register comparator

---

#### Stall on Branch

- next instruction fetch ì´ì „ì— branch outcomeì´ ê²°ì •ë  ë•Œê¹Œì§€ ê¸°ë‹¤ë¦¼

<p align="center"><img src="../../assets/images/060112.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

<p align="center"><img src="../../assets/images/060113.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
  - Branch prediction buffer (aka branch history table)
  - Indexed by recent branch instruction addresses
  - Stores outcome (taken/not taken)
  - To execute a branch 
    - Check table, expect the same outcome
    - Start fetching from fall-through or target
    - If wrong, flush pipeline and flip prediction

##### 1-Bit Predictor: Shortcoming

- Inner loop branches mispredicted twice

##### 2-Bit Predictor

- Only change prediction on two successive mispredictions

<p align="center"><img src="../../assets/images/060114.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel
- To increase ILP
  - Deeper pipeline
    - Less work per stage => shorter clock cycle
  - Multiple issue
    - Replicate pipeline stages => multiple pipelines
    - Start multiple instructions per clock cycle
    - CPI < 1, so use Instructions Per Cycle (IPC)

---

#### Concluding

- íŒŒì´í”„ë¼ì¸ì€ ê°œë…ì€ ì‰½ì§€ë§Œ ë””í…Œì¼í•˜ê²Œ ë³´ë©´ ì–´ë ¤ì›€
- ISAê°€ datapathì™€ control ì„¤ê³„ì— ì˜í–¥ì„ ì¤Œ
- ë³‘ë ¬í™”ë¥¼ ì‚¬ìš©í•˜ì—¬ throughputì„ í–¥ìƒì‹œí‚¤ëŠ”ë° latencyì—ì„œëŠ” ì†í•´ë¥¼ ë´„
- Hazards: structural, data, control 
  - Hazardë¥¼ í•´ê²°í•´ì•¼ pipelineì„ íš¨ê³¼ì ìœ¼ë¡œ ë§Œë“¤ ìˆ˜ ìˆìŒ
