DEFAULT_SPI_DMA_BUF_LEN,VAR_0
ENODEV,VAR_1
ENOMEM,VAR_2
IORESOURCE_MEM,VAR_3
IRQF_ONESHOT,VAR_4
IS_ERR,FUNC_0
MAX_CHIP_SELECT,VAR_5
PTR_ERR,FUNC_1
SPI_3WIRE,VAR_6
SPI_BPW_RANGE_MASK,FUNC_2
SPI_COMMAND1,VAR_7
SPI_COMMAND2,VAR_8
SPI_CPHA,VAR_9
SPI_CPOL,VAR_10
SPI_CS_HIGH,VAR_11
SPI_CS_TIMING1,VAR_12
SPI_CS_TIMING2,VAR_13
SPI_FIFO_DEPTH,VAR_14
SPI_LSB_FIRST,VAR_15
SPI_M_S,VAR_16
SPI_RX_DUAL,VAR_17
SPI_TX_DUAL,VAR_18
dev_err,FUNC_3
dev_name,FUNC_4
devm_clk_get,FUNC_5
devm_ioremap_resource,FUNC_6
devm_reset_control_get_exclusive,FUNC_7
devm_spi_register_master,FUNC_8
free_irq,FUNC_9
init_completion,FUNC_10
of_alias_get_id,FUNC_11
of_device_get_match_data,FUNC_12
of_property_read_u32,FUNC_13
platform_get_irq,FUNC_14
platform_get_resource,FUNC_15
platform_set_drvdata,FUNC_16
pm_runtime_disable,FUNC_17
pm_runtime_enable,FUNC_18
pm_runtime_enabled,FUNC_19
pm_runtime_get_sync,FUNC_20
pm_runtime_put,FUNC_21
pm_runtime_status_suspended,FUNC_22
request_threaded_irq,FUNC_23
reset_control_assert,FUNC_24
reset_control_deassert,FUNC_25
spi_alloc_master,FUNC_26
spi_master_get_devdata,FUNC_27
spi_master_put,FUNC_28
spin_lock_init,FUNC_29
tegra_spi_cleanup,VAR_19
tegra_spi_deinit_dma_param,FUNC_30
tegra_spi_init_dma_param,FUNC_31
tegra_spi_isr,VAR_20
tegra_spi_isr_thread,VAR_21
tegra_spi_readl,FUNC_32
tegra_spi_runtime_resume,FUNC_33
tegra_spi_runtime_suspend,FUNC_34
tegra_spi_set_hw_cs_timing,VAR_22
tegra_spi_setup,VAR_23
tegra_spi_transfer_one_message,VAR_24
tegra_spi_writel,FUNC_35
udelay,FUNC_36
tegra_spi_probe,FUNC_37
pdev,VAR_25
master,VAR_26
tspi,VAR_27
r,VAR_28
ret,VAR_29
spi_irq,VAR_30
bus_num,VAR_31
