/usr/bin/env time -v /home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin --decode_names -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+b1967b2a8-dirty
	Revision: v8.0.0-6643-gb1967b2a8-dirty
	Compiled: 2022-11-11T18:50:33
	Compiler: GNU 9.4.0 on Linux-5.4.0-122-generic x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: simple-7series_correctedSB.xml
Reading FPGA Architecture file
Using Lut input width of: 5
Using the ODIN_II parser for elaboration
--------------------------------------------------------------------
High-level Synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file or.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simpleOR
==========================

Elaboration Time: 0.6ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 0.1ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 0.0ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II
Outputting the netlist to the specified output format

/home/chem3000/GitClones/xan-vtr/temp/or.v:4:5: warning[NETLIST]:  This output is undriven (simpleOR^o_led~7) and will be removed
     2 |     input[13:0] in,  //Input
     3 |     input clk,
     4 |     output[7:0] o_led);  //Output to LED
              ^~~~
     5 | 
     6 |     //Combinational logic 

/home/chem3000/GitClones/xan-vtr/temp/or.v:4:5: warning[NETLIST]:  Net simpleOR^o_led~7 driving node simpleOR^o_led~7 is itself undriven.
     2 |     input[13:0] in,  //Input
     3 |     input clk,
     4 |     output[7:0] o_led);  //Output to LED
              ^~~~
     5 | 
     6 |     //Combinational logic 

	==== Stats ====
Number of unused <INPUT_NODE> node:       1
Number of <INPUT_NODE> node:              14
Number of <OUTPUT_NODE> node:             8
Number of <LOGICAL_OR> node:              7
Number of <GENERIC> node:                 7
Total estimated number of lut:            7
Total number of node:                     7
Longest path:                             3
Average path:                             3

	BLIF file available at or.odin.blif

Total Synthesis Time: 0.7ms
--------------------------------------------------------------------
Odin_II synthesis has finished with code: 0

--------------------------------------------------------------------
Total time: 2.4ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 5.4 MiB)
	Command being timed: "/home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin --decode_names -U0 -c odin_config.xml"
	User time (seconds): 0.00
	System time (seconds): 0.00
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 5916
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 314
	Voluntary context switches: 1
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 40
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
