$date
	Sat Oct 22 21:45:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#454534
b1101 &
b1101 %
1$
b1101 !
1"
#454535
0"
#454538
b101000 &
b101000 %
#454542
b10100 &
b10100 %
#454546
b1010 &
b1010 %
#454550
b101 &
b101 %
#454554
b10000 &
b10000 %
#454558
b1000 &
b1000 %
#454562
b100 &
b100 %
#454566
b10 &
b10 %
#454570
b1 &
b1 %
1#
#454574
b0 &
0#
b0 %
0$
#1452724
b10 !
1"
#1452726
b10 &
b10 %
1$
#1452727
0"
#1452730
b1 &
b1 %
1#
#1452734
b0 &
0#
b0 %
0$
#2476897
b10100 !
1"
#2476898
b10100 &
b10100 %
1$
#2476899
0"
#2476902
b1010 &
b1010 %
#2476906
b101 &
b101 %
#2476910
b10000 &
b10000 %
#2476914
b1000 &
b1000 %
#2476918
b100 &
b100 %
#2476922
b10 &
b10 %
#2476926
b1 &
1#
b1 %
#2476930
b0 &
b0 %
0#
0$
#4500012
