mips_sys/constraint_zz_addr_o
mips_core
mips_sys
mem_module
exec_stage
mips_alu
muldiv_ff
alu_muxb
decode_pipe
alu_muxa
pipelinedregs
r32_reg_clr_cls
fwd_mux
muxa_ctl_reg_clr_cls
alu_func_reg_clr_cls
forward
muxb_ctl_reg_clr_cls
wb_mux
rf_stage
wb_mux_ctl_reg_clr_cls
forward_node
ctl_FSM
r5_reg_clr_cls
decoder
mips_alu/inst_muldiv_ff
mips_alu/wire_mul_div_c
mips_alu/wire_c
mips_core/input_pause
mips_sys/input_pause
decode_pipe/input_pause
pipelinedregs/input_pause
alu_func_reg_clr_cls/input_cls
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_8
decode_pipe/wire_wb_mux_ctl_o
decoder/always_1/block_1/case_1/block_1/case_1/block_11
decode_pipe/wire_alu_func_o
decode_pipe/inst_pipereg
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1
muldiv_ff/input_op_type
pipelinedregs/wire_alu_func_o
pipelinedregs/inst_U16
pipelinedregs/inst_U26
pipelinedregs/wire_BUS5674
pipelinedregs/input_alu_func_i
decoder/input_ins_i
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decode_pipe/input_ins_i
decoder/wire_inst_op
decoder/assign_1_inst_op
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/assign_2_inst_func
decoder/wire_inst_func
ctl_FSM/reg_CurrState
ctl_FSM/input_rst
rf_stage/input_rst_i
mips_core/input_rst
mips_sys/input_rst
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1
mips_core/inst_decoder_pipe
mips_core/wire_BUS6275
exec_stage/input_alu_func
mips_alu/input_ctl
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/block_1_START_SECTION
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/block_1_START_SECTION/stmt_2
mips_core/inst_rs_reg
mips_core/inst_rnd_pass1
mips_core/inst_iexec_stage
mips_core/inst_iforward
mips_core/wire_BUS1724
decoder/reg_alu_func
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
decode_pipe/wire_BUS2040
decode_pipe/inst_idecoder
muldiv_ff/input_rst_i
mips_alu/input_rst
exec_stage/input_rst
exec_stage/inst_MIPS_alu
exec_stage/inst_dmem_fw_mux
exec_stage/inst_i_alu_muxb
exec_stage/input_dmem_fw_ctl
exec_stage/input_muxb_ctl_i
exec_stage/input_rs_i
exec_stage/input_muxa_ctl_i
forward_node/input_rn
forward_node/input_alu_wr_rn
forward_node/always_1/if_1/if_1/stmt_1
forward_node/reg_mux_fw
mem_module/wire_dmem_addr_s
mem_module/wire_Zz_addr
mem_module/assign_4_Zz_addr
mem_module/input_dmem_addr_i
mem_module/assign_3_dmem_addr_s
fwd_mux/input_fw_ctl
mips_alu/input_b
mips_alu/assign_1_c
mips_alu/input_a
forward/input_fw_alu_rn
forward_node/always_1
forward_node/always_1/if_1
exec_stage/wire_alu_ur_o
forward/inst_fw_reg_rnt
forward/wire_BUS937
mips_core/inst_MEM_CTL
mips_sys/inst_i_mips_core
mips_sys/wire_zz_addr_o
mips_core/wire_zz_addr_o
mips_core/wire_NET457
ctl_FSM/always_6/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_2/stmt_3
ctl_FSM/always_6/block_1/case_1/block_2/stmt_5
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
rf_stage/wire_ra2ex_ctl_clr_o
exec_stage/inst_i_alu_muxa
exec_stage/wire_BUS476
exec_stage/wire_BUS468
forward/assign_2_dmem_fw
exec_stage/wire_dmem_data_ur_o
forward/inst_fw_alu_rt
forward_node/always_1/if_1/if_1
forward/wire_dmem_fw
forward/wire_BUS1345
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
pipelinedregs/wire_wb_mux_ctl_o
pipelinedregs/inst_U18
wb_mux_ctl_reg_clr_cls/reg_wb_mux_ctl_o
wb_mux_ctl_reg_clr_cls/always_1
wb_mux/input_sel
mips_core/wire_BUS9589
mips_core/inst_alu_pass1
mips_core/wire_BUS422
mips_core/wire_BUS15471
mips_core/inst_wb_mux
fwd_mux/input_fw_dmem
fwd_mux/always_1/case_1/stmt_2
alu_muxb/input_ctl
decode_pipe/wire_muxb_ctl_o
pipelinedregs/wire_muxb_ctl_o
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
muxb_ctl_reg_clr_cls/always_1
pipelinedregs/inst_U14
mips_core/wire_BUS5840
mips_core/wire_BUS5993
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/always_1
muldiv_ff/assign_2_res
muldiv_ff/wire_res
mips_core/wire_BUS7101
muldiv_ff/input_op1
alu_muxa/input_ctl
decode_pipe/wire_muxa_ctl_o
mips_core/wire_BUS5832
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
mips_core/inst_iRF_stage
mips_core/wire_NET1606
exec_stage/input_fw_dmem
wb_mux/input_alu_i
wb_mux/always_1/if_1/stmt_2
alu_muxa/always_1/block_1/case_1/stmt_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1
alu_muxa/reg_a_o
alu_muxa/input_rs
alu_func_reg_clr_cls/input_clr
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/inst_MAIN_FSM
wb_mux/always_1
wb_mux/always_1/if_1
wb_mux/reg_wb_o
alu_muxb/always_1/case_1/stmt_2
alu_muxb/input_rt
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
alu_muxb/always_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/block_1_START_SECTION/stmt_1
muldiv_ff/input_op2
fwd_mux/reg_dout
fwd_mux/always_1/case_1
fwd_mux/always_1
muldiv_ff/reg_op2_reged
pipelinedregs/input_id2ra_ctl_clr
muldiv_ff/reg_rdy
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/stmt_1
muldiv_ff/reg_mul
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2/stmt_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2/if_1/stmt_1
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
muldiv_ff/always_1
muldiv_ff/reg_hilo
muldiv_ff/reg_count
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/block_1_START_SECTION/stmt_3
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/block_1_START_SECTION/stmt_4
muldiv_ff/reg_start
decode_pipe/input_id2ra_ctl_clr
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1
muldiv_ff/always_1/block_1/if_1/block_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1
muldiv_ff/always_1/block_1/if_1
muldiv_ff/always_1/block_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_3
ctl_FSM/always_5/block_1/case_1/block_3/if_1
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
decoder/always_1/block_1/case_1/cond
forward_node/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2/if_1/cond
muldiv_ff/always_1/block_1/if_1/cond
muldiv_ff/always_1/block_1/if_1/block_2/if_1/cond/expr_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1/cond
muldiv_ff/always_1/block_1/if_1/block_2/if_1/cond/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/cond
mips_alu/assign_1_c/expr_1
mips_alu/assign_1_c/expr_1/expr_1
alu_func_reg_clr_cls/always_1/if_1/cond
muldiv_ff/assign_2_res/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/block_1/if_1/block_2/if_1/stmt_1/expr_1
fwd_mux/always_1/case_1/cond
forward_node/always_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/cond/expr_1
alu_muxb/always_1/case_1/cond
alu_muxa/always_1/block_1/case_1/cond
wb_mux/always_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/if_1/cond
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/stmt_1/expr_1/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/stmt_1/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/stmt_1/expr_1/expr_1/expr_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/block_1/stmt_1/expr_1/expr_1/expr_1/expr_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/cond
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_1/if_1/cond
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/cond
