[INF:CM0023] Creating log file ../../build/regression/AssignPattern/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<59> s<58> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<56> c<2> s<31> l<1:1> el<1:14>
n<oo> u<7> t<StringConst> p<8> l<2:11> el<2:13>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<2:11> el<2:13>
n<> u<9> t<Constant_bit_select> p<10> l<2:14> el<2:14>
n<> u<10> t<Constant_select> p<11> c<9> l<2:14> el<2:14>
n<> u<11> t<Net_lvalue> p<25> c<8> s<24> l<2:11> el<2:13>
n<8> u<12> t<IntConst> p<13> l<2:18> el<2:19>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:18> el<2:19>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:18> el<2:19>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:18> el<2:19>
n<> u<16> t<Array_pattern_key> p<21> c<15> s<20> l<2:18> el<2:19>
n<1> u<17> t<IntConst> p<18> l<2:20> el<2:21>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:20> el<2:21>
n<> u<19> t<Primary> p<20> c<18> l<2:20> el<2:21>
n<> u<20> t<Expression> p<21> c<19> l<2:20> el<2:21>
n<> u<21> t<Assignment_pattern> p<22> c<16> l<2:16> el<2:22>
n<> u<22> t<Assignment_pattern_expression> p<23> c<21> l<2:16> el<2:22>
n<> u<23> t<Primary> p<24> c<22> l<2:16> el<2:22>
n<> u<24> t<Expression> p<25> c<23> l<2:16> el<2:22>
n<> u<25> t<Net_assignment> p<26> c<11> l<2:11> el<2:22>
n<> u<26> t<List_of_net_assignments> p<27> c<25> l<2:11> el<2:22>
n<> u<27> t<Continuous_assign> p<28> c<26> l<2:4> el<2:23>
n<> u<28> t<Module_common_item> p<29> c<27> l<2:4> el<2:23>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:23>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<2:4> el<2:23>
n<> u<31> t<Module_item> p<56> c<30> s<55> l<2:4> el<2:23>
n<uu> u<32> t<StringConst> p<33> l<3:11> el<3:13>
n<> u<33> t<Ps_or_hierarchical_identifier> p<36> c<32> s<35> l<3:11> el<3:13>
n<> u<34> t<Constant_bit_select> p<35> l<3:14> el<3:14>
n<> u<35> t<Constant_select> p<36> c<34> l<3:14> el<3:14>
n<> u<36> t<Net_lvalue> p<49> c<33> s<48> l<3:11> el<3:13>
n<8> u<37> t<IntConst> p<38> l<3:18> el<3:19>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:18> el<3:19>
n<> u<39> t<Constant_primary> p<40> c<38> l<3:18> el<3:19>
n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<3:18> el<3:19>
n<1> u<41> t<IntConst> p<42> l<3:20> el<3:21>
n<> u<42> t<Primary_literal> p<43> c<41> l<3:20> el<3:21>
n<> u<43> t<Primary> p<44> c<42> l<3:20> el<3:21>
n<> u<44> t<Expression> p<45> c<43> l<3:20> el<3:21>
n<> u<45> t<Assignment_pattern> p<46> c<40> l<3:16> el<3:23>
n<> u<46> t<Assignment_pattern_expression> p<47> c<45> l<3:16> el<3:23>
n<> u<47> t<Primary> p<48> c<46> l<3:16> el<3:23>
n<> u<48> t<Expression> p<49> c<47> l<3:16> el<3:23>
n<> u<49> t<Net_assignment> p<50> c<36> l<3:11> el<3:23>
n<> u<50> t<List_of_net_assignments> p<51> c<49> l<3:11> el<3:23>
n<> u<51> t<Continuous_assign> p<52> c<50> l<3:4> el<3:24>
n<> u<52> t<Module_common_item> p<53> c<51> l<3:4> el<3:24>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<3:4> el<3:24>
n<> u<54> t<Non_port_module_item> p<55> c<53> l<3:4> el<3:24>
n<> u<55> t<Module_item> p<56> c<54> l<3:4> el<3:24>
n<> u<56> t<Module_declaration> p<57> c<6> l<1:1> el<4:10>
n<> u<57> t<Description> p<58> c<56> l<1:1> el<4:10>
n<> u<58> t<Source_text> p<59> c<57> l<1:1> el<4:10>
n<> u<59> t<Top_level_rule> c<1> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/AssignPattern/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/AssignPattern/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/AssignPattern/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:22, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiRhs:
    \_operation: , line:2:16, endln:2:22
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:2:20, endln:2:21
        |vpiPattern:
        \_constant: , line:2:20, endln:2:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_integer_typespec: , line:2:18, endln:2:19
          |INT:8
    |vpiLhs:
    \_ref_obj: (work@top.oo), line:2:11, endln:2:13
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiName:oo
      |vpiFullName:work@top.oo
      |vpiActual:
      \_logic_net: (oo)
        |vpiName:oo
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiRhs:
    \_operation: , line:3:16, endln:3:23
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiOpType:76
      |vpiOperand:
      \_constant: , line:3:18, endln:3:19
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:3:20, endln:3:21
        |vpiParent:
        \_operation: , line:3:16, endln:3:23
        |vpiParent:
        \_operation: , line:3:16, endln:3:23
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:3:20, endln:3:21
          |vpiParent:
          \_operation: , line:3:20, endln:3:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_operation: , line:3:20, endln:3:21
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.uu), line:3:11, endln:3:13
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiName:uu
      |vpiFullName:work@top.uu
      |vpiActual:
      \_logic_net: (uu)
        |vpiName:uu
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (oo)
  |vpiNet:
  \_logic_net: (uu)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:22, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiRhs:
    \_operation: , line:2:16, endln:2:22
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:2:20, endln:2:21
    |vpiLhs:
    \_ref_obj: (work@top.oo), line:2:11, endln:2:13
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:22, parent:work@top
      |vpiName:oo
      |vpiFullName:work@top.oo
      |vpiActual:
      \_logic_net: (oo)
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiRhs:
    \_operation: , line:3:16, endln:3:23
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiOpType:76
      |vpiOperand:
      \_constant: , line:3:18, endln:3:19
      |vpiOperand:
      \_operation: , line:3:20, endln:3:21
        |vpiParent:
        \_operation: , line:3:16, endln:3:23
        |vpiParent:
        \_operation: , line:3:16, endln:3:23
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:3:20, endln:3:21
    |vpiLhs:
    \_ref_obj: (work@top.uu), line:3:11, endln:3:13
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:23, parent:work@top
      |vpiName:uu
      |vpiFullName:work@top.uu
      |vpiActual:
      \_logic_net: (uu)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/AssignPattern/dut.sv | ${SURELOG_DIR}/build/regression/AssignPattern/roundtrip/dut_000.sv | 0 | 4 | 

