<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p346" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_346{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_346{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_346{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_346{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t5_346{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t6_346{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_346{left:69px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#t8_346{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_346{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_346{left:69px;bottom:937px;letter-spacing:0.13px;}
#tb_346{left:151px;bottom:937px;letter-spacing:0.16px;word-spacing:-0.03px;}
#tc_346{left:69px;bottom:914px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#td_346{left:69px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#te_346{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_346{left:69px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tg_346{left:69px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_346{left:69px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_346{left:69px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_346{left:69px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_346{left:69px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_346{left:69px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#tm_346{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_346{left:69px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#to_346{left:69px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_346{left:69px;bottom:451px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tq_346{left:69px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_346{left:69px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#ts_346{left:69px;bottom:393px;letter-spacing:-0.3px;word-spacing:-0.32px;}
#tt_346{left:69px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_346{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_346{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_346{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_346{left:69px;bottom:259px;letter-spacing:0.13px;}
#ty_346{left:151px;bottom:259px;letter-spacing:0.15px;word-spacing:0.01px;}
#tz_346{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t10_346{left:69px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t11_346{left:69px;bottom:202px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t12_346{left:69px;bottom:175px;}
#t13_346{left:95px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t14_346{left:95px;bottom:162px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t15_346{left:69px;bottom:135px;}
#t16_346{left:95px;bottom:139px;letter-spacing:-0.16px;word-spacing:-1px;}
#t17_346{left:95px;bottom:122px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t18_346{left:196px;bottom:829px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t19_346{left:282px;bottom:829px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1a_346{left:98px;bottom:807px;letter-spacing:-0.16px;}
#t1b_346{left:168px;bottom:807px;letter-spacing:-0.17px;}
#t1c_346{left:239px;bottom:807px;letter-spacing:-0.15px;}
#t1d_346{left:518px;bottom:807px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t1e_346{left:103px;bottom:782px;}
#t1f_346{left:174px;bottom:782px;}
#t1g_346{left:244px;bottom:782px;}
#t1h_346{left:291px;bottom:782px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1i_346{left:291px;bottom:765px;letter-spacing:-0.12px;}
#t1j_346{left:103px;bottom:741px;}
#t1k_346{left:174px;bottom:741px;}
#t1l_346{left:228px;bottom:741px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1m_346{left:263px;bottom:748px;}
#t1n_346{left:291px;bottom:741px;letter-spacing:-0.11px;}
#t1o_346{left:291px;bottom:724px;letter-spacing:-0.12px;}
#t1p_346{left:103px;bottom:700px;}
#t1q_346{left:174px;bottom:700px;}
#t1r_346{left:228px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1s_346{left:263px;bottom:706px;}
#t1t_346{left:291px;bottom:700px;letter-spacing:-0.12px;}
#t1u_346{left:75px;bottom:675px;letter-spacing:-0.17px;}
#t1v_346{left:75px;bottom:655px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_346{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_346{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_346{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_346{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_346{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_346{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_346{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_346{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_346{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_346{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts346" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg346Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg346" style="-webkit-user-select: none;"><object width="935" height="1210" data="346/346.svg" type="image/svg+xml" id="pdf346" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_346" class="t s1_346">10-6 </span><span id="t2_346" class="t s1_346">Vol. 3A </span>
<span id="t3_346" class="t s2_346">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_346" class="t s3_346">A hardware reset places the x87 FPU in the state shown in Table 10-1. This state is different from the state the x87 </span>
<span id="t5_346" class="t s3_346">FPU is placed in following the execution of an FINIT or FNINIT instruction (also shown in Table 10-1). If the x87 FPU </span>
<span id="t6_346" class="t s3_346">is to be used, the software-initialization code should execute an FINIT/FNINIT instruction following a hardware </span>
<span id="t7_346" class="t s3_346">reset. These instructions, tag all data registers as empty, clear all the exception masks, set the TOP-of-stack value </span>
<span id="t8_346" class="t s3_346">to 0, and select the default rounding and precision controls setting (round to nearest and 64-bit precision). </span>
<span id="t9_346" class="t s3_346">If the processor is reset by asserting the INIT# pin, the x87 FPU state is not changed. </span>
<span id="ta_346" class="t s4_346">10.2.1 </span><span id="tb_346" class="t s4_346">Configuring the x87 FPU Environment </span>
<span id="tc_346" class="t s3_346">Initialization code must load the appropriate values into the MP, EM, and NE flags of control register CR0. These bits </span>
<span id="td_346" class="t s3_346">are cleared on hardware reset of the processor. Figure 10-3 shows the suggested settings for these flags, </span>
<span id="te_346" class="t s3_346">depending on the IA-32 processor being initialized. Initialization code can test for the type of processor present </span>
<span id="tf_346" class="t s3_346">before setting or clearing these flags. </span>
<span id="tg_346" class="t s3_346">The EM flag determines whether floating-point instructions are executed by the x87 FPU (EM is cleared) or a </span>
<span id="th_346" class="t s3_346">device-not-available exception (#NM) is generated for all floating-point instructions so that an exception handler </span>
<span id="ti_346" class="t s3_346">can emulate the floating-point operation (EM = 1). Ordinarily, the EM flag is cleared when an x87 FPU or math </span>
<span id="tj_346" class="t s3_346">coprocessor is present and set if they are not present. If the EM flag is set and no x87 FPU, math coprocessor, or </span>
<span id="tk_346" class="t s3_346">floating-point emulator is present, the processor will hang when a floating-point instruction is executed. </span>
<span id="tl_346" class="t s3_346">The MP flag determines whether WAIT/FWAIT instructions react to the setting of the TS flag. If the MP flag is clear, </span>
<span id="tm_346" class="t s3_346">WAIT/FWAIT instructions ignore the setting of the TS flag; if the MP flag is set, they will generate a device-not- </span>
<span id="tn_346" class="t s3_346">available exception (#NM) if the TS flag is set. Generally, the MP flag should be set for processors with an inte- </span>
<span id="to_346" class="t s3_346">grated x87 FPU and clear for processors without an integrated x87 FPU and without a math coprocessor present. </span>
<span id="tp_346" class="t s3_346">However, an operating system can choose to save the floating-point context at every context switch, in which case </span>
<span id="tq_346" class="t s3_346">there would be no need to set the MP bit. </span>
<span id="tr_346" class="t s3_346">Table 2-2 shows the actions taken for floating-point and WAIT/FWAIT instructions based on the settings of the EM, </span>
<span id="ts_346" class="t s3_346">MP, and TS flags. </span>
<span id="tt_346" class="t s3_346">The NE flag determines whether unmasked floating-point exceptions are handled by generating a floating-point </span>
<span id="tu_346" class="t s3_346">error exception internally (NE is set, native mode) or through an external interrupt (NE is cleared). In systems </span>
<span id="tv_346" class="t s3_346">where an external interrupt controller is used to invoke numeric exception handlers (such as MS-DOS-based </span>
<span id="tw_346" class="t s3_346">systems), the NE bit should be cleared. </span>
<span id="tx_346" class="t s4_346">10.2.2 </span><span id="ty_346" class="t s4_346">Setting the Processor for x87 FPU Software Emulation </span>
<span id="tz_346" class="t s3_346">Setting the EM flag causes the processor to generate a device-not-available exception (#NM) and trap to a software </span>
<span id="t10_346" class="t s3_346">exception handler whenever it encounters a floating-point instruction. (Table 10-3 shows when it is appropriate to </span>
<span id="t11_346" class="t s3_346">use this flag.) Setting this flag has two functions: </span>
<span id="t12_346" class="t s5_346">• </span><span id="t13_346" class="t s3_346">It allows x87 FPU code to run on an IA-32 processor that has neither an integrated x87 FPU nor is connected to </span>
<span id="t14_346" class="t s3_346">an external math coprocessor, by using a floating-point emulator. </span>
<span id="t15_346" class="t s5_346">• </span><span id="t16_346" class="t s3_346">It allows floating-point code to be executed using a special or nonstandard floating-point emulator, selected for </span>
<span id="t17_346" class="t s3_346">a particular application, regardless of whether an x87 FPU or math coprocessor is present. </span>
<span id="t18_346" class="t s6_346">Table 10-3. </span><span id="t19_346" class="t s6_346">Recommended Settings of EM and MP Flags on IA-32 Processors </span>
<span id="t1a_346" class="t s7_346">EM </span><span id="t1b_346" class="t s7_346">MP </span><span id="t1c_346" class="t s7_346">NE </span><span id="t1d_346" class="t s7_346">IA-32 processor </span>
<span id="t1e_346" class="t s8_346">1 </span><span id="t1f_346" class="t s8_346">0 </span><span id="t1g_346" class="t s8_346">1 </span><span id="t1h_346" class="t s8_346">Intel486™ SX, Intel386™ DX, and Intel386™ SX processors only, without the presence of a math </span>
<span id="t1i_346" class="t s8_346">coprocessor. </span>
<span id="t1j_346" class="t s8_346">0 </span><span id="t1k_346" class="t s8_346">1 </span><span id="t1l_346" class="t s8_346">1 or 0 </span>
<span id="t1m_346" class="t s9_346">* </span>
<span id="t1n_346" class="t s8_346">Pentium 4, Intel Xeon, P6 family, Pentium, Intel486™ DX, and Intel 487 SX processors, and </span>
<span id="t1o_346" class="t s8_346">Intel386 DX and Intel386 SX processors when a companion math coprocessor is present. </span>
<span id="t1p_346" class="t s8_346">0 </span><span id="t1q_346" class="t s8_346">1 </span><span id="t1r_346" class="t s8_346">1 or 0 </span>
<span id="t1s_346" class="t s9_346">* </span>
<span id="t1t_346" class="t s8_346">More recent Intel 64 or IA-32 processors </span>
<span id="t1u_346" class="t sa_346">NOTE: </span>
<span id="t1v_346" class="t s8_346">* The setting of the NE flag depends on the operating system being used. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
