Analysis & Synthesis report for TimingAnalyzer
Sat Mar 05 19:59:22 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Protected by Synthesis
 10. General Register Statistics
 11. Source assignments for Top-level Entity: |TimingAnalyzer
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 05 19:59:22 2022       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; TimingAnalyzer                              ;
; Top-level Entity Name           ; TimingAnalyzer                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 546                                         ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 546                                         ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 13                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; TimingAnalyzer     ; TimingAnalyzer     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; TimingAnalyzer.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 745         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 650         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 0           ;
;     -- 5 input functions                    ; 0           ;
;     -- 4 input functions                    ; 0           ;
;     -- <=3 input functions                  ; 650         ;
;                                             ;             ;
; Dedicated logic registers                   ; 546         ;
;                                             ;             ;
; Virtual pins                                ; 546         ;
; I/O pins                                    ; 1           ;
;                                             ;             ;
; Total DSP Blocks                            ; 13          ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 546         ;
; Total fan-out                               ; 3408        ;
; Average fan-out                             ; 1.94        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
; |TimingAnalyzer            ; 650 (650)           ; 546 (546)                 ; 0                 ; 13         ; 1    ; 546          ; |TimingAnalyzer     ; TimingAnalyzer ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 6           ;
; Sum of two 18x18                         ; 3           ;
; Independent 27x27                        ; 4           ;
; Total number of DSP blocks               ; 13          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 16          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                           ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; reg_sum[0]                                 ; yes                                                              ; yes                                        ;
; reg_sum[1]                                 ; yes                                                              ; yes                                        ;
; reg_sum[2]                                 ; yes                                                              ; yes                                        ;
; reg_sum[3]                                 ; yes                                                              ; yes                                        ;
; reg_sum[4]                                 ; yes                                                              ; yes                                        ;
; reg_sum[5]                                 ; yes                                                              ; yes                                        ;
; reg_sum[6]                                 ; yes                                                              ; yes                                        ;
; reg_sum[7]                                 ; yes                                                              ; yes                                        ;
; reg_sum[8]                                 ; yes                                                              ; yes                                        ;
; reg_sum[9]                                 ; yes                                                              ; yes                                        ;
; reg_sum[10]                                ; yes                                                              ; yes                                        ;
; reg_sum[11]                                ; yes                                                              ; yes                                        ;
; reg_sum[12]                                ; yes                                                              ; yes                                        ;
; reg_sum[13]                                ; yes                                                              ; yes                                        ;
; reg_sum[14]                                ; yes                                                              ; yes                                        ;
; reg_sum[15]                                ; yes                                                              ; yes                                        ;
; reg_sum[16]                                ; yes                                                              ; yes                                        ;
; reg_sum[17]                                ; yes                                                              ; yes                                        ;
; reg_sum[18]                                ; yes                                                              ; yes                                        ;
; reg_sum[19]                                ; yes                                                              ; yes                                        ;
; reg_sum[20]                                ; yes                                                              ; yes                                        ;
; reg_sum[21]                                ; yes                                                              ; yes                                        ;
; reg_sum[22]                                ; yes                                                              ; yes                                        ;
; reg_sum[23]                                ; yes                                                              ; yes                                        ;
; reg_sum[24]                                ; yes                                                              ; yes                                        ;
; reg_sum[25]                                ; yes                                                              ; yes                                        ;
; reg_sum[26]                                ; yes                                                              ; yes                                        ;
; reg_sum[27]                                ; yes                                                              ; yes                                        ;
; reg_sum[28]                                ; yes                                                              ; yes                                        ;
; reg_sum[29]                                ; yes                                                              ; yes                                        ;
; reg_sum[30]                                ; yes                                                              ; yes                                        ;
; reg_sum[31]                                ; yes                                                              ; yes                                        ;
; reg_sum[32]                                ; yes                                                              ; yes                                        ;
; reg_sum[33]                                ; yes                                                              ; yes                                        ;
; reg_sum[34]                                ; yes                                                              ; yes                                        ;
; reg_sum[35]                                ; yes                                                              ; yes                                        ;
; reg_sum[36]                                ; yes                                                              ; yes                                        ;
; reg_sum[37]                                ; yes                                                              ; yes                                        ;
; reg_sum[38]                                ; yes                                                              ; yes                                        ;
; reg_sum[39]                                ; yes                                                              ; yes                                        ;
; reg_sum[40]                                ; yes                                                              ; yes                                        ;
; reg_sum[41]                                ; yes                                                              ; yes                                        ;
; reg_sum[42]                                ; yes                                                              ; yes                                        ;
; reg_sum[43]                                ; yes                                                              ; yes                                        ;
; reg_sum[44]                                ; yes                                                              ; yes                                        ;
; reg_sum[45]                                ; yes                                                              ; yes                                        ;
; reg_sum[46]                                ; yes                                                              ; yes                                        ;
; reg_sum[47]                                ; yes                                                              ; yes                                        ;
; reg_sum[48]                                ; yes                                                              ; yes                                        ;
; reg_sum[49]                                ; yes                                                              ; yes                                        ;
; reg_sum[50]                                ; yes                                                              ; yes                                        ;
; reg_sum[51]                                ; yes                                                              ; yes                                        ;
; reg_sum[52]                                ; yes                                                              ; yes                                        ;
; reg_sum[53]                                ; yes                                                              ; yes                                        ;
; reg_sum[54]                                ; yes                                                              ; yes                                        ;
; reg_sum[55]                                ; yes                                                              ; yes                                        ;
; reg_sum[56]                                ; yes                                                              ; yes                                        ;
; reg_sum[57]                                ; yes                                                              ; yes                                        ;
; reg_sum[58]                                ; yes                                                              ; yes                                        ;
; reg_sum[59]                                ; yes                                                              ; yes                                        ;
; reg_sum[60]                                ; yes                                                              ; yes                                        ;
; reg_sum[61]                                ; yes                                                              ; yes                                        ;
; reg_sum[62]                                ; yes                                                              ; yes                                        ;
; reg_sum[63]                                ; yes                                                              ; yes                                        ;
; reg_sum[64]                                ; yes                                                              ; yes                                        ;
; reg_sum[65]                                ; yes                                                              ; yes                                        ;
; reg_sum[66]                                ; yes                                                              ; yes                                        ;
; reg_sum[67]                                ; yes                                                              ; yes                                        ;
; reg_sum[68]                                ; yes                                                              ; yes                                        ;
; reg_sum[69]                                ; yes                                                              ; yes                                        ;
; reg_sum[70]                                ; yes                                                              ; yes                                        ;
; reg_sum[71]                                ; yes                                                              ; yes                                        ;
; reg_sum[72]                                ; yes                                                              ; yes                                        ;
; reg_sum[73]                                ; yes                                                              ; yes                                        ;
; reg_sum[74]                                ; yes                                                              ; yes                                        ;
; reg_sum[75]                                ; yes                                                              ; yes                                        ;
; reg_sum[76]                                ; yes                                                              ; yes                                        ;
; reg_sum[77]                                ; yes                                                              ; yes                                        ;
; reg_sum[78]                                ; yes                                                              ; yes                                        ;
; reg_sum[79]                                ; yes                                                              ; yes                                        ;
; reg_sum[80]                                ; yes                                                              ; yes                                        ;
; reg_sum[81]                                ; yes                                                              ; yes                                        ;
; reg_sum[82]                                ; yes                                                              ; yes                                        ;
; reg_sum[83]                                ; yes                                                              ; yes                                        ;
; reg_sum[84]                                ; yes                                                              ; yes                                        ;
; reg_sum[85]                                ; yes                                                              ; yes                                        ;
; reg_sum[86]                                ; yes                                                              ; yes                                        ;
; reg_sum[87]                                ; yes                                                              ; yes                                        ;
; reg_sum[88]                                ; yes                                                              ; yes                                        ;
; reg_sum[89]                                ; yes                                                              ; yes                                        ;
; reg_sum[90]                                ; yes                                                              ; yes                                        ;
; reg_sum[91]                                ; yes                                                              ; yes                                        ;
; reg_sum[92]                                ; yes                                                              ; yes                                        ;
; reg_sum[93]                                ; yes                                                              ; yes                                        ;
; reg_sum[94]                                ; yes                                                              ; yes                                        ;
; reg_sum[95]                                ; yes                                                              ; yes                                        ;
; reg_sum[96]                                ; yes                                                              ; yes                                        ;
; reg_sum[97]                                ; yes                                                              ; yes                                        ;
; reg_sum[98]                                ; yes                                                              ; yes                                        ;
; reg_sum[99]                                ; yes                                                              ; yes                                        ;
; reg_sum[100]                               ; yes                                                              ; yes                                        ;
; reg_sum[101]                               ; yes                                                              ; yes                                        ;
; reg_sum[102]                               ; yes                                                              ; yes                                        ;
; reg_sum[103]                               ; yes                                                              ; yes                                        ;
; reg_sum[104]                               ; yes                                                              ; yes                                        ;
; reg_sum[105]                               ; yes                                                              ; yes                                        ;
; reg_sum[106]                               ; yes                                                              ; yes                                        ;
; reg_sum[107]                               ; yes                                                              ; yes                                        ;
; reg_sum[108]                               ; yes                                                              ; yes                                        ;
; reg_sum[109]                               ; yes                                                              ; yes                                        ;
; reg_sum[110]                               ; yes                                                              ; yes                                        ;
; reg_sum[111]                               ; yes                                                              ; yes                                        ;
; reg_sum[112]                               ; yes                                                              ; yes                                        ;
; reg_sum[113]                               ; yes                                                              ; yes                                        ;
; reg_sum[114]                               ; yes                                                              ; yes                                        ;
; reg_sum[115]                               ; yes                                                              ; yes                                        ;
; reg_sum[116]                               ; yes                                                              ; yes                                        ;
; reg_sum[117]                               ; yes                                                              ; yes                                        ;
; reg_sum[118]                               ; yes                                                              ; yes                                        ;
; reg_sum[119]                               ; yes                                                              ; yes                                        ;
; reg_sum[120]                               ; yes                                                              ; yes                                        ;
; reg_sum[121]                               ; yes                                                              ; yes                                        ;
; reg_sum[122]                               ; yes                                                              ; yes                                        ;
; reg_sum[123]                               ; yes                                                              ; yes                                        ;
; reg_sum[124]                               ; yes                                                              ; yes                                        ;
; reg_sum[125]                               ; yes                                                              ; yes                                        ;
; reg_sum[126]                               ; yes                                                              ; yes                                        ;
; reg_sum[127]                               ; yes                                                              ; yes                                        ;
; reg_sum[128]                               ; yes                                                              ; yes                                        ;
; reg_sum[129]                               ; yes                                                              ; yes                                        ;
; reg_sum[130]                               ; yes                                                              ; yes                                        ;
; reg_sum[131]                               ; yes                                                              ; yes                                        ;
; reg_sum[132]                               ; yes                                                              ; yes                                        ;
; reg_sum[133]                               ; yes                                                              ; yes                                        ;
; reg_sum[134]                               ; yes                                                              ; yes                                        ;
; reg_sum[135]                               ; yes                                                              ; yes                                        ;
; reg_sum[136]                               ; yes                                                              ; yes                                        ;
; reg_sum[137]                               ; yes                                                              ; yes                                        ;
; reg_sum[138]                               ; yes                                                              ; yes                                        ;
; reg_sum[139]                               ; yes                                                              ; yes                                        ;
; reg_sum[140]                               ; yes                                                              ; yes                                        ;
; reg_sum[141]                               ; yes                                                              ; yes                                        ;
; reg_sum[142]                               ; yes                                                              ; yes                                        ;
; reg_sum[143]                               ; yes                                                              ; yes                                        ;
; reg_sum[144]                               ; yes                                                              ; yes                                        ;
; reg_sum[145]                               ; yes                                                              ; yes                                        ;
; reg_sum[146]                               ; yes                                                              ; yes                                        ;
; reg_sum[147]                               ; yes                                                              ; yes                                        ;
; reg_sum[148]                               ; yes                                                              ; yes                                        ;
; reg_sum[149]                               ; yes                                                              ; yes                                        ;
; reg_sum[150]                               ; yes                                                              ; yes                                        ;
; reg_sum[151]                               ; yes                                                              ; yes                                        ;
; reg_sum[152]                               ; yes                                                              ; yes                                        ;
; reg_sum[153]                               ; yes                                                              ; yes                                        ;
; reg_sum[154]                               ; yes                                                              ; yes                                        ;
; reg_sum[155]                               ; yes                                                              ; yes                                        ;
; reg_sum[156]                               ; yes                                                              ; yes                                        ;
; reg_sum[157]                               ; yes                                                              ; yes                                        ;
; reg_sum[158]                               ; yes                                                              ; yes                                        ;
; reg_sum[159]                               ; yes                                                              ; yes                                        ;
; reg_sum[160]                               ; yes                                                              ; yes                                        ;
; reg_sum[161]                               ; yes                                                              ; yes                                        ;
; reg_sum[162]                               ; yes                                                              ; yes                                        ;
; reg_sum[163]                               ; yes                                                              ; yes                                        ;
; reg_sum[164]                               ; yes                                                              ; yes                                        ;
; reg_sum[165]                               ; yes                                                              ; yes                                        ;
; reg_sum[166]                               ; yes                                                              ; yes                                        ;
; reg_sum[167]                               ; yes                                                              ; yes                                        ;
; reg_sum[168]                               ; yes                                                              ; yes                                        ;
; reg_sum[169]                               ; yes                                                              ; yes                                        ;
; reg_sum[170]                               ; yes                                                              ; yes                                        ;
; reg_sum[171]                               ; yes                                                              ; yes                                        ;
; reg_sum[172]                               ; yes                                                              ; yes                                        ;
; reg_sum[173]                               ; yes                                                              ; yes                                        ;
; reg_sum[174]                               ; yes                                                              ; yes                                        ;
; reg_sum[175]                               ; yes                                                              ; yes                                        ;
; reg_sum[176]                               ; yes                                                              ; yes                                        ;
; reg_sum[177]                               ; yes                                                              ; yes                                        ;
; reg_sum[178]                               ; yes                                                              ; yes                                        ;
; reg_sum[179]                               ; yes                                                              ; yes                                        ;
; reg_sum[180]                               ; yes                                                              ; yes                                        ;
; reg_sum[181]                               ; yes                                                              ; yes                                        ;
; reg_sum[182]                               ; yes                                                              ; yes                                        ;
; reg_sum[183]                               ; yes                                                              ; yes                                        ;
; reg_sum[184]                               ; yes                                                              ; yes                                        ;
; reg_sum[185]                               ; yes                                                              ; yes                                        ;
; reg_sum[186]                               ; yes                                                              ; yes                                        ;
; reg_sum[187]                               ; yes                                                              ; yes                                        ;
; reg_sum[188]                               ; yes                                                              ; yes                                        ;
; reg_sum[189]                               ; yes                                                              ; yes                                        ;
; reg_sum[190]                               ; yes                                                              ; yes                                        ;
; reg_sum[191]                               ; yes                                                              ; yes                                        ;
; reg_sum[192]                               ; yes                                                              ; yes                                        ;
; reg_sum[193]                               ; yes                                                              ; yes                                        ;
; reg_sum[194]                               ; yes                                                              ; yes                                        ;
; reg_sum[195]                               ; yes                                                              ; yes                                        ;
; reg_sum[196]                               ; yes                                                              ; yes                                        ;
; reg_sum[197]                               ; yes                                                              ; yes                                        ;
; reg_sum[198]                               ; yes                                                              ; yes                                        ;
; reg_sum[199]                               ; yes                                                              ; yes                                        ;
; reg_sum[200]                               ; yes                                                              ; yes                                        ;
; reg_sum[201]                               ; yes                                                              ; yes                                        ;
; reg_sum[202]                               ; yes                                                              ; yes                                        ;
; reg_sum[203]                               ; yes                                                              ; yes                                        ;
; reg_sum[204]                               ; yes                                                              ; yes                                        ;
; reg_sum[205]                               ; yes                                                              ; yes                                        ;
; reg_sum[206]                               ; yes                                                              ; yes                                        ;
; reg_sum[207]                               ; yes                                                              ; yes                                        ;
; reg_sum[208]                               ; yes                                                              ; yes                                        ;
; reg_sum[209]                               ; yes                                                              ; yes                                        ;
; reg_sum[210]                               ; yes                                                              ; yes                                        ;
; reg_sum[211]                               ; yes                                                              ; yes                                        ;
; reg_sum[212]                               ; yes                                                              ; yes                                        ;
; reg_sum[213]                               ; yes                                                              ; yes                                        ;
; reg_sum[214]                               ; yes                                                              ; yes                                        ;
; reg_sum[215]                               ; yes                                                              ; yes                                        ;
; reg_sum[216]                               ; yes                                                              ; yes                                        ;
; reg_sum[217]                               ; yes                                                              ; yes                                        ;
; reg_sum[218]                               ; yes                                                              ; yes                                        ;
; reg_sum[219]                               ; yes                                                              ; yes                                        ;
; reg_sum[220]                               ; yes                                                              ; yes                                        ;
; reg_sum[221]                               ; yes                                                              ; yes                                        ;
; reg_sum[222]                               ; yes                                                              ; yes                                        ;
; reg_sum[223]                               ; yes                                                              ; yes                                        ;
; reg_sum[224]                               ; yes                                                              ; yes                                        ;
; reg_sum[225]                               ; yes                                                              ; yes                                        ;
; reg_sum[226]                               ; yes                                                              ; yes                                        ;
; reg_sum[227]                               ; yes                                                              ; yes                                        ;
; reg_sum[228]                               ; yes                                                              ; yes                                        ;
; reg_sum[229]                               ; yes                                                              ; yes                                        ;
; reg_sum[230]                               ; yes                                                              ; yes                                        ;
; reg_sum[231]                               ; yes                                                              ; yes                                        ;
; reg_sum[232]                               ; yes                                                              ; yes                                        ;
; reg_sum[233]                               ; yes                                                              ; yes                                        ;
; reg_sum[234]                               ; yes                                                              ; yes                                        ;
; reg_sum[235]                               ; yes                                                              ; yes                                        ;
; reg_sum[236]                               ; yes                                                              ; yes                                        ;
; reg_sum[237]                               ; yes                                                              ; yes                                        ;
; reg_sum[238]                               ; yes                                                              ; yes                                        ;
; reg_sum[239]                               ; yes                                                              ; yes                                        ;
; reg_sum[240]                               ; yes                                                              ; yes                                        ;
; reg_sum[241]                               ; yes                                                              ; yes                                        ;
; reg_sum[242]                               ; yes                                                              ; yes                                        ;
; reg_sum[243]                               ; yes                                                              ; yes                                        ;
; reg_sum[244]                               ; yes                                                              ; yes                                        ;
; reg_sum[245]                               ; yes                                                              ; yes                                        ;
; reg_sum[246]                               ; yes                                                              ; yes                                        ;
; reg_sum[247]                               ; yes                                                              ; yes                                        ;
; reg_sum[248]                               ; yes                                                              ; yes                                        ;
; reg_sum[249]                               ; yes                                                              ; yes                                        ;
; reg_sum[250]                               ; yes                                                              ; yes                                        ;
; reg_sum[251]                               ; yes                                                              ; yes                                        ;
; reg_sum[252]                               ; yes                                                              ; yes                                        ;
; reg_sum[253]                               ; yes                                                              ; yes                                        ;
; reg_sum[254]                               ; yes                                                              ; yes                                        ;
; reg_sum[255]                               ; yes                                                              ; yes                                        ;
; reg_sum[256]                               ; yes                                                              ; yes                                        ;
; reg_sum[257]                               ; yes                                                              ; yes                                        ;
; reg_C[0]                                   ; yes                                                              ; yes                                        ;
; reg_C[1]                                   ; yes                                                              ; yes                                        ;
; reg_C[2]                                   ; yes                                                              ; yes                                        ;
; reg_C[3]                                   ; yes                                                              ; yes                                        ;
; reg_C[4]                                   ; yes                                                              ; yes                                        ;
; reg_C[5]                                   ; yes                                                              ; yes                                        ;
; reg_C[6]                                   ; yes                                                              ; yes                                        ;
; reg_C[7]                                   ; yes                                                              ; yes                                        ;
; reg_C[8]                                   ; yes                                                              ; yes                                        ;
; reg_C[9]                                   ; yes                                                              ; yes                                        ;
; reg_C[10]                                  ; yes                                                              ; yes                                        ;
; reg_C[11]                                  ; yes                                                              ; yes                                        ;
; reg_C[12]                                  ; yes                                                              ; yes                                        ;
; reg_C[13]                                  ; yes                                                              ; yes                                        ;
; reg_C[14]                                  ; yes                                                              ; yes                                        ;
; reg_C[15]                                  ; yes                                                              ; yes                                        ;
; reg_C[16]                                  ; yes                                                              ; yes                                        ;
; reg_C[17]                                  ; yes                                                              ; yes                                        ;
; reg_A[0]                                   ; yes                                                              ; yes                                        ;
; reg_B[0]                                   ; yes                                                              ; yes                                        ;
; reg_A[1]                                   ; yes                                                              ; yes                                        ;
; reg_B[1]                                   ; yes                                                              ; yes                                        ;
; reg_A[2]                                   ; yes                                                              ; yes                                        ;
; reg_B[2]                                   ; yes                                                              ; yes                                        ;
; reg_A[3]                                   ; yes                                                              ; yes                                        ;
; reg_B[3]                                   ; yes                                                              ; yes                                        ;
; reg_A[4]                                   ; yes                                                              ; yes                                        ;
; reg_B[4]                                   ; yes                                                              ; yes                                        ;
; reg_A[5]                                   ; yes                                                              ; yes                                        ;
; reg_B[5]                                   ; yes                                                              ; yes                                        ;
; reg_A[6]                                   ; yes                                                              ; yes                                        ;
; reg_B[6]                                   ; yes                                                              ; yes                                        ;
; reg_A[7]                                   ; yes                                                              ; yes                                        ;
; reg_B[7]                                   ; yes                                                              ; yes                                        ;
; reg_A[8]                                   ; yes                                                              ; yes                                        ;
; reg_B[8]                                   ; yes                                                              ; yes                                        ;
; reg_A[9]                                   ; yes                                                              ; yes                                        ;
; reg_B[9]                                   ; yes                                                              ; yes                                        ;
; reg_A[10]                                  ; yes                                                              ; yes                                        ;
; reg_B[10]                                  ; yes                                                              ; yes                                        ;
; reg_A[11]                                  ; yes                                                              ; yes                                        ;
; reg_B[11]                                  ; yes                                                              ; yes                                        ;
; reg_A[12]                                  ; yes                                                              ; yes                                        ;
; reg_B[12]                                  ; yes                                                              ; yes                                        ;
; reg_A[13]                                  ; yes                                                              ; yes                                        ;
; reg_B[13]                                  ; yes                                                              ; yes                                        ;
; reg_A[14]                                  ; yes                                                              ; yes                                        ;
; reg_B[14]                                  ; yes                                                              ; yes                                        ;
; reg_A[15]                                  ; yes                                                              ; yes                                        ;
; reg_B[15]                                  ; yes                                                              ; yes                                        ;
; reg_A[16]                                  ; yes                                                              ; yes                                        ;
; reg_B[16]                                  ; yes                                                              ; yes                                        ;
; reg_A[17]                                  ; yes                                                              ; yes                                        ;
; reg_B[17]                                  ; yes                                                              ; yes                                        ;
; reg_C[18]                                  ; yes                                                              ; yes                                        ;
; reg_C[19]                                  ; yes                                                              ; yes                                        ;
; reg_C[20]                                  ; yes                                                              ; yes                                        ;
; reg_C[21]                                  ; yes                                                              ; yes                                        ;
; reg_C[22]                                  ; yes                                                              ; yes                                        ;
; reg_C[23]                                  ; yes                                                              ; yes                                        ;
; reg_C[24]                                  ; yes                                                              ; yes                                        ;
; reg_C[25]                                  ; yes                                                              ; yes                                        ;
; reg_C[26]                                  ; yes                                                              ; yes                                        ;
; reg_C[27]                                  ; yes                                                              ; yes                                        ;
; reg_C[28]                                  ; yes                                                              ; yes                                        ;
; reg_C[29]                                  ; yes                                                              ; yes                                        ;
; reg_C[30]                                  ; yes                                                              ; yes                                        ;
; reg_C[31]                                  ; yes                                                              ; yes                                        ;
; reg_A[18]                                  ; yes                                                              ; yes                                        ;
; reg_B[18]                                  ; yes                                                              ; yes                                        ;
; reg_A[19]                                  ; yes                                                              ; yes                                        ;
; reg_B[19]                                  ; yes                                                              ; yes                                        ;
; reg_A[20]                                  ; yes                                                              ; yes                                        ;
; reg_B[20]                                  ; yes                                                              ; yes                                        ;
; reg_A[21]                                  ; yes                                                              ; yes                                        ;
; reg_B[21]                                  ; yes                                                              ; yes                                        ;
; reg_A[22]                                  ; yes                                                              ; yes                                        ;
; reg_B[22]                                  ; yes                                                              ; yes                                        ;
; reg_A[23]                                  ; yes                                                              ; yes                                        ;
; reg_B[23]                                  ; yes                                                              ; yes                                        ;
; reg_A[24]                                  ; yes                                                              ; yes                                        ;
; reg_B[24]                                  ; yes                                                              ; yes                                        ;
; reg_A[25]                                  ; yes                                                              ; yes                                        ;
; reg_B[25]                                  ; yes                                                              ; yes                                        ;
; reg_A[26]                                  ; yes                                                              ; yes                                        ;
; reg_B[26]                                  ; yes                                                              ; yes                                        ;
; reg_A[27]                                  ; yes                                                              ; yes                                        ;
; reg_B[27]                                  ; yes                                                              ; yes                                        ;
; reg_A[28]                                  ; yes                                                              ; yes                                        ;
; reg_B[28]                                  ; yes                                                              ; yes                                        ;
; reg_A[29]                                  ; yes                                                              ; yes                                        ;
; reg_B[29]                                  ; yes                                                              ; yes                                        ;
; reg_A[30]                                  ; yes                                                              ; yes                                        ;
; reg_B[30]                                  ; yes                                                              ; yes                                        ;
; reg_A[31]                                  ; yes                                                              ; yes                                        ;
; reg_B[31]                                  ; yes                                                              ; yes                                        ;
; reg_A[32]                                  ; yes                                                              ; yes                                        ;
; reg_B[32]                                  ; yes                                                              ; yes                                        ;
; reg_A[33]                                  ; yes                                                              ; yes                                        ;
; reg_B[33]                                  ; yes                                                              ; yes                                        ;
; reg_A[34]                                  ; yes                                                              ; yes                                        ;
; reg_B[34]                                  ; yes                                                              ; yes                                        ;
; reg_A[35]                                  ; yes                                                              ; yes                                        ;
; reg_B[35]                                  ; yes                                                              ; yes                                        ;
; reg_A[36]                                  ; yes                                                              ; yes                                        ;
; reg_B[36]                                  ; yes                                                              ; yes                                        ;
; reg_A[37]                                  ; yes                                                              ; yes                                        ;
; reg_B[37]                                  ; yes                                                              ; yes                                        ;
; reg_A[38]                                  ; yes                                                              ; yes                                        ;
; reg_B[38]                                  ; yes                                                              ; yes                                        ;
; reg_A[39]                                  ; yes                                                              ; yes                                        ;
; reg_B[39]                                  ; yes                                                              ; yes                                        ;
; reg_A[40]                                  ; yes                                                              ; yes                                        ;
; reg_B[40]                                  ; yes                                                              ; yes                                        ;
; reg_A[41]                                  ; yes                                                              ; yes                                        ;
; reg_B[41]                                  ; yes                                                              ; yes                                        ;
; reg_A[42]                                  ; yes                                                              ; yes                                        ;
; reg_B[42]                                  ; yes                                                              ; yes                                        ;
; reg_A[43]                                  ; yes                                                              ; yes                                        ;
; reg_B[43]                                  ; yes                                                              ; yes                                        ;
; reg_A[44]                                  ; yes                                                              ; yes                                        ;
; reg_B[44]                                  ; yes                                                              ; yes                                        ;
; reg_A[54]                                  ; yes                                                              ; yes                                        ;
; reg_B[54]                                  ; yes                                                              ; yes                                        ;
; reg_A[55]                                  ; yes                                                              ; yes                                        ;
; reg_B[55]                                  ; yes                                                              ; yes                                        ;
; reg_A[56]                                  ; yes                                                              ; yes                                        ;
; reg_B[56]                                  ; yes                                                              ; yes                                        ;
; reg_A[57]                                  ; yes                                                              ; yes                                        ;
; reg_B[57]                                  ; yes                                                              ; yes                                        ;
; reg_A[58]                                  ; yes                                                              ; yes                                        ;
; reg_B[58]                                  ; yes                                                              ; yes                                        ;
; reg_A[59]                                  ; yes                                                              ; yes                                        ;
; reg_B[59]                                  ; yes                                                              ; yes                                        ;
; reg_A[60]                                  ; yes                                                              ; yes                                        ;
; reg_B[60]                                  ; yes                                                              ; yes                                        ;
; reg_A[61]                                  ; yes                                                              ; yes                                        ;
; reg_B[61]                                  ; yes                                                              ; yes                                        ;
; reg_A[62]                                  ; yes                                                              ; yes                                        ;
; reg_B[62]                                  ; yes                                                              ; yes                                        ;
; reg_A[63]                                  ; yes                                                              ; yes                                        ;
; reg_B[63]                                  ; yes                                                              ; yes                                        ;
; reg_A[64]                                  ; yes                                                              ; yes                                        ;
; reg_B[64]                                  ; yes                                                              ; yes                                        ;
; reg_A[65]                                  ; yes                                                              ; yes                                        ;
; reg_B[65]                                  ; yes                                                              ; yes                                        ;
; reg_A[66]                                  ; yes                                                              ; yes                                        ;
; reg_B[66]                                  ; yes                                                              ; yes                                        ;
; reg_A[67]                                  ; yes                                                              ; yes                                        ;
; reg_B[67]                                  ; yes                                                              ; yes                                        ;
; reg_A[68]                                  ; yes                                                              ; yes                                        ;
; reg_B[68]                                  ; yes                                                              ; yes                                        ;
; reg_A[69]                                  ; yes                                                              ; yes                                        ;
; reg_B[69]                                  ; yes                                                              ; yes                                        ;
; reg_A[70]                                  ; yes                                                              ; yes                                        ;
; reg_B[70]                                  ; yes                                                              ; yes                                        ;
; reg_A[71]                                  ; yes                                                              ; yes                                        ;
; reg_B[71]                                  ; yes                                                              ; yes                                        ;
; reg_A[45]                                  ; yes                                                              ; yes                                        ;
; reg_B[45]                                  ; yes                                                              ; yes                                        ;
; reg_A[46]                                  ; yes                                                              ; yes                                        ;
; reg_B[46]                                  ; yes                                                              ; yes                                        ;
; reg_A[47]                                  ; yes                                                              ; yes                                        ;
; reg_B[47]                                  ; yes                                                              ; yes                                        ;
; reg_A[48]                                  ; yes                                                              ; yes                                        ;
; reg_B[48]                                  ; yes                                                              ; yes                                        ;
; reg_A[49]                                  ; yes                                                              ; yes                                        ;
; reg_B[49]                                  ; yes                                                              ; yes                                        ;
; reg_A[50]                                  ; yes                                                              ; yes                                        ;
; reg_B[50]                                  ; yes                                                              ; yes                                        ;
; reg_A[51]                                  ; yes                                                              ; yes                                        ;
; reg_B[51]                                  ; yes                                                              ; yes                                        ;
; reg_A[52]                                  ; yes                                                              ; yes                                        ;
; reg_B[52]                                  ; yes                                                              ; yes                                        ;
; reg_A[53]                                  ; yes                                                              ; yes                                        ;
; reg_B[53]                                  ; yes                                                              ; yes                                        ;
; reg_A[72]                                  ; yes                                                              ; yes                                        ;
; reg_B[72]                                  ; yes                                                              ; yes                                        ;
; reg_A[73]                                  ; yes                                                              ; yes                                        ;
; reg_B[73]                                  ; yes                                                              ; yes                                        ;
; reg_A[74]                                  ; yes                                                              ; yes                                        ;
; reg_B[74]                                  ; yes                                                              ; yes                                        ;
; reg_A[75]                                  ; yes                                                              ; yes                                        ;
; reg_B[75]                                  ; yes                                                              ; yes                                        ;
; reg_A[76]                                  ; yes                                                              ; yes                                        ;
; reg_B[76]                                  ; yes                                                              ; yes                                        ;
; reg_A[77]                                  ; yes                                                              ; yes                                        ;
; reg_B[77]                                  ; yes                                                              ; yes                                        ;
; reg_A[78]                                  ; yes                                                              ; yes                                        ;
; reg_B[78]                                  ; yes                                                              ; yes                                        ;
; reg_A[79]                                  ; yes                                                              ; yes                                        ;
; reg_B[79]                                  ; yes                                                              ; yes                                        ;
; reg_A[80]                                  ; yes                                                              ; yes                                        ;
; reg_B[80]                                  ; yes                                                              ; yes                                        ;
; reg_A[81]                                  ; yes                                                              ; yes                                        ;
; reg_B[81]                                  ; yes                                                              ; yes                                        ;
; reg_A[82]                                  ; yes                                                              ; yes                                        ;
; reg_B[82]                                  ; yes                                                              ; yes                                        ;
; reg_A[83]                                  ; yes                                                              ; yes                                        ;
; reg_B[83]                                  ; yes                                                              ; yes                                        ;
; reg_A[84]                                  ; yes                                                              ; yes                                        ;
; reg_B[84]                                  ; yes                                                              ; yes                                        ;
; reg_A[85]                                  ; yes                                                              ; yes                                        ;
; reg_B[85]                                  ; yes                                                              ; yes                                        ;
; reg_A[86]                                  ; yes                                                              ; yes                                        ;
; reg_B[86]                                  ; yes                                                              ; yes                                        ;
; reg_A[87]                                  ; yes                                                              ; yes                                        ;
; reg_B[87]                                  ; yes                                                              ; yes                                        ;
; reg_A[88]                                  ; yes                                                              ; yes                                        ;
; reg_B[88]                                  ; yes                                                              ; yes                                        ;
; reg_A[89]                                  ; yes                                                              ; yes                                        ;
; reg_B[89]                                  ; yes                                                              ; yes                                        ;
; reg_A[90]                                  ; yes                                                              ; yes                                        ;
; reg_B[90]                                  ; yes                                                              ; yes                                        ;
; reg_A[91]                                  ; yes                                                              ; yes                                        ;
; reg_B[91]                                  ; yes                                                              ; yes                                        ;
; reg_A[92]                                  ; yes                                                              ; yes                                        ;
; reg_B[92]                                  ; yes                                                              ; yes                                        ;
; reg_A[93]                                  ; yes                                                              ; yes                                        ;
; reg_B[93]                                  ; yes                                                              ; yes                                        ;
; reg_A[94]                                  ; yes                                                              ; yes                                        ;
; reg_B[94]                                  ; yes                                                              ; yes                                        ;
; reg_A[95]                                  ; yes                                                              ; yes                                        ;
; reg_B[95]                                  ; yes                                                              ; yes                                        ;
; reg_A[96]                                  ; yes                                                              ; yes                                        ;
; reg_B[96]                                  ; yes                                                              ; yes                                        ;
; reg_A[97]                                  ; yes                                                              ; yes                                        ;
; reg_B[97]                                  ; yes                                                              ; yes                                        ;
; reg_A[98]                                  ; yes                                                              ; yes                                        ;
; reg_B[98]                                  ; yes                                                              ; yes                                        ;
; reg_A[99]                                  ; yes                                                              ; yes                                        ;
; reg_B[99]                                  ; yes                                                              ; yes                                        ;
; reg_A[100]                                 ; yes                                                              ; yes                                        ;
; reg_B[100]                                 ; yes                                                              ; yes                                        ;
; reg_A[101]                                 ; yes                                                              ; yes                                        ;
; reg_B[101]                                 ; yes                                                              ; yes                                        ;
; reg_A[102]                                 ; yes                                                              ; yes                                        ;
; reg_B[102]                                 ; yes                                                              ; yes                                        ;
; reg_A[103]                                 ; yes                                                              ; yes                                        ;
; reg_B[103]                                 ; yes                                                              ; yes                                        ;
; reg_A[104]                                 ; yes                                                              ; yes                                        ;
; reg_B[104]                                 ; yes                                                              ; yes                                        ;
; reg_A[105]                                 ; yes                                                              ; yes                                        ;
; reg_B[105]                                 ; yes                                                              ; yes                                        ;
; reg_A[106]                                 ; yes                                                              ; yes                                        ;
; reg_B[106]                                 ; yes                                                              ; yes                                        ;
; reg_A[107]                                 ; yes                                                              ; yes                                        ;
; reg_B[107]                                 ; yes                                                              ; yes                                        ;
; reg_A[108]                                 ; yes                                                              ; yes                                        ;
; reg_B[108]                                 ; yes                                                              ; yes                                        ;
; reg_A[109]                                 ; yes                                                              ; yes                                        ;
; reg_B[109]                                 ; yes                                                              ; yes                                        ;
; reg_A[110]                                 ; yes                                                              ; yes                                        ;
; reg_B[110]                                 ; yes                                                              ; yes                                        ;
; reg_A[111]                                 ; yes                                                              ; yes                                        ;
; reg_B[111]                                 ; yes                                                              ; yes                                        ;
; reg_A[112]                                 ; yes                                                              ; yes                                        ;
; reg_B[112]                                 ; yes                                                              ; yes                                        ;
; reg_A[113]                                 ; yes                                                              ; yes                                        ;
; reg_B[113]                                 ; yes                                                              ; yes                                        ;
; reg_A[114]                                 ; yes                                                              ; yes                                        ;
; reg_B[114]                                 ; yes                                                              ; yes                                        ;
; reg_A[115]                                 ; yes                                                              ; yes                                        ;
; reg_B[115]                                 ; yes                                                              ; yes                                        ;
; reg_A[116]                                 ; yes                                                              ; yes                                        ;
; reg_B[116]                                 ; yes                                                              ; yes                                        ;
; reg_A[117]                                 ; yes                                                              ; yes                                        ;
; reg_B[117]                                 ; yes                                                              ; yes                                        ;
; reg_A[118]                                 ; yes                                                              ; yes                                        ;
; reg_B[118]                                 ; yes                                                              ; yes                                        ;
; reg_A[119]                                 ; yes                                                              ; yes                                        ;
; reg_B[119]                                 ; yes                                                              ; yes                                        ;
; reg_A[120]                                 ; yes                                                              ; yes                                        ;
; reg_B[120]                                 ; yes                                                              ; yes                                        ;
; reg_A[121]                                 ; yes                                                              ; yes                                        ;
; reg_B[121]                                 ; yes                                                              ; yes                                        ;
; reg_A[122]                                 ; yes                                                              ; yes                                        ;
; reg_B[122]                                 ; yes                                                              ; yes                                        ;
; reg_A[123]                                 ; yes                                                              ; yes                                        ;
; reg_B[123]                                 ; yes                                                              ; yes                                        ;
; reg_A[124]                                 ; yes                                                              ; yes                                        ;
; reg_B[124]                                 ; yes                                                              ; yes                                        ;
; reg_A[125]                                 ; yes                                                              ; yes                                        ;
; reg_B[125]                                 ; yes                                                              ; yes                                        ;
; reg_A[126]                                 ; yes                                                              ; yes                                        ;
; reg_B[126]                                 ; yes                                                              ; yes                                        ;
; reg_A[127]                                 ; yes                                                              ; yes                                        ;
; reg_B[127]                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 546 ;                                                                  ;                                            ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 546   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |TimingAnalyzer ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; reg_A[127]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[126]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[125]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[124]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[123]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[122]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[121]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[120]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[119]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[118]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[117]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[116]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[115]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[114]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[113]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[112]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[111]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[110]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[109]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[108]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[107]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[106]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[105]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[104]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[103]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[102]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[101]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[100]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[99]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[98]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[97]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[96]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[95]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[94]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[93]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[92]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[91]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[90]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[89]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[88]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[87]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[86]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[85]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[84]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[83]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[82]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[81]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[80]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[79]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[78]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[77]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[76]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[75]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[74]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[73]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[72]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[71]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[70]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[69]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[68]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[67]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[66]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[65]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[64]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[63]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[62]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[61]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[60]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[59]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[58]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[57]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[56]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[55]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[54]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[53]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[52]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[51]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[50]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[49]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[48]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[47]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[46]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[45]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[44]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[43]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[42]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[41]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[40]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[39]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[38]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[37]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[36]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[35]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[34]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[33]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[32]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[31]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[30]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[29]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[28]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[27]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[26]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[25]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[24]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[23]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[22]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[21]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[20]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[19]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[18]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[17]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[16]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[15]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[14]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[13]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[12]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[11]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[10]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[9]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[8]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[7]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[6]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[5]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_A[0]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[127]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[126]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[125]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[124]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[123]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[122]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[121]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[120]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[119]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[118]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[117]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[116]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[115]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[114]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[113]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[112]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[111]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[110]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[109]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[108]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[107]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[106]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[105]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[104]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[103]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[102]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[101]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[100]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[99]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[98]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[97]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[96]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[95]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[94]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[93]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[92]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[91]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[90]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[89]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[88]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[87]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[86]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[85]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[84]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[83]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[82]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[81]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[80]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[79]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[78]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[77]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[76]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[75]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[74]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[73]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[72]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[71]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[70]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[69]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[68]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[67]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[66]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[65]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[64]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[63]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[62]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[61]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[60]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[59]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[58]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[57]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[56]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[55]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[54]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[53]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[52]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[51]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[50]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[49]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[48]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[47]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[46]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[45]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[44]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[43]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[42]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[41]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[40]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[39]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[38]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[37]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[36]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[35]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[34]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[33]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[32]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[31]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[30]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[29]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[28]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[27]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[26]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[25]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[24]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[23]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[22]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[21]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[20]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[19]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[18]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[17]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[16]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[15]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[14]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[13]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[12]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[11]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[10]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[9]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[8]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[7]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[6]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[5]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_B[0]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[31]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[30]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[29]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[28]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[27]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[26]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[25]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[24]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[23]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[22]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[21]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[20]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[19]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[18]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[17]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[16]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[15]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[14]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[13]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[12]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[11]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[10]             ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[9]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[8]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[7]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[6]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[5]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_C[0]              ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[257]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[256]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[255]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[254]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[253]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[252]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[251]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[250]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[249]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[248]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[247]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[246]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[245]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[244]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[243]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[242]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[241]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[240]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[239]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[238]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[237]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[236]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[235]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[234]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[233]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[232]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[231]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[230]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[229]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[228]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[227]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[226]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[225]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[224]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[223]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[222]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[221]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[220]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[219]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[218]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[217]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[216]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[215]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[214]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[213]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[212]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[211]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[210]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[209]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[208]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[207]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[206]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[205]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[204]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[203]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[202]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[201]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[200]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[199]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[198]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[197]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[196]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[195]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[194]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[193]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[192]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[191]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[190]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[189]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[188]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[187]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[186]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[185]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[184]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[183]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[182]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[181]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[180]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[179]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[178]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[177]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[176]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[175]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[174]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[173]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[172]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[171]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[170]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[169]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[168]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[167]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[166]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[165]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[164]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[163]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[162]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[161]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[160]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[159]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[158]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[157]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[156]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[155]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[154]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[153]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[152]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[151]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[150]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[149]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[148]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[147]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[146]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[145]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[144]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[143]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[142]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[141]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[140]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[139]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[138]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[137]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[136]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[135]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[134]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[133]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[132]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[131]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[130]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[129]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[128]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[127]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[126]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[125]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[124]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[123]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[122]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[121]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[120]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[119]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[118]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[117]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[116]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[115]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[114]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[113]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[112]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[111]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[110]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[109]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[108]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[107]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[106]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[105]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[104]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[103]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[102]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[101]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[100]          ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[99]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[98]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[97]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[96]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[95]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[94]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[93]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[92]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[91]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[90]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[89]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[88]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[87]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[86]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[85]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[84]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[83]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[82]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[81]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[80]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[79]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[78]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[77]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[76]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[75]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[74]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[73]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[72]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[71]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[70]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[69]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[68]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[67]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[66]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[65]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[64]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[63]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[62]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[61]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[60]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[59]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[58]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[57]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[56]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[55]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[54]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[53]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[52]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[51]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[50]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[49]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[48]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[47]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[46]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[45]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[44]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[43]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[42]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[41]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[40]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[39]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[38]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[37]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[36]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[35]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[34]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[33]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[32]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[31]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[30]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[29]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[28]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[27]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[26]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[25]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[24]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[23]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[22]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[21]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[20]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[19]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[18]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[17]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[16]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[15]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[14]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[13]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[12]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[11]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[10]           ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[9]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[8]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[7]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[6]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[5]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; reg_sum[0]            ;
+-------------------+-------+------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 546                         ;
;     plain             ; 546                         ;
; arriav_lcell_comb     ; 650                         ;
;     arith             ; 553                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 103                         ;
;         2 data inputs ; 447                         ;
;     normal            ; 97                          ;
;         0 data inputs ; 97                          ;
; arriav_mac            ; 13                          ;
; boundary_port         ; 547                         ;
;                       ;                             ;
; Max LUT depth         ; 17.20                       ;
; Average LUT depth     ; 7.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Mar 05 19:59:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TimingAnalyzer -c TimingAnalyzer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timinganalyzer.v
    Info (12023): Found entity 1: TimingAnalyzer File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 1
Info (12127): Elaborating entity "TimingAnalyzer" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 546 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "sum[0]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[1]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[2]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[3]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[4]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[5]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[6]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[7]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[8]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[9]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[10]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[11]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[12]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[13]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[14]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[15]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[16]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[17]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[18]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[19]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[20]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[21]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[22]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[23]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[24]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[25]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[26]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[27]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[28]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[29]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[30]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[31]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[32]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[33]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[34]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[35]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[36]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[37]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[38]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[39]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[40]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[41]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[42]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[43]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[44]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[45]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[46]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[47]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[48]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[49]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[50]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[51]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[52]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[53]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[54]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[55]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[56]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[57]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[58]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[59]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[60]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[61]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[62]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[63]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[64]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[65]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[66]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[67]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[68]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[69]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[70]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[71]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[72]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[73]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[74]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[75]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[76]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[77]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[78]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[79]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[80]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[81]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[82]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[83]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[84]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[85]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[86]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[87]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[88]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[89]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[90]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[91]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[92]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[93]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[94]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[95]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[96]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[97]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[98]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[99]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[100]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[101]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[102]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[103]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[104]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[105]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[106]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[107]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[108]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[109]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[110]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[111]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[112]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[113]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[114]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[115]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[116]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[117]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[118]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[119]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[120]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[121]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[122]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[123]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[124]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[125]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[126]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[127]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[128]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[129]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[130]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[131]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[132]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[133]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[134]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[135]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[136]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[137]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[138]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[139]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[140]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[141]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[142]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[143]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[144]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[145]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[146]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[147]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[148]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[149]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[150]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[151]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[152]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[153]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[154]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[155]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[156]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[157]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[158]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[159]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[160]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[161]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[162]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[163]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[164]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[165]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[166]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[167]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[168]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[169]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[170]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[171]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[172]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[173]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[174]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[175]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[176]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[177]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[178]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[179]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[180]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[181]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[182]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[183]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[184]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[185]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[186]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[187]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[188]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[189]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[190]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[191]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[192]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[193]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[194]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[195]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[196]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[197]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[198]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[199]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[200]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[201]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[202]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[203]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[204]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[205]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[206]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[207]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[208]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[209]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[210]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[211]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[212]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[213]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[214]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[215]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[216]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[217]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[218]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[219]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[220]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[221]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[222]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[223]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[224]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[225]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[226]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[227]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[228]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[229]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[230]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[231]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[232]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[233]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[234]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[235]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[236]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[237]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[238]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[239]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[240]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[241]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[242]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[243]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[244]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[245]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[246]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[247]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[248]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[249]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[250]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[251]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[252]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[253]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[254]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[255]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[256]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15719): Pin "sum[257]" is virtual output pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 9
    Info (15718): Pin "C[0]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[1]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[2]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[3]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[4]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[5]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[6]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[7]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[8]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[9]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[10]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[11]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[12]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[13]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[14]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[15]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[16]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[17]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "A[0]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[0]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[1]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[1]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[2]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[2]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[3]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[3]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[4]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[4]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[5]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[5]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[6]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[6]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[7]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[7]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[8]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[8]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[9]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[9]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[10]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[10]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[11]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[11]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[12]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[12]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[13]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[13]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[14]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[14]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[15]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[15]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[16]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[16]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[17]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[17]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "C[18]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[19]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[20]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[21]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[22]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[23]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[24]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[25]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[26]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[27]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[28]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[29]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[30]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "C[31]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 8
    Info (15718): Pin "A[18]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[18]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[19]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[19]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[20]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[20]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[21]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[21]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[22]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[22]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[23]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[23]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[24]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[24]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[25]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[25]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[26]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[26]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[27]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[27]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[28]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[28]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[29]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[29]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[30]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[30]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[31]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[31]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[32]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[32]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[33]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[33]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[34]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[34]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[35]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[35]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[36]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[36]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[37]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[37]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[38]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[38]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[39]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[39]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[40]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[40]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[41]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[41]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[42]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[42]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[43]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[43]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[44]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[44]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[54]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[54]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[55]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[55]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[56]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[56]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[57]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[57]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[58]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[58]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[59]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[59]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[60]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[60]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[61]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[61]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[62]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[62]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[63]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[63]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[64]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[64]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[65]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[65]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[66]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[66]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[67]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[67]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[68]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[68]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[69]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[69]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[70]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[70]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[71]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[71]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[45]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[45]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[46]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[46]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[47]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[47]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[48]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[48]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[49]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[49]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[50]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[50]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[51]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[51]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[52]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[52]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[53]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[53]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[72]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[72]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[73]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[73]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[74]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[74]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[75]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[75]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[76]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[76]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[77]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[77]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[78]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[78]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[79]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[79]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[80]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[80]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[81]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[81]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[82]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[82]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[83]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[83]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[84]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[84]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[85]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[85]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[86]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[86]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[87]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[87]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[88]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[88]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[89]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[89]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[90]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[90]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[91]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[91]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[92]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[92]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[93]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[93]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[94]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[94]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[95]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[95]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[96]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[96]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[97]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[97]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[98]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[98]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[99]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[99]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[100]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[100]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[101]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[101]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[102]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[102]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[103]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[103]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[104]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[104]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[105]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[105]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[106]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[106]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[107]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[107]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[108]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[108]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[109]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[109]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[110]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[110]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[111]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[111]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[112]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[112]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[113]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[113]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[114]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[114]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[115]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[115]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[116]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[116]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[117]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[117]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[118]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[118]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[119]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[119]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[120]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[120]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[121]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[121]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[122]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[122]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[123]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[123]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[124]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[124]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[125]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[125]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[126]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[126]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "A[127]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
    Info (15718): Pin "B[127]" is virtual input pin File: C:/Users/Alan/Documents/UW/EE371/lab5/TimingAnalyzer.v Line: 7
Info (21057): Implemented 1228 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 1214 logic cells
    Info (21062): Implemented 13 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sat Mar 05 19:59:22 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


