==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.150 MB.
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:125:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:126:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': nn.cpp:128:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.66 seconds; current allocated memory: 94.350 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:21:10) in function 'hwmm_layer1' partially with a factor of 4 (nn.cpp:21:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:40:10) in function 'hwmm_layer2' completely with a factor of 16 (nn.cpp:40:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:59:10) in function 'hwmm_layer3' completely with a factor of 10 (nn.cpp:59:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:77:9) in function 'hw_act_layer1' completely with a factor of 32 (nn.cpp:77:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:92:9) in function 'hw_act_layer2' completely with a factor of 16 (nn.cpp:92:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:109:9) in function 'hw_act_layer3' completely with a factor of 10 (nn.cpp:109:9)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (nn.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (nn.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.22 seconds. CPU system time: 0.39 seconds. Elapsed time: 10.78 seconds; current allocated memory: 106.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 106.735 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 128.221 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.41 seconds; current allocated memory: 153.050 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (nn.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V.0' (nn.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V.0' (nn.cpp:135) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:133:18) to (nn.cpp:148:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:91:66) to (nn.cpp:100:2) in function 'hw_act_layer2'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:76:66) to (nn.cpp:85:2) in function 'hw_act_layer1'... converting 321 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.92 seconds; current allocated memory: 211.386 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:21:19) in function 'hwmm_layer1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (nn.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:80:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'hwmm_layer1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.87 seconds; current allocated memory: 290.767 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 293.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 299.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 304.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.46 seconds; current allocated memory: 312.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0 seconds. Elapsed time: 2.16 seconds; current allocated memory: 322.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 324.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 328.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 330.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 333.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 333.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.45 seconds. CPU system time: 0 seconds. Elapsed time: 4.45 seconds; current allocated memory: 334.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.135 MB.
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:153:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:154:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': nn.cpp:156:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.66 seconds; current allocated memory: 94.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:21:10) in function 'hwmm_layer1' partially with a factor of 4 (nn.cpp:21:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:40:10) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:40:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 64 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:59:10) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:59:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:75:10) in function 'hwmm_layer4' completely with a factor of 16 (nn.cpp:75:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:93:9) in function 'hw_act_layer1' completely with a factor of 64 (nn.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:108:9) in function 'hw_act_layer2' completely with a factor of 32 (nn.cpp:108:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:121:9) in function 'hw_act_layer3' completely with a factor of 16 (nn.cpp:121:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:138:9) in function 'hw_act_layer4' completely with a factor of 10 (nn.cpp:138:9)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 86.76 seconds. CPU system time: 0.67 seconds. Elapsed time: 87.64 seconds; current allocated memory: 135.345 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 135.347 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 175.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] nn.cpp:83: warning: out of bound array access on variable 'output'.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 33.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.19 seconds; current allocated memory: 216.474 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (nn.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn.cpp:161) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn.cpp:162) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn.cpp:163) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn.cpp:164) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V.0' (nn.cpp:162) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V.0' (nn.cpp:163) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:161:18) to (nn.cpp:179:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:120:66) to (nn.cpp:129:2) in function 'hw_act_layer3'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:107:66) to (nn.cpp:116:2) in function 'hw_act_layer2'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:92:66) to (nn.cpp:101:2) in function 'hw_act_layer1'... converting 641 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 103.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 103.57 seconds; current allocated memory: 319.825 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:21:19) in function 'hwmm_layer1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (nn.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:83:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:96:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 78.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 78.84 seconds; current allocated memory: 487.493 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 495.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 496.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 506.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 517.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.86 seconds. CPU system time: 0.21 seconds. Elapsed time: 13.11 seconds; current allocated memory: 555.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 30.18 seconds; current allocated memory: 602.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.49 seconds; current allocated memory: 607.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 613.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.66 seconds; current allocated memory: 621.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 630.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.13 seconds; current allocated memory: 632.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 636.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 639.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 644.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 644.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.4 seconds. CPU system time: 0 seconds. Elapsed time: 18.41 seconds; current allocated memory: 645.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.07 seconds; current allocated memory: 647.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 666.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_37_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 91 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 110 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 271 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 264 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 79 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.84 seconds. CPU system time: 0.16 seconds. Elapsed time: 11.05 seconds; current allocated memory: 806.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.24 seconds. CPU system time: 0.41 seconds. Elapsed time: 19.74 seconds; current allocated memory: 1004.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer3' is 5994 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 59 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.95 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.61 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_40_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.121 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7ns_39_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_8s_40_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_10ns_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_5ns_37_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_8ns_40_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_39_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_9ns_40_1_1_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_10s_40_1_1_Multiplier_8'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_6s_38_1_1_Multiplier_9'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_6ns_38_1_1_Multiplier_10'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.135 MB.
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:153:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:154:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': nn.cpp:156:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.89 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.84 seconds; current allocated memory: 94.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:21:10) in function 'hwmm_layer1' partially with a factor of 4 (nn.cpp:21:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:40:10) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:40:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' completely with a factor of 32 (nn.cpp:44:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:59:10) in function 'hwmm_layer3' completely with a factor of 16 (nn.cpp:59:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' completely with a factor of 32 (nn.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'col' (nn.cpp:75:10) in function 'hwmm_layer4' completely with a factor of 16 (nn.cpp:75:10)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' completely with a factor of 32 (nn.cpp:79:13)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:93:9) in function 'hw_act_layer1' completely with a factor of 32 (nn.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:108:9) in function 'hw_act_layer2' completely with a factor of 32 (nn.cpp:108:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:121:9) in function 'hw_act_layer3' completely with a factor of 16 (nn.cpp:121:9)
INFO: [HLS 214-186] Unrolling loop 'loop1' (nn.cpp:138:9) in function 'hw_act_layer4' completely with a factor of 10 (nn.cpp:138:9)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.25 seconds. CPU system time: 0.57 seconds. Elapsed time: 31.87 seconds; current allocated memory: 121.739 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 121.740 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 152.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] nn.cpp:83: warning: out of bound array access on variable 'output'.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.69 seconds; current allocated memory: 186.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (nn.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'output.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn.cpp:161) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn.cpp:162) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn.cpp:163) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn.cpp:164) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V.0' (nn.cpp:162) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V.0' (nn.cpp:163) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:161:18) to (nn.cpp:179:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:120:66) to (nn.cpp:129:2) in function 'hw_act_layer3'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:107:66) to (nn.cpp:116:2) in function 'hw_act_layer2'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:92:66) to (nn.cpp:101:2) in function 'hw_act_layer1'... converting 321 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 36.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 36.74 seconds; current allocated memory: 264.914 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:21:19) in function 'hwmm_layer1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (nn.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:83:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:96:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'hwmm_layer1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 36.08 seconds; current allocated memory: 398.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 403.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 404.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 409.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 415.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.51 seconds; current allocated memory: 432.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.16 seconds; current allocated memory: 453.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.35 seconds; current allocated memory: 458.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 464.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.62 seconds; current allocated memory: 472.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 481.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 484.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 487.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 490.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 495.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 496.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.16 seconds; current allocated memory: 497.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.16 seconds. CPU system time: 0 seconds. Elapsed time: 8.18 seconds; current allocated memory: 498.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 509.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_37_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 106 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 95 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 95 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.86 seconds; current allocated memory: 577.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.48 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.65 seconds; current allocated memory: 675.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'hwmm_layer3' is 5481 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_40_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_37_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_37_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.98 seconds; current allocated memory: 723.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.69 seconds; current allocated memory: 769.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_40_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_40_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_40_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_40_1_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_40_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.51 seconds; current allocated memory: 792.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 818.656 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_10s_32s_40_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_hwmm_layer1_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_39_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_6s_38_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_10ns_40_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_9ns_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_8s_40_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_6ns_38_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_9s_40_1_1_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7ns_39_1_1_Multiplier_8'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_8ns_40_1_1_Multiplier_9'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_10s_40_1_1_Multiplier_10'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 93.135 MB.
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:153:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:154:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': nn.cpp:156:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.96 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.87 seconds; current allocated memory: 94.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:21:10) in function 'hwmm_layer1' partially with a factor of 4 (nn.cpp:21:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:40:10) in function 'hwmm_layer2' partially with a factor of 4 (nn.cpp:40:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:59:10) in function 'hwmm_layer3' partially with a factor of 4 (nn.cpp:59:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:75:10) in function 'hwmm_layer4' partially with a factor of 4 (nn.cpp:75:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:93:9) in function 'hw_act_layer1' partially with a factor of 2 (nn.cpp:93:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:108:9) in function 'hw_act_layer2' partially with a factor of 2 (nn.cpp:108:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:121:9) in function 'hw_act_layer3' partially with a factor of 2 (nn.cpp:121:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:138:9) in function 'hw_act_layer4' partially with a factor of 2 (nn.cpp:138:9)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (nn.cpp:152:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.12 seconds; current allocated memory: 98.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 98.599 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 132.857 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:121) in function 'hw_act_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:108) in function 'hw_act_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:93) in function 'hw_act_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (nn.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:137) in function 'nn_inference' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn.cpp:161) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn.cpp:162) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn.cpp:163) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn.cpp:164) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:165:18) to (nn.cpp:179:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:121:18) in function 'hw_act_layer3'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:108:18) in function 'hw_act_layer2'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:93:18) in function 'hw_act_layer1'... converting 21 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 176.689 MB.
WARNING: [XFORM 203-561] 'col' (nn.cpp:75:19) in function 'hwmm_layer4' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:75:19) in function 'hwmm_layer4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:59:19) in function 'hwmm_layer3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:40:19) in function 'hwmm_layer2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:21:19) in function 'hwmm_layer1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (nn.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:83:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:67:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:124:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:111:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:96:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i5.i1.i4' in function 'hwmm_layer3' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'hwmm_layer1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 253.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln96', nn.cpp:96) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 256.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 256.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln111', nn.cpp:111) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 257.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 259.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 259.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln124', nn.cpp:124) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 260.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 260.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 261.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 262.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 263.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 264.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 268.115 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.152 MB.
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:153:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': nn.cpp:154:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': nn.cpp:156:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.93 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.09 seconds; current allocated memory: 94.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:21:10) in function 'hwmm_layer1' partially with a factor of 4 (nn.cpp:21:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (nn.cpp:25:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:40:10) in function 'hwmm_layer2' partially with a factor of 4 (nn.cpp:40:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:44:13) in function 'hwmm_layer2' partially with a factor of 2 (nn.cpp:44:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:59:10) in function 'hwmm_layer3' partially with a factor of 4 (nn.cpp:59:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:63:13) in function 'hwmm_layer3' partially with a factor of 2 (nn.cpp:63:13)
INFO: [HLS 214-188] Unrolling loop 'col' (nn.cpp:75:10) in function 'hwmm_layer4' partially with a factor of 4 (nn.cpp:75:10)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'prod' (nn.cpp:79:13) in function 'hwmm_layer4' partially with a factor of 2 (nn.cpp:79:13)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:93:9) in function 'hw_act_layer1' partially with a factor of 2 (nn.cpp:93:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:108:9) in function 'hw_act_layer2' partially with a factor of 2 (nn.cpp:108:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:121:9) in function 'hw_act_layer3' partially with a factor of 2 (nn.cpp:121:9)
INFO: [HLS 214-188] Unrolling loop 'loop1' (nn.cpp:138:9) in function 'hw_act_layer4' partially with a factor of 2 (nn.cpp:138:9)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (nn.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer4(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [10], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (nn.cpp:152:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:1118:16)
WARNING: [HLS 214-167] The program may have out of bound array access (nn.cpp:83:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.53 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.12 seconds; current allocated memory: 98.601 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 98.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.901 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 132.914 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:121) in function 'hw_act_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:108) in function 'hw_act_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:93) in function 'hw_act_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:23) in function 'hwmm_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:42) in function 'hwmm_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:61) in function 'hwmm_layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (nn.cpp:77) in function 'hwmm_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (nn.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (nn.cpp:137) in function 'nn_inference' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (nn.cpp:161) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (nn.cpp:162) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (nn.cpp:163) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output4.V' (nn.cpp:164) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:165:18) to (nn.cpp:179:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:121:18) in function 'hw_act_layer3'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:108:18) in function 'hw_act_layer2'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nn.cpp:93:18) in function 'hw_act_layer1'... converting 21 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 176.895 MB.
WARNING: [XFORM 203-561] 'col' (nn.cpp:75:19) in function 'hwmm_layer4' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:75:19) in function 'hwmm_layer4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:59:19) in function 'hwmm_layer3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:40:19) in function 'hwmm_layer2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (nn.cpp:21:19) in function 'hwmm_layer1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (nn.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:83:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:67:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output.0' (nn.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:124:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:111:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (nn.cpp:96:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i5.i1.i4' in function 'hwmm_layer3' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i6.i1.i5' in function 'hwmm_layer2' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 255.458 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 256.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln96', nn.cpp:96) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 257.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 258.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 259.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln111', nn.cpp:111) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 259.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 260.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 260.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_act_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_0_V_addr_write_ln124', nn.cpp:124) of variable 'select_ln1506' on array 'output_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hwmm_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 263.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 263.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 264.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 264.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hwmm_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_40_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hwmm_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 266.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_act_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_act_layer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 269.851 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
