 
****************************************
Report : qor
Design : rs_decoder_10_8
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:13:58 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          0.63
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      0.62
  Total Negative Slack:         -1.53
  No. of Violating Paths:       65.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        137
  Leaf Cell Count:               1934
  Buf/Inv Cell Count:             425
  Buf Cell Count:                  86
  Inv Cell Count:                 342
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1824
  Sequential Cell Count:          110
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      860.693992
  Noncombinational Area:   120.812404
  Buf/Inv Area:            148.429198
  Total Buffer Area:            45.20
  Total Inverter Area:         108.16
  Macro/Black Box Area:      0.000000
  Net Area:                961.563564
  -----------------------------------
  Cell Area:               981.506395
  Design Area:            1943.069959


  Design Rules
  -----------------------------------
  Total Number of Nets:          2063
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.81
  Logic Optimization:                  9.92
  Mapping Optimization:               16.58
  -----------------------------------------
  Overall Compile Time:               50.84
  Overall Compile Wall Clock Time:    52.60

  --------------------------------------------------------------------

  Design  WNS: 0.08  TNS: 1.53  Number of Violating Paths: 65


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
