static inline void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ,\r\nL_1 ) ;\r\nF_4 ( & V_2 ) ;\r\n}\r\nstatic int T_1 F_5 ( void )\r\n{\r\nint V_3 ;\r\nV_4 [ 1 ] . V_5 =\r\nF_6 ( F_7 ( V_6 ) ) ;\r\nV_4 [ 1 ] . V_7 =\r\nF_6 ( F_7 ( V_6 ) ) ;\r\nV_3 = F_8 ( & V_8 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\n( void ) F_8 ( & V_9 ) ;\r\n}\r\nstatic void F_10 ( struct V_10 * V_11 , int V_12 , unsigned int V_13 )\r\n{\r\nstruct V_14 * V_14 = F_11 ( V_11 ) ;\r\nif ( V_12 == V_15 )\r\nreturn;\r\nif ( V_13 & V_16 )\r\nF_12 ( V_12 , V_14 -> V_17 + ( 1 << 24 ) ) ;\r\nelse\r\nF_12 ( V_12 , V_14 -> V_17 + ( 1 << 23 ) ) ;\r\n}\r\nstatic int F_13 ( struct V_10 * V_11 )\r\n{\r\nreturn F_14 ( F_7 ( V_18 ) ) ;\r\n}\r\nstatic void F_15 ( struct V_10 * V_11 , int V_19 )\r\n{\r\nif ( V_19 >= 0 )\r\nF_16 ( F_7 ( V_20 ) , 0 ) ;\r\nelse\r\nF_16 ( F_7 ( V_20 ) , 1 ) ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nF_18 ( 0x00004f00 , F_19 ( F_20 ( 3 ) ) ) ;\r\nF_18 ( 0x20013b31 , F_19 ( F_21 ( 3 ) ) ) ;\r\nF_18 ( 0x00020800 , F_19 ( F_22 ( 3 ) ) ) ;\r\nF_23 ( V_21 , true ) ;\r\nF_24 ( F_25 ( V_20 , V_22 ) ) ;\r\nif ( ! F_26 ( F_7 ( V_20 ) , L_2 ) )\r\nF_27 ( F_7 ( V_20 ) , 0 ) ;\r\nF_24 ( F_25 ( V_18 , V_22 ) ) ;\r\nif ( ! F_26 ( F_7 ( V_18 ) , L_3 ) )\r\nF_28 ( F_7 ( V_18 ) ) ;\r\nF_24 ( F_25 ( V_23 , V_22 ) ) ;\r\nif ( ! F_26 ( F_7 ( V_23 ) , L_4 ) )\r\nF_28 ( F_7 ( V_23 ) ) ;\r\nF_8 ( & V_24 ) ;\r\n}\r\nstatic void T_1 F_29 ( void )\r\n{\r\nvoid T_2 * V_25 ;\r\nT_3 V_26 ;\r\nV_25 = F_30 ( V_27 , V_28 ) ;\r\nif ( ! V_25 ) {\r\nF_31 ( V_29 L_5 ,\r\nV_30 ) ;\r\nreturn;\r\n}\r\nV_26 = F_32 ( V_25 + V_31 ) ;\r\nF_33 ( V_25 ) ;\r\nF_31 ( V_32 L_6 ,\r\n( V_26 & 0xF000 ) >> 12 ,\r\n( V_26 & 0x0F00 ) >> 8 , V_26 & 0x00FF ) ;\r\nif ( V_26 < F_34 ( 0 , 8 , 7 ) ) {\r\nF_31 ( V_29 L_7\r\nL_8 ) ;\r\nreturn;\r\n}\r\nF_17 () ;\r\nF_5 () ;\r\n}\r\nstatic void T_1 F_35 ( void )\r\n{\r\nF_36 () ;\r\nF_1 () ;\r\nF_9 () ;\r\nF_37 () ;\r\n}\r\nstatic void T_1 F_38 ( void )\r\n{\r\nF_39 ( 26000000 ) ;\r\n}
