Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 05:53:20 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlinkLed_timing_summary_routed.rpt -pb BlinkLed_timing_summary_routed.pb -rpx BlinkLed_timing_summary_routed.rpx -warn_on_violation
| Design       : BlinkLed
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.488        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.488        0.000                      0                   33        0.280        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 4.429ns (58.962%)  route 3.083ns (41.038%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    counter_reg[24]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.672 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.672    counter_reg[28]_i_1_n_6
    SLICE_X3Y7           FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.672    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.408ns (58.847%)  route 3.083ns (41.153%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    counter_reg[24]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.651 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.651    counter_reg[28]_i_1_n_4
    SLICE_X3Y7           FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 4.334ns (58.437%)  route 3.083ns (41.563%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    counter_reg[24]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.577 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.577    counter_reg[28]_i_1_n_5
    SLICE_X3Y7           FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 4.318ns (58.347%)  route 3.083ns (41.653%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.338    counter_reg[24]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.561 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.561    counter_reg[28]_i_1_n_7
    SLICE_X3Y7           FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 4.315ns (58.330%)  route 3.083ns (41.670%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.558 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.558    counter_reg[24]_i_1_n_6
    SLICE_X3Y6           FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 4.294ns (58.211%)  route 3.083ns (41.789%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.537 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.537    counter_reg[24]_i_1_n_4
    SLICE_X3Y6           FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 4.220ns (57.788%)  route 3.083ns (42.212%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.463 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.463    counter_reg[24]_i_1_n_5
    SLICE_X3Y6           FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 4.204ns (57.695%)  route 3.083ns (42.305%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.224    counter_reg[20]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.447 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.447    counter_reg[24]_i_1_n_7
    SLICE_X3Y6           FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 4.201ns (57.678%)  route 3.083ns (42.322%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.444 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.444    counter_reg[20]_i_1_n_6
    SLICE_X3Y5           FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 4.180ns (57.555%)  route 3.083ns (42.445%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.436     6.052    counter_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.726 r  led_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.726    led_reg_reg_i_45_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.840 r  led_reg_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.840    led_reg_reg_i_44_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  led_reg_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.954    led_reg_reg_i_43_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.068 r  led_reg_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.068    led_reg_reg_i_34_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  led_reg_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.182    led_reg_reg_i_33_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.495 r  led_reg_reg_i_23/O[3]
                         net (fo=2, routed)           0.823     8.319    counter2[24]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.306     8.625 r  led_reg_i_7/O
                         net (fo=1, routed)           0.482     9.106    led_reg_i_7_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 f  led_reg_reg_i_2/CO[3]
                         net (fo=34, routed)          1.342    10.998    load
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124    11.122 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000    11.122    counter[0]_i_6_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.654 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.654    counter_reg[0]_i_1_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.768    counter_reg[4]_i_1_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.882    counter_reg[8]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.996    counter_reg[12]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.110    counter_reg[16]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.423 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.423    counter_reg[20]_i_1_n_4
    SLICE_X3Y5           FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.062    15.161    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  led_reg_reg/Q
                         net (fo=2, routed)           0.185     1.804    led_OBUF[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  led_reg_i_1/O
                         net (fo=1, routed)           0.000     1.849    led_reg_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  led_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  led_reg_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.091     1.569    led_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.790    counter_reg[11]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.835    counter[8]_i_2_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    counter_reg[8]_i_1_n_4
    SLICE_X3Y2           FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.105     1.584    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.789    counter_reg[15]
    SLICE_X3Y3           LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.834    counter[12]_i_2_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[12]_i_1_n_4
    SLICE_X3Y3           FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.105     1.583    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.170     1.789    counter_reg[19]
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.834    counter[16]_i_2_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[16]_i_1_n_4
    SLICE_X3Y4           FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.105     1.583    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.789    counter_reg[23]
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.834    counter[20]_i_2_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[20]_i_1_n_4
    SLICE_X3Y5           FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.105     1.583    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.170     1.789    counter_reg[27]
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.834    counter[24]_i_2_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[24]_i_1_n_4
    SLICE_X3Y6           FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  counter_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.105     1.583    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.170     1.790    counter_reg[3]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.835    counter[0]_i_3_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    counter_reg[0]_i_1_n_4
    SLICE_X3Y0           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y0           FDCE (Hold_fdce_C_D)         0.105     1.584    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.170     1.790    counter_reg[7]
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.835    counter[4]_i_2_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    counter_reg[4]_i_1_n_4
    SLICE_X3Y1           FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.105     1.584    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.170     1.788    counter_reg[31]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.833    counter[28]_i_2_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    counter_reg[28]_i_1_n_4
    SLICE_X3Y7           FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  counter_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.105     1.582    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.168     1.787    counter_reg[12]
    SLICE_X3Y3           LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.832    counter[12]_i_5_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    counter_reg[12]_i_1_n_7
    SLICE_X3Y3           FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.105     1.583    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     counter_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     counter_reg[19]/C



