-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_2_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    tmp_data_V_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp_data_V_9 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of Loop_2_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_E8 : STD_LOGIC_VECTOR (7 downto 0) := "11101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal j_fu_211_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_563 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal regslice_both_out_data_U_apdone_blk : STD_LOGIC;
    signal last_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_fu_228_p12 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_3_reg_573 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_580 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_reg_586 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_V_4_fu_272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_4_reg_591 : STD_LOGIC_VECTOR (7 downto 0);
    signal l_fu_296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln943_fu_304_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln943_reg_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln944_fu_308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln944_reg_609 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_ln_i_fu_415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_i_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln958_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln958_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_5_reg_625 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_137_reg_630 : STD_LOGIC_VECTOR (0 downto 0);
    signal j3_0_i_reg_194 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln38_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_267_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_278_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_288_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_323_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln947_fu_339_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln947_fu_343_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln947_fu_349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln947_fu_353_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln947_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln947_1_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln944_fu_313_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln949_fu_390_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln949_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln949_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln949_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln957_1_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln958_fu_435_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln958_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln958_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fu_429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln958_1_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln958_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln958_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln961_fu_472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_465_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_2_fu_475_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln964_fu_509_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln964_fu_502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln964_fu_514_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_6_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_i_fu_520_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_8_fu_527_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln738_fu_539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln739_fu_543_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal out_r_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_TVALID_int : STD_LOGIC;
    signal out_r_TREADY_int : STD_LOGIC;
    signal regslice_both_out_data_U_vld_out : STD_LOGIC;
    signal regslice_both_out_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_last_V_U_vld_out : STD_LOGIC;

    component myproject_axi_mux_104_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    myproject_axi_mux_104_8_1_1_U3087 : component myproject_axi_mux_104_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_data_V_0,
        din1 => tmp_data_V_1,
        din2 => tmp_data_V_2,
        din3 => tmp_data_V_3,
        din4 => tmp_data_V_4,
        din5 => tmp_data_V_5,
        din6 => tmp_data_V_6,
        din7 => tmp_data_V_7,
        din8 => tmp_data_V_8,
        din9 => tmp_data_V_9,
        din10 => j3_0_i_reg_194,
        dout => tmp_V_3_fu_228_p12);

    regslice_both_out_data_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_r_TDATA_int,
        vld_in => out_r_TVALID_int,
        ack_in => out_r_TREADY_int,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_data_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_data_U_apdone_blk);

    regslice_both_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => last_reg_568,
        vld_in => out_r_TVALID_int,
        ack_in => regslice_both_out_last_V_U_ack_in_dummy,
        data_out => out_r_TLAST,
        vld_out => regslice_both_out_last_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln37_fu_205_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j3_0_i_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                j3_0_i_reg_194 <= j_reg_563;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j3_0_i_reg_194 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln935_reg_586 <= icmp_ln935_fu_262_p2;
                l_reg_599 <= l_fu_296_p3;
                tmp_V_4_reg_591 <= tmp_V_4_fu_272_p3;
                trunc_ln943_reg_604 <= trunc_ln943_fu_304_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_586 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln958_reg_620 <= icmp_ln958_fu_423_p2;
                    or_ln_i_reg_615(0) <= or_ln_i_fu_415_p3(0);
                sub_ln944_reg_609 <= sub_ln944_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                j_reg_563 <= j_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln37_fu_205_p2 = ap_const_lv1_0) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                last_reg_568 <= last_fu_223_p2;
                p_Result_6_reg_580 <= tmp_V_3_fu_228_p12(7 downto 7);
                tmp_V_3_reg_573 <= tmp_V_3_fu_228_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_586 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                m_5_reg_625 <= m_2_fu_475_p2(63 downto 1);
                tmp_137_reg_630 <= m_2_fu_475_p2(25 downto 25);
            end if;
        end if;
    end process;
    or_ln_i_reg_615(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln37_fu_205_p2, out_r_TREADY_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln37_fu_205_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln37_fu_205_p2 = ap_const_lv1_0) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    a_fu_370_p2 <= (icmp_ln947_fu_333_p2 and icmp_ln947_1_fu_364_p2);
    add_ln949_fu_390_p2 <= std_logic_vector(signed(ap_const_lv8_E8) + signed(trunc_ln944_fu_313_p1));
    add_ln958_fu_435_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE7) + signed(sub_ln944_reg_609));
    add_ln964_fu_514_p2 <= std_logic_vector(unsigned(sub_ln964_fu_509_p2) + unsigned(select_ln964_fu_502_p3));
    and_ln949_fu_403_p2 <= (xor_ln949_fu_384_p2 and p_Result_3_fu_396_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln37_fu_205_p2)
    begin
        if (((icmp_ln37_fu_205_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, regslice_both_out_data_U_apdone_blk, icmp_ln37_fu_205_p2)
    begin
        if (((icmp_ln37_fu_205_p2 = ap_const_lv1_1) and (regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln739_fu_543_p1 <= trunc_ln738_fu_539_p1;
    icmp_ln37_fu_205_p2 <= "1" when (j3_0_i_reg_194 = ap_const_lv4_A) else "0";
    icmp_ln38_fu_217_p2 <= "1" when (j3_0_i_reg_194 = ap_const_lv4_9) else "0";
    icmp_ln935_fu_262_p2 <= "1" when (tmp_V_3_reg_573 = ap_const_lv8_0) else "0";
    icmp_ln947_1_fu_364_p2 <= "0" when (p_Result_4_fu_359_p2 = ap_const_lv8_0) else "1";
    icmp_ln947_fu_333_p2 <= "1" when (signed(tmp_fu_323_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln958_fu_423_p2 <= "1" when (signed(lsb_index_fu_317_p2) > signed(ap_const_lv32_0)) else "0";
    j_fu_211_p2 <= std_logic_vector(unsigned(j3_0_i_reg_194) + unsigned(ap_const_lv4_1));
    
    l_fu_296_p3_proc : process(p_Result_7_fu_288_p3)
    begin
        l_fu_296_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_7_fu_288_p3(i) = '1' then
                l_fu_296_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    last_fu_223_p2 <= (p_read and icmp_ln38_fu_217_p2);
    lsb_index_fu_317_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE8) + signed(sub_ln944_fu_308_p2));
    lshr_ln947_fu_353_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv8_FF),to_integer(unsigned('0' & zext_ln947_fu_349_p1(8-1 downto 0)))));
    lshr_ln958_fu_440_p2 <= std_logic_vector(shift_right(unsigned(zext_ln957_1_fu_432_p1),to_integer(unsigned('0' & add_ln958_fu_435_p2(31-1 downto 0)))));
    m_1_fu_465_p3 <= 
        zext_ln958_fu_446_p1 when (icmp_ln958_reg_620(0) = '1') else 
        shl_ln958_fu_459_p2;
    m_2_fu_475_p2 <= std_logic_vector(unsigned(zext_ln961_fu_472_p1) + unsigned(m_1_fu_465_p3));
    m_6_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_5_reg_625),64));
    m_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_591),64));
    or_ln949_fu_409_p2 <= (and_ln949_fu_403_p2 or a_fu_370_p2);
    or_ln_i_fu_415_p3 <= (ap_const_lv31_0 & or_ln949_fu_409_p2);

    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, out_r_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TDATA_int <= 
        ap_const_lv32_0 when (icmp_ln935_reg_586(0) = '1') else 
        bitcast_ln739_fu_543_p1;
    out_r_TVALID <= regslice_both_out_data_U_vld_out;

    out_r_TVALID_int_assign_proc : process(ap_CS_fsm_state6, out_r_TREADY_int)
    begin
        if (((out_r_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_r_TVALID_int <= ap_const_logic_1;
        else 
            out_r_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_3_fu_396_p3 <= tmp_V_4_reg_591(to_integer(unsigned(add_ln949_fu_390_p2)) downto to_integer(unsigned(add_ln949_fu_390_p2))) when (to_integer(unsigned(add_ln949_fu_390_p2))>= 0 and to_integer(unsigned(add_ln949_fu_390_p2))<=7) else "-";
    p_Result_4_fu_359_p2 <= (tmp_V_4_reg_591 and lshr_ln947_fu_353_p2);
    p_Result_7_fu_288_p3 <= (ap_const_lv24_FFFFFF & p_Result_s_fu_278_p4);
    p_Result_8_fu_527_p5 <= (m_6_fu_499_p1(63 downto 32) & tmp_24_i_fu_520_p3 & m_6_fu_499_p1(22 downto 0));
    
    p_Result_s_fu_278_p4_proc : process(tmp_V_4_fu_272_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(8+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(8+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable p_Result_s_fu_278_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(8 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(8 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(3 - 1 downto 0) := ap_const_lv32_7(3 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(3 - 1 downto 0) := ap_const_lv32_0(3 - 1 downto 0);
        v0_cpy := tmp_V_4_fu_272_p3;
        if (vlo_cpy(3 - 1 downto 0) > vhi_cpy(3 - 1 downto 0)) then
            vhi_cpy(3-1 downto 0) := std_logic_vector(8-1-unsigned(ap_const_lv32_0(3-1 downto 0)));
            vlo_cpy(3-1 downto 0) := std_logic_vector(8-1-unsigned(ap_const_lv32_7(3-1 downto 0)));
            for p_Result_s_fu_278_p4_i in 0 to 8-1 loop
                v0_cpy(p_Result_s_fu_278_p4_i) := tmp_V_4_fu_272_p3(8-1-p_Result_s_fu_278_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(3-1 downto 0)))));

        section := (others=>'0');
        section(3-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(3-1 downto 0)) - unsigned(vlo_cpy(3-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(8-1 downto 0)))));
        res_mask := res_mask(8-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_278_p4 <= resvalue(8-1 downto 0);
    end process;

    select_ln964_fu_502_p3 <= 
        ap_const_lv8_7F when (tmp_137_reg_630(0) = '1') else 
        ap_const_lv8_7E;
    shl_ln958_fu_459_p2 <= std_logic_vector(shift_left(unsigned(m_fu_429_p1),to_integer(unsigned('0' & zext_ln958_1_fu_455_p1(31-1 downto 0)))));
    sub_ln944_fu_308_p2 <= std_logic_vector(unsigned(ap_const_lv32_8) - unsigned(l_reg_599));
    sub_ln947_fu_343_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(trunc_ln947_fu_339_p1));
    sub_ln958_fu_450_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln944_reg_609));
    sub_ln964_fu_509_p2 <= std_logic_vector(unsigned(ap_const_lv8_6) - unsigned(trunc_ln943_reg_604));
    tmp_136_fu_376_p3 <= lsb_index_fu_317_p2(31 downto 31);
    tmp_24_i_fu_520_p3 <= (p_Result_6_reg_580 & add_ln964_fu_514_p2);
    tmp_V_4_fu_272_p3 <= 
        tmp_V_fu_267_p2 when (p_Result_6_reg_580(0) = '1') else 
        tmp_V_3_reg_573;
    tmp_V_fu_267_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_V_3_reg_573));
    tmp_fu_323_p4 <= lsb_index_fu_317_p2(31 downto 1);
    trunc_ln738_fu_539_p1 <= p_Result_8_fu_527_p5(32 - 1 downto 0);
    trunc_ln943_fu_304_p1 <= l_fu_296_p3(8 - 1 downto 0);
    trunc_ln944_fu_313_p1 <= sub_ln944_fu_308_p2(8 - 1 downto 0);
    trunc_ln947_fu_339_p1 <= sub_ln944_fu_308_p2(4 - 1 downto 0);
    xor_ln949_fu_384_p2 <= (tmp_136_fu_376_p3 xor ap_const_lv1_1);
    zext_ln947_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln947_fu_343_p2),8));
    zext_ln957_1_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_591),32));
    zext_ln958_1_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln958_fu_450_p2),64));
    zext_ln958_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln958_fu_440_p2),64));
    zext_ln961_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_i_reg_615),64));
end behav;
