// Copyright (c) 2022, ARM Inc.

// Permission to use, copy, modify, and/or distribute this software for any
// purpose with or without fee is hereby granted, provided that the above
// copyright notice and this permission notice appear in all copies.

// THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
// WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
// SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
// WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
// OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
// CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. */

// Author: Hanno Becker <hannobecker@posteo.de>

// This file was derived from the assembly generated from aesv8-gcm-armv8.pl,
// written by Fangming Fang <fangming.fang@arm.com> for the OpenSSL project,
// and derived from https: // github.com/ARM-software/AArch64cryptolib, original
// author Samuel Lee <Samuel.Lee@arm.com>.

// The code below is a 'clean' AArch64 implementation of AES-GCM emphasizing
// the logic of the computation. It is meant as the input to manual audits /
// formal verification, as well as automated micro-optimization such as done
// by the SLOTHY superoptimizer (https: // github.com/slothy-optimizer/slothy).

#if !defined(__has_feature)
#define __has_feature(x) 0
#endif
#if __has_feature(memory_sanitizer) && !defined(OPENSSL_NO_ASM)
#define OPENSSL_NO_ASM
#endif

#include <openssl/asm_base.h>

#if !defined(OPENSSL_NO_ASM) && defined(__AARCH64EL__)
#if defined(__ELF__)
#include <openssl/boringssl_prefix_symbols_asm.h>
#include <openssl/arm_arch.h>
.arch   armv8-a+crypto
.text
.globl  aes_gcm_enc_kernel_slothy_base_128
.hidden aes_gcm_enc_kernel_slothy_base_128
.type   aes_gcm_enc_kernel_slothy_base_128,%function
#elif defined(__APPLE__)
#if defined(BORINGSSL_PREFIX)
#include <boringssl_prefix_symbols_asm.h>
#endif
#include <openssl/arm_arch.h>
.text
.globl	_aes_gcm_enc_kernel_slothy_base_128
.private_extern	_aes_gcm_enc_kernel_slothy_base_128
#else
#error Unknown configuration
#endif

#if __ARM_MAX_ARCH__ >= 8

// Arguments
input    .req x0
len_bits .req x1
output   .req x2
tag_ptr  .req x3
ivec     .req x4
key      .req x5
Htable   .req x6

byte_len .req x15

constant_temp .req x25

count           .req x1
full_blocks     .req x7
remainder       .req x9
unroll          .req x10

aes_st    .req v0
aes_st_q  .req q0
aes_st1   .req v1
aes_st1_q .req q1
aes_st2   .req v2
aes_st2_q .req q2
aes_st3   .req v3
aes_st3_q .req q3

res       .req v0
res_q     .req q0
res1      .req v1
res1_q    .req q1
res2      .req v2
res2_q    .req q2
res3      .req v3
res3_q    .req q3

ghash_hi    .req v9
ghash_lo    .req v8
ghash_mid   .req v10
ghash_mid_d .req d10

ghash_tmp   .req v11
ghash_tmp_d .req d11

ghash_mod   .req v7
ghash_mod_d .req d7

modulo_tmp0 .req v0
modulo_tmp1 .req v1

Ht1q    .req q12
Ht2q    .req q13
Ht12q   .req q14

Ht3q    .req q15
Ht4q    .req q16
Ht34q   .req q17

Ht1    .req v12
Ht2    .req v13
Ht12   .req v14

Ht3    .req v15
Ht4    .req v16
Ht34   .req v17

Ht5q    .req Ht3q
Ht6q    .req Ht4q
Ht56q   .req Ht34q

Ht5    .req Ht3
Ht6    .req Ht4
Ht56   .req Ht34

rk0q   .req q18
rk1q   .req q19
rk2q   .req q20
rk3q   .req q21
rk4q   .req q22
rk5q   .req q23
rk6q   .req q24
rk7q   .req q25
rk8q   .req q26
rk9q   .req q27
rk10q  .req q28

rk0    .req v18
rk1    .req v19
rk2    .req v20
rk3    .req v21
rk4    .req v22
rk5    .req v23
rk6    .req v24
rk7    .req v25
rk8    .req v26
rk9    .req v27
rk10   .req v28

plain   .req v29
plain_q .req q29

rctr_inc   .req v30
rtmp_ctr   .req v31
rtmp_ctr_q .req q31

tag    .req v11
tag_q  .req q11

#define UNROLL 4

#define STACK_SIZE_GPRS  (6*16)
#define STACK_SIZE_VREGS (4*16)
#define STACK_SIZE  (STACK_SIZE_GPRS + STACK_SIZE_VREGS)

#define STACK_BASE_GPRS  (0)
#define STACK_BASE_VREGS (STACK_SIZE_GPRS)

/********************************************************************/
/*                 Generic preamble/postamble macros                */
/********************************************************************/

.macro save_vregs
        stp  d8,  d9, [sp, #(STACK_BASE_VREGS + 16*0)]
        stp d10, d11, [sp, #(STACK_BASE_VREGS + 16*1)]
        stp d12, d13, [sp, #(STACK_BASE_VREGS + 16*2)]
        stp d14, d15, [sp, #(STACK_BASE_VREGS + 16*3)]
.endm

.macro restore_vregs
        ldp  d8,  d9, [sp, #(STACK_BASE_VREGS + 16*0)]
        ldp d10, d11, [sp, #(STACK_BASE_VREGS + 16*1)]
        ldp d12, d13, [sp, #(STACK_BASE_VREGS + 16*2)]
        ldp d14, d15, [sp, #(STACK_BASE_VREGS + 16*3)]
.endm

.macro save_gprs
        stp x19, x20, [sp, #(STACK_BASE_GPRS + 16*0)]
        stp x21, x22, [sp, #(STACK_BASE_GPRS + 16*1)]
        stp x23, x24, [sp, #(STACK_BASE_GPRS + 16*2)]
        stp x25, x26, [sp, #(STACK_BASE_GPRS + 16*3)]
        stp x27, x28, [sp, #(STACK_BASE_GPRS + 16*4)]
        stp x29, x30, [sp, #(STACK_BASE_GPRS + 16*5)]
.endm

.macro restore_gprs
        ldp x19, x20, [sp, #(STACK_BASE_GPRS + 16*0)]
        ldp x21, x22, [sp, #(STACK_BASE_GPRS + 16*1)]
        ldp x23, x24, [sp, #(STACK_BASE_GPRS + 16*2)]
        ldp x25, x26, [sp, #(STACK_BASE_GPRS + 16*3)]
        ldp x27, x28, [sp, #(STACK_BASE_GPRS + 16*4)]
        ldp x29, x30, [sp, #(STACK_BASE_GPRS + 16*5)]
.endm

/********************************************************************/
/*                       AES related macros                         */
/********************************************************************/

.macro load_iv
        ldr     rtmp_ctr_q, [ivec]

 mov	constant_temp, #0x100000000   // set up counter increment
 movi	rctr_inc.16b,  #0x0
 fmov	rctr_inc.d[1], constant_temp

        rev32   rtmp_ctr.16b, rtmp_ctr.16b
.endm

.macro aes_ctr_inc
        add    rtmp_ctr.4s, rtmp_ctr.4s, rctr_inc.4s
.endm

.macro next_ctr_init_aes_st aes_st
        rev32  \aes_st\().16b, rtmp_ctr.16b
        aes_ctr_inc
.endm

// A single AES round
// Prevent SLOTHY from unfolding because uArchs tend to fuse AESMC+AESE
.macro aesr data, key // @slothy:no-unfold
        aese  \data, \key
        aesmc \data, \data
.endm

.macro aesr_x4 data0, data1, data2, data3, key
        aesr \data0\(), \key\()
        aesr \data1\(), \key\()
        aesr \data2\(), \key\()
        aesr \data3\(), \key\()
.endm

.macro aesr_0_8 data, key
        aesr \data\().16b, \key\()0.16b
        aesr \data\().16b, \key\()1.16b
        aesr \data\().16b, \key\()2.16b
        aesr \data\().16b, \key\()3.16b
        aesr \data\().16b, \key\()4.16b
        aesr \data\().16b, \key\()5.16b
        aesr \data\().16b, \key\()6.16b
        aesr \data\().16b, \key\()7.16b
        aesr \data\().16b, \key\()8.16b
.endm

.macro aesr_0_8_x4 data0, data1, data2, data3, key
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()0.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()1.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()2.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()3.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()4.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()5.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()6.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()7.16b
        aesr_x4 \data0\().16b, \data1\().16b, \data2\().16b, \data3\().16b, \key\()8.16b
.endm

.macro aesr_9_10 data, key
        aesr \data\().16b, \key\()9.16b
        aesr \data\().16b, \key\()10.16b
.endm

.macro aesr_11_12 data, key
        aesr \data\().16b, \key\()11.16b
        aesr \data\().16b, \key\()12.16b
.endm

// Destructs inA
.macro eor3 out, inA, inB, inC
        eor \inA, \inA, \inB
        eor \out, \inA, \inC
.endm

.macro aesr_final aes_st, plain, out
        aese \aes_st\().16b, rk9.16b
        eor3 \out\().16b, \plain\().16b, rk10.16b, \aes_st\().16b
.endm

.macro load_round_key i
        ldr rk\()\i\()q, [key, #((\i)*16)]
.endm

.macro load_round_keys
        load_round_key 0
        load_round_key 1
        load_round_key 2
        load_round_key 3
        load_round_key 4
        load_round_key 5
        load_round_key 6
        load_round_key 7
        load_round_key 8
        load_round_key 9
        load_round_key 10
.endm

/********************************************************************/
/*       Loading of H-table (precomputed H-powers for GHASH)        */
/********************************************************************/

// This has to be synchronized with the H-table generation

.macro load_h1 dst, dst_q
        ldr \dst_q, [Htable]
.endm

.macro load_h2 dst, dst_q
        ldr \dst_q, [Htable, #32]
.endm

.macro load_h3 dst, dst_q
        ldr \dst_q, [Htable, #48]
.endm

.macro load_h4 dst, dst_q
        ldr \dst_q, [Htable, #80]
.endm

.macro load_h5 dst, dst_q
        ldr \dst_q, [Htable, #96]
.endm

.macro load_h6 dst, dst_q
        ldr \dst_q, [Htable, #128]
.endm

.macro load_h7 dst, dst_q
        ldr \dst_q, [Htable, #144]
.endm

.macro load_h8 dst, dst_q
        ldr \dst_q, [Htable, #176]
.endm

.macro load_h12 dst, dst_q
        ldr \dst_q, [Htable, #16]
.endm

.macro load_h34 dst, dst_q
        ldr \dst_q, [Htable, #64]
.endm

.macro load_h56 dst, dst_q
        ldr \dst_q, [Htable, #112]
.endm

.macro load_h78 dst, dst_q
        ldr \dst_q, [Htable, #160]
.endm

.macro load_full_htable
        load_h1  Ht1,  Ht1q
        load_h2  Ht2,  Ht2q
        load_h3  Ht3,  Ht3q
        load_h4  Ht4,  Ht4q
        load_h5  Ht5,  Ht5q
        load_h6  Ht6,  Ht6q
        load_h12 Ht12, Ht12q
        load_h34 Ht34, Ht34q
        load_h56 Ht56, Ht56q
.endm

.macro load_htable_12
        load_h1  Ht1,  Ht1q
        load_h2  Ht2,  Ht2q
        load_h12 Ht12, Ht12q
.endm

.macro load_htable_34
        load_h3  Ht3,  Ht3q
        load_h4  Ht4,  Ht4q
        load_h34 Ht34, Ht34q
.endm

.macro load_htable_56
        load_h5  Ht5,  Ht5q
        load_h6  Ht6,  Ht6q
        load_h56 Ht56, Ht56q
.endm

/********************************************************************/
/*                    Macros for GHASH udpate                       */
/********************************************************************/

.macro ghash_init_0 input, Hk, Hk_mid, tag
        rev64 \input\().16b, \input\().16b
        eor   \input\().16b, \input\().16b, \tag\().16b
        // Low product
        pmull   ghash_lo.1q, \input\().1d, \Hk\().1d
        // High product
        pmull2  ghash_hi.1q, \input\().2d, \Hk\().2d
        // Middle product
        mov     ghash_tmp_d, \input\().d[1]
        eor     ghash_tmp.8b, ghash_tmp.8b, \input\().8b
        pmull   ghash_mid.1q, ghash_tmp.1d, \Hk_mid\().1d
.endm

.macro ghash_init_1 input, Hk, Hk_mid, tag
        rev64 \input\().16b, \input\().16b
        eor   \input\().16b, \input\().16b, \tag\().16b
        // Low product
        pmull   ghash_lo.1q, \input\().1d, \Hk\().1d
        // High product
        pmull2  ghash_hi.1q, \input\().2d, \Hk\().2d
        // Middle product
        ext     ghash_tmp.16b, \input\().16b, \input\().16b, #8
        eor     ghash_tmp.16b, ghash_tmp.16b, \input\().16b
        pmull2  ghash_mid.1q, ghash_tmp.2d, \Hk_mid\().2d
.endm

.macro ghash_acc_0 input, Hk, Hk_mid
        rev64   \input\().16b, \input\().16b

        // Low product
        pmull   ghash_tmp.1q, \input\().1d, \Hk\().1d
        eor     ghash_lo.16b, ghash_lo.16b, ghash_tmp.16b
        // High product
        pmull2  ghash_tmp.1q, \input\().2d, \Hk\().2d
        eor     ghash_hi.16b, ghash_hi.16b, ghash_tmp.16b
        // Middle product
        mov     ghash_tmp_d, \input\().d[1]
        eor     ghash_tmp.8b, ghash_tmp.8b, \input\().8b
        pmull   ghash_tmp.1q, ghash_tmp.1d, \Hk_mid\().1d
        eor     ghash_mid.16b, ghash_mid.16b, ghash_tmp.16b
.endm

.macro ghash_acc_1 input, Hk, Hk_mid
        rev64   \input\().16b, \input\().16b

        // Low product
        pmull   ghash_tmp.1q, \input\().1d, \Hk\().1d
        eor     ghash_lo.16b, ghash_lo.16b, ghash_tmp.16b
        // High product
        pmull2  ghash_tmp.1q, \input\().2d, \Hk\().2d
        eor     ghash_hi.16b, ghash_hi.16b, ghash_tmp.16b
        // Middle product
        ext     ghash_tmp.16b, \input\().16b, \input\().16b, #8
        eor     ghash_tmp.16b, ghash_tmp.16b, \input\().16b
        pmull2  ghash_tmp.1q, ghash_tmp.2d, \Hk_mid\().2d
        eor     ghash_mid.16b, ghash_mid.16b, ghash_tmp.16b
.endm

.macro ghash_finalize tag
        eor        modulo_tmp0.16b, ghash_lo.16b,  ghash_hi.16b
        pmull      modulo_tmp1.1q,  ghash_hi.1d,   ghash_mod.1d
        ext        ghash_hi.16b,    ghash_hi.16b,  ghash_hi.16b, #8
        eor        ghash_mid.16b,   ghash_mid.16b, modulo_tmp0.16b
        eor        modulo_tmp1.16b, ghash_hi.16b,  modulo_tmp1.16b
        eor        ghash_mid.16b,   ghash_mid.16b, modulo_tmp1.16b
        pmull      ghash_hi.1q,     ghash_mid.1d,  ghash_mod.1d
        eor        ghash_lo.16b,    ghash_lo.16b,  ghash_hi.16b
        ext        ghash_mid.16b,   ghash_mid.16b, ghash_mid.16b, #8
        eor        \tag\().16b,     ghash_lo.16b,  ghash_mid.16b
        ext        \tag\().16b, \tag\().16b, \tag\().16b, #8
.endm

.macro prepare_loop_counts
        mov  unroll, #UNROLL
        lsr  full_blocks, byte_len, #4
        udiv count, full_blocks, unroll
        msub remainder, count, unroll, full_blocks
.endm

.macro load_tag
        ldr      tag_q, [tag_ptr]
        rev64    tag.16b, tag.16b
.endm

.macro prepare_ghash
        // Prepare constant for modular reduction
        movi ghash_mod.8b, #0xc2
        shl  ghash_mod_d, ghash_mod_d, #56
.endm

/********************************************************************/
/*                            Core routine                          */
/********************************************************************/

.align        4
_aes_gcm_enc_kernel_slothy_base_128:
aes_gcm_enc_kernel_slothy_base_128:
#ifdef BORINGSSL_DISPATCH_TEST
        adrp  x9,_BORINGSSL_function_hit@PAGE
        add   x9, x9, _BORINGSSL_function_hit@PAGEOFF
        mov   w10, #1
        strb  w10, [x9,#2] // kFlag_aes_gcm_enc_kernel
#endif

        AARCH64_SIGN_LINK_REGISTER
        sub sp, sp, #STACK_SIZE

Lenc_preamble_start:
        save_gprs
        save_vregs

        lsr byte_len, len_bits, #3

        load_round_keys
        load_full_htable
        load_tag
        load_iv

        prepare_loop_counts
        prepare_ghash

Lenc_preamble_end:

        cbz count, Lloop_unrolled_end
        cmp count, #1
        b.eq Lloop_unrolled_start_iter_1
                                               // Instructions:    97
                                               // Expected cycles: 59
                                               // Expected IPC:    1.64
                                               //
                                               // Cycle bound:     59.0
                                               // IPC bound:       1.64
                                               //
                                               // Wall time:     2.53s
                                               // User time:     2.53s
                                               //
                                               // -------------------- cycle (expected) -------------------->
                                               // 0                        25                       50
                                               // |------------------------|------------------------|--------
        add v29.4S, v31.4S, v30.4S             // *..........................................................
        ldr q12, [x6, #48]                     // *..........................................................
        rev32 v17.16B, v31.16B                 // .*.........................................................
        ldr q31, [x6, #16]                     // .*.........................................................
        add v1.4S, v29.4S, v30.4S              // ..*........................................................
        rev32 v15.16B, v29.16B                 // ..*........................................................
        aesr v17.16b, v18.16b                  // ...*.......................................................
        ldr q2, [x0], #(4*16)                  // ...*.......................................................
        aesr v15.16b, v18.16b                  // ....*......................................................
        add v29.4S, v1.4S, v30.4S              // ....*......................................................
        aesr v17.16b, v19.16b                  // .....*.....................................................
        ldr q16, [x0], #(4*16)                 // .....*.....................................................
        aesr v15.16b, v19.16b                  // ......*....................................................
        add v14.4S, v29.4S, v30.4S             // ......*....................................................
        rev32 v6.16B, v29.16B                  // .......*...................................................
        aesr v17.16b, v20.16b                  // .......*...................................................
        aesr v15.16b, v20.16b                  // ........*..................................................
        add v29.4S, v14.4S, v30.4S             // ........*..................................................
        rev32 v0.16B, v14.16B                  // .........*.................................................
        aesr v6.16b, v18.16b                   // .........*.................................................
        aesr v15.16b, v21.16b                  // ..........*................................................
        rev32 v5.16B, v29.16B                  // ..........*................................................
        eor v16.16B, v16.16B, v28.16B          // ...........*...............................................
        aesr v0.16b, v18.16b                   // ...........*...............................................
        aesr v15.16b, v22.16b                  // ............*..............................................
        ldr q4, [x0, #-80]                     // ............*..............................................
        add v14.4S, v29.4S, v30.4S             // .............*.............................................
        aesr v0.16b, v19.16b                   // .............*.............................................
        aesr v15.16b, v23.16b                  // ..............*............................................
        rev32 v8.16B, v1.16B                   // ..............*............................................
        ldr q9, [x6, #64]                      // ...............*...........................................
        aesr v0.16b, v20.16b                   // ...............*...........................................
        eor v29.16B, v4.16B, v28.16B           // ................*..........................................
        aesr v15.16b, v24.16b                  // ................*..........................................
        aesr v0.16b, v21.16b                   // .................*.........................................
        add v4.4S, v14.4S, v30.4S              // .................*.........................................
        aesr v15.16b, v25.16b                  // ..................*........................................
        ldr q3, [x0, #-112]                    // ..................*........................................
        ldr q13, [x6, #80]                     // ...................*.......................................
        aesr v0.16b, v22.16b                   // ...................*.......................................
        aesr v15.16b, v26.16b                  // ....................*......................................
        aesr v0.16b, v23.16b                   // .....................*.....................................
        eor v1.16B, v3.16B, v28.16B            // ......................*....................................
        aese v15.16b, v27.16b                  // ......................*....................................
        aesr v0.16b, v24.16b                   // .......................*...................................
        eor v15.16B, v1.16B, v15.16B           // ........................*..................................
        aesr v6.16b, v19.16b                   // ........................*..................................
        aesr v0.16b, v25.16b                   // .........................*.................................
        aesr v6.16b, v20.16b                   // ..........................*................................
        rev64 v3.16B, v15.16B                  // ..........................*................................
        str q15, [x2, #16]                     // ...........................*...............................
        aesr v0.16b, v26.16b                   // ...........................*...............................
        pmull v10.1q, v3.1d, v12.1d            // ............................*..............................
        mov d15, v3.d[1]                       // ............................*..............................
        aese v0.16b, v27.16b                   // .............................*.............................
        aesr v6.16b, v21.16b                   // ..............................*............................
        eor v15.8B, v15.8B, v3.8B              // ..............................*............................
        eor v1.16B, v16.16B, v0.16B            // ...............................*...........................
        pmull2 v16.1q, v3.2d, v12.2d           // ...............................*...........................
        eor v3.16B, v2.16B, v28.16B            // ................................*..........................
        aesr v6.16b, v22.16b                   // ................................*..........................
        aesr v17.16b, v21.16b                  // .................................*.........................
        aesr v6.16b, v23.16b                   // ..................................*........................
        aesr v17.16b, v22.16b                  // ...................................*.......................
        aesr v6.16b, v24.16b                   // ....................................*......................
        aesr v17.16b, v23.16b                  // .....................................*.....................
        pmull v0.1q, v15.1d, v9.1d             // ......................................*....................
        ldr q15, [x0, #-96]                    // ......................................*....................
        aesr v17.16b, v24.16b                  // .......................................*...................
        aesr v5.16b, v18.16b                   // ........................................*..................
        aesr v17.16b, v25.16b                  // .........................................*.................
        aesr v5.16b, v19.16b                   // ..........................................*................
        aesr v17.16b, v26.16b                  // ...........................................*...............
        aesr v8.16b, v18.16b                   // ............................................*..............
        aese v17.16b, v27.16b                  // .............................................*.............
        aesr v8.16b, v19.16b                   // ..............................................*............
        eor v17.16B, v3.16B, v17.16B           // ...............................................*...........
        aesr v5.16b, v20.16b                   // ...............................................*...........
        aesr v8.16b, v20.16b                   // ................................................*..........
        aesr v5.16b, v21.16b                   // .................................................*.........
        rev64 v12.16B, v17.16B                 // .................................................*.........
        str q17, [x2], #(4*16)                 // ..................................................*........
        aesr v8.16b, v21.16b                   // ..................................................*........
        eor v2.16B, v12.16B, v11.16B           // ...................................................*.......
        aesr v6.16b, v25.16b                   // ...................................................*.......
        aesr v8.16b, v22.16b                   // ....................................................*......
        ldr q11, [x6, #32]                     // ....................................................*......
        pmull v17.1q, v2.1d, v13.1d            // .....................................................*.....
        ext v12.16B, v2.16B, v2.16B, #8        // .....................................................*.....
        str q1, [x2], #(4*16)                  // ......................................................*....
        aesr v8.16b, v23.16b                   // ......................................................*....
        eor v10.16B, v17.16B, v10.16B          // .......................................................*...
        aesr v6.16b, v26.16b                   // .......................................................*...
        eor v17.16B, v12.16B, v2.16B           // ........................................................*..
        aesr v8.16b, v24.16b                   // ........................................................*..
        aese v6.16b, v27.16b                   // .........................................................*.
        aesr v8.16b, v25.16b                   // ..........................................................*

                                                                  // -------------------- cycle (expected) -------------------->
                                                                  // 0                        25                       50
                                                                  // |------------------------|------------------------|--------
        // rev32 V<ssa_35>.16B, v31.16B                           // .*.........................................................
        // add V<ssa_37>.4S, v31.4S, v30.4S                       // *..........................................................
        // aesr V<ssa_35>.16b, v18.16b                            // ...*.......................................................
        // rev32 V<ssa_39>.16B, V<ssa_37>.16B                     // ..*........................................................
        // aesr V<ssa_35>.16b, v19.16b                            // .....*.....................................................
        // add V<ssa_40>.4S, V<ssa_37>.4S, v30.4S                 // ..*........................................................
        // aesr V<ssa_35>.16b, v20.16b                            // .......*...................................................
        // add V<ssa_42>.4S, V<ssa_40>.4S, v30.4S                 // ....*......................................................
        // aesr V<ssa_35>.16b, v21.16b                            // .................................*.........................
        // aesr V<ssa_35>.16b, v22.16b                            // ...................................*.......................
        // aesr V<ssa_35>.16b, v23.16b                            // .....................................*.....................
        // aesr V<ssa_35>.16b, v24.16b                            // .......................................*...................
        // aesr V<ssa_39>.16b, v18.16b                            // ....*......................................................
        // aesr V<ssa_35>.16b, v25.16b                            // .........................................*.................
        // aesr V<ssa_39>.16b, v19.16b                            // ......*....................................................
        // aesr V<ssa_35>.16b, v26.16b                            // ...........................................*...............
        // aese V<ssa_35>.16b, v27.16b                            // .............................................*.............
        // aesr V<ssa_39>.16b, v20.16b                            // ........*..................................................
        // aesr V<ssa_39>.16b, v21.16b                            // ..........*................................................
        // ldr Q<ssa_64>, [x0], #(4*16)                           // ...*.......................................................
        // eor V<ssa_67>.16B, V<ssa_64>.16B, v28.16B              // ................................*..........................
        // eor V<ssa_68>.16B, V<ssa_67>.16B, V<ssa_35>.16B        // ...............................................*...........
        // str Q<ssa_68>, [x2], #(4*16)                           // ..................................................*........
        // aesr V<ssa_39>.16b, v22.16b                            // ............*..............................................
        // aesr V<ssa_39>.16b, v23.16b                            // ..............*............................................
        // aesr V<ssa_39>.16b, v24.16b                            // ................*..........................................
        // ldr Q<ssa_91>, [x0, #-48]                              // ..................*........................................
        // add V<ssa_95>.4S, V<ssa_42>.4S, v30.4S                 // ......*....................................................
        // rev32 v6.16B, V<ssa_42>.16B                            // .......*...................................................
        // aesr V<ssa_39>.16b, v25.16b                            // ..................*........................................
        // aesr v6.16b, v18.16b                                   // .........*.................................................
        // aesr V<ssa_39>.16b, v26.16b                            // ....................*......................................
        // rev32 v8.16B, V<ssa_40>.16B                            // ..............*............................................
        // aesr v6.16b, v19.16b                                   // ........................*..................................
        // aese V<ssa_39>.16b, v27.16b                            // ......................*....................................
        // rev32 V<ssa_104>.16B, V<ssa_95>.16B                    // .........*.................................................
        // eor V<ssa_105>.16B, V<ssa_91>.16B, v28.16B             // ......................*....................................
        // aesr v8.16b, v18.16b                                   // ............................................*..............
        // add V<ssa_106>.4S, V<ssa_95>.4S, v30.4S                // ........*..................................................
        // aesr V<ssa_104>.16b, v18.16b                           // ...........*...............................................
        // eor V<ssa_107>.16B, V<ssa_105>.16B, V<ssa_39>.16B      // ........................*..................................
        // aesr v8.16b, v19.16b                                   // ..............................................*............
        // rev32 v5.16B, V<ssa_106>.16B                           // ..........*................................................
        // aesr V<ssa_104>.16b, v19.16b                           // .............*.............................................
        // add v14.4S, V<ssa_106>.4S, v30.4S                      // .............*.............................................
        // aesr v8.16b, v20.16b                                   // ................................................*..........
        // aesr V<ssa_104>.16b, v20.16b                           // ...............*...........................................
        // add v4.4S, v14.4S, v30.4S                              // .................*.........................................
        // aesr v6.16b, v20.16b                                   // ..........................*................................
        // aesr V<ssa_104>.16b, v21.16b                           // .................*.........................................
        // ldr Q<ssa_109>, [x6, #48]                              // *..........................................................
        // aesr V<ssa_104>.16b, v22.16b                           // ...................*.......................................
        // rev64 V<ssa_112>.16B, V<ssa_107>.16B                   // ..........................*................................
        // aesr v6.16b, v21.16b                                   // ..............................*............................
        // aesr V<ssa_104>.16b, v23.16b                           // .....................*.....................................
        // ldr q13, [x6, #80]                                     // ...................*.......................................
        // pmull V<ssa_115>.1q, V<ssa_112>.1d, V<ssa_109>.1d      // ............................*..............................
        // aesr V<ssa_104>.16b, v24.16b                           // .......................*...................................
        // rev64 V<ssa_116>.16B, V<ssa_68>.16B                    // .................................................*.........
        // aesr v5.16b, v18.16b                                   // ........................................*..................
        // aesr V<ssa_104>.16b, v25.16b                           // .........................*.................................
        // eor v2.16B, V<ssa_116>.16B, v11.16B                    // ...................................................*.......
        // aesr v5.16b, v19.16b                                   // ..........................................*................
        // aesr V<ssa_104>.16b, v26.16b                           // ...........................*...............................
        // ldr Q<ssa_118>, [x0, #-16]                             // ............*..............................................
        // pmull V<ssa_119>.1q, v2.1d, v13.1d                     // .....................................................*.....
        // aese V<ssa_104>.16b, v27.16b                           // .............................*.............................
        // ext V<ssa_120>.16B, v2.16B, v2.16B, #8                 // .....................................................*.....
        // eor v10.16B, V<ssa_119>.16B, V<ssa_115>.16B            // .......................................................*...
        // aesr v5.16b, v20.16b                                   // ...............................................*...........
        // pmull2 v16.1q, V<ssa_112>.2d, V<ssa_109>.2d            // ...............................*...........................
        // eor v29.16B, V<ssa_118>.16B, v28.16B                   // ................*..........................................
        // aesr v5.16b, v21.16b                                   // .................................................*.........
        // ldr q15, [x0, #-32]                                    // ......................................*....................
        // aesr v6.16b, v22.16b                                   // ................................*..........................
        // ldr q11, [x6, #32]                                     // ....................................................*......
        // aesr v8.16b, v21.16b                                   // ..................................................*........
        // ldr q9, [x6, #64]                                      // ...............*...........................................
        // aesr v6.16b, v23.16b                                   // ..................................*........................
        // mov D<ssa_121>, V<ssa_112>.d[1]                        // ............................*..............................
        // aesr v8.16b, v22.16b                                   // ....................................................*......
        // ldr Q<ssa_122>, [x0], #(4*16)                          // .....*.....................................................
        // str Q<ssa_107>, [x2, #-48]                             // ...........................*...............................
        // aesr v6.16b, v24.16b                                   // ....................................*......................
        // eor V<ssa_123>.8B, V<ssa_121>.8B, V<ssa_112>.8B        // ..............................*............................
        // aesr v8.16b, v23.16b                                   // ......................................................*....
        // aesr v6.16b, v25.16b                                   // ...................................................*.......
        // ldr q31, [x6, #16]                                     // .*.........................................................
        // eor V<ssa_124>.16B, V<ssa_122>.16B, v28.16B            // ...........*...............................................
        // aesr v8.16b, v24.16b                                   // ........................................................*..
        // aesr v6.16b, v26.16b                                   // .......................................................*...
        // eor v1.16B, V<ssa_124>.16B, V<ssa_104>.16B             // ...............................*...........................
        // aesr v8.16b, v25.16b                                   // ..........................................................*
        // eor v17.16B, V<ssa_120>.16B, v2.16B                    // ........................................................*..
        // aese v6.16b, v27.16b                                   // .........................................................*.
        // pmull v0.1q, V<ssa_123>.1d, v9.1d                      // ......................................*....................
        // str q1, [x2], #(4*16)                                  // ......................................................*....

        sub count, count, #2
cbz count, Lloop_unrolled_start_postamble
Lloop_unrolled_start:
                                                 // Instructions:    115
                                                 // Expected cycles: 58
                                                 // Expected IPC:    1.98
                                                 //
                                                 // Cycle bound:     54.0
                                                 // IPC bound:       2.13
                                                 //
                                                 // Wall time:     1801.78s
                                                 // User time:     1801.78s
                                                 //
                                                 // ------------------- cycle (expected) -------------------->
                                                 // 0                        25                       50
                                                 // |------------------------|------------------------|-------
        eor v3.16B, v29.16B, v6.16B              // l.........................................................
        aesr v8.16b, v26.16b                     // l.........................................................
        pmull2 v6.1q, v2.2d, v13.2d              // .l........................................................
        eor v29.16B, v15.16B, v28.16B            // .l........................................................
        aese v8.16b, v27.16b                     // ..l.......................................................
        ldr q12, [x6]                            // ..l.......................................................
        eor v13.16B, v6.16B, v16.16B             // ...l......................................................
        rev64 v15.16B, v3.16B                    // ...l......................................................
        eor v2.16B, v29.16B, v8.16B              // ....l.....................................................
        aesr v5.16b, v22.16b                     // ....*.....................................................
        pmull2 v6.1q, v17.2d, v9.2d              // .....l....................................................
        mov d29, v15.d[1]                        // .....l....................................................
        rev64 v17.16B, v2.16B                    // ......l...................................................
        aesr v5.16b, v23.16b                     // ......*...................................................
        eor v29.8B, v29.8B, v15.8B               // .......l..................................................
        pmull v16.1q, v15.1d, v12.1d             // .......l..................................................
        ext v9.16B, v17.16B, v17.16B, #8         // ........l.................................................
        pmull2 v8.1q, v17.2d, v11.2d             // ........l.................................................
        eor v6.16B, v6.16B, v0.16B               // .........l................................................
        pmull v0.1q, v17.1d, v11.1d              // .........l................................................
        pmull2 v11.1q, v15.2d, v12.2d            // ..........l...............................................
        eor v17.16B, v9.16B, v17.16B             // ..........l...............................................
        eor v10.16B, v10.16B, v0.16B             // ...........l..............................................
        eor v0.16B, v13.16B, v8.16B              // ...........l..............................................
        aesr v5.16b, v24.16b                     // ............*.............................................
        ldr q12, [x0, #-48]                      // ............*.............................................
        eor v13.16B, v0.16B, v11.16B             // .............l............................................
        pmull2 v9.1q, v17.2d, v31.2d             // .............l............................................
        pmull v29.1q, v29.1d, v31.1d             // ..............l...........................................
        add v31.4S, v4.4S, v30.4S                // ..............*...........................................
        pmull v15.1q, v13.1d, v7.1d              // ...............l..........................................
        eor v11.16B, v10.16B, v16.16B            // ...............l..........................................
        ext v17.16B, v13.16B, v13.16B, #8        // ................l.........................................
        eor v8.16B, v6.16B, v9.16B               // ................l.........................................
        rev32 v6.16B, v4.16B                     // .................*........................................
        aesr v5.16b, v25.16b                     // .................*........................................
        eor v4.16B, v8.16B, v29.16B              // ..................l.......................................
        eor v9.16B, v11.16B, v13.16B             // ..................l.......................................
        eor v10.16B, v17.16B, v15.16B            // ...................l......................................
        aesr v6.16b, v18.16b                     // ...................*......................................
        eor v4.16B, v4.16B, v9.16B               // ....................l.....................................
        aesr v5.16b, v26.16b                     // ....................*.....................................
        rev32 v8.16B, v14.16B                    // .....................*....................................
        aesr v6.16b, v19.16b                     // .....................*....................................
        aese v5.16b, v27.16b                     // ......................*...................................
        rev32 v17.16B, v31.16B                   // ......................e...................................
        eor v29.16B, v12.16B, v28.16B            // .......................*..................................
        aesr v8.16b, v18.16b                     // .......................*..................................
        add v31.4S, v31.4S, v30.4S               // ........................e.................................
        aesr v17.16b, v18.16b                    // ........................e.................................
        eor v0.16B, v29.16B, v5.16B              // .........................*................................
        aesr v8.16b, v19.16b                     // .........................*................................
        rev32 v5.16B, v31.16B                    // ..........................e...............................
        aesr v17.16b, v19.16b                    // ..........................e...............................
        add v14.4S, v31.4S, v30.4S               // ...........................e..............................
        aesr v8.16b, v20.16b                     // ...........................*..............................
        eor v16.16B, v4.16B, v10.16B             // ............................l.............................
        aesr v17.16b, v20.16b                    // ............................e.............................
        add v4.4S, v14.4S, v30.4S                // .............................e............................
        aesr v6.16b, v20.16b                     // .............................*............................
        aesr v17.16b, v21.16b                    // ..............................e...........................
        ldr q12, [x6, #48]                       // ..............................*...........................
        ext v10.16B, v16.16B, v16.16B, #8        // ...............................l..........................
        pmull v16.1q, v16.1d, v7.1d              // ...............................l..........................
        aesr v17.16b, v22.16b                    // ................................e.........................
        rev64 v31.16B, v0.16B                    // ................................*.........................
        aesr v6.16b, v21.16b                     // .................................*........................
        eor v16.16B, v11.16B, v16.16B            // .................................l........................
        aesr v17.16b, v23.16b                    // ..................................e.......................
        ldr q13, [x6, #80]                       // ..................................*.......................
        eor v15.16B, v16.16B, v10.16B            // ...................................l......................
        pmull v9.1q, v31.1d, v12.1d              // ...................................*......................
        aesr v17.16b, v24.16b                    // ....................................e.....................
        rev64 v1.16B, v1.16B                     // ....................................*.....................
        ext v11.16B, v15.16B, v15.16B, #8        // .....................................l....................
        aesr v5.16b, v18.16b                     // .....................................e....................
        aesr v17.16b, v25.16b                    // ......................................e...................
        str q2, [x2, #-96]                       // ......................................l...................
        eor v2.16B, v1.16B, v11.16B              // .......................................*..................
        aesr v5.16b, v19.16b                     // .......................................e..................
        aesr v17.16b, v26.16b                    // ........................................e.................
        ldr q15, [x0, #-16]                      // ........................................*.................
        str q3, [x2, #-80]                       // .........................................l................
        pmull v11.1q, v2.1d, v13.1d              // .........................................*................
        aese v17.16b, v27.16b                    // ..........................................e...............
        ext v3.16B, v2.16B, v2.16B, #8           // ..........................................*...............
        eor v10.16B, v11.16B, v9.16B             // ...........................................*..............
        aesr v5.16b, v20.16b                     // ...........................................e..............
        pmull2 v16.1q, v31.2d, v12.2d            // ............................................*.............
        eor v29.16B, v15.16B, v28.16B            // ............................................*.............
        aesr v5.16b, v21.16b                     // .............................................e............
        ldr q15, [x0, #-32]                      // .............................................*............
        aesr v6.16b, v22.16b                     // ..............................................*...........
        ldr q11, [x6, #32]                       // ..............................................*...........
        aesr v8.16b, v21.16b                     // ...............................................*..........
        ldr q9, [x6, #64]                        // ...............................................*..........
        aesr v6.16b, v23.16b                     // ................................................*.........
        mov d12, v31.d[1]                        // ................................................*.........
        aesr v8.16b, v22.16b                     // .................................................*........
        ldr q1, [x0], #(4*16)                    // .................................................e........
        str q0, [x2, #-48]                       // ..................................................*.......
        aesr v6.16b, v24.16b                     // ..................................................*.......
        eor v12.8B, v12.8B, v31.8B               // ...................................................*......
        aesr v8.16b, v23.16b                     // ...................................................*......
        aesr v6.16b, v25.16b                     // ....................................................*.....
        ldr q31, [x6, #16]                       // ....................................................*.....
        eor v1.16B, v1.16B, v28.16B              // .....................................................e....
        aesr v8.16b, v24.16b                     // .....................................................*....
        aesr v6.16b, v26.16b                     // ......................................................*...
        eor v1.16B, v1.16B, v17.16B              // .......................................................e..
        aesr v8.16b, v25.16b                     // .......................................................*..
        eor v17.16B, v3.16B, v2.16B              // ........................................................*.
        aese v6.16b, v27.16b                     // ........................................................*.
        pmull v0.1q, v12.1d, v9.1d               // .........................................................*
        str q1, [x2], #(4*16)                    // .........................................................e

                                                           // ---------------------------------------------------------- cycle (expected) ----------------------------------------------------------->
                                                           // 0                        25                       50                       75                       100                      125
                                                           // |------------------------|------------------------|------------------------|------------------------|------------------------|----------
        // rev32  v0.16b, v31.16b                          // e...................................'.....................~...................................'.....................~...................
        // add    v31.4s, v31.4s, v30.4s                   // ..e.................................'.......................~.................................'.......................~.................
        // rev32  v1.16b, v31.16b                          // ....e...............................'.........................~...............................'.........................~...............
        // add    v31.4s, v31.4s, v30.4s                   // .....e..............................'..........................~..............................'..........................~..............
        // rev32  v2.16b, v31.16b                          // ....................................'....................*....................................'....................~....................
        // add    v31.4s, v31.4s, v30.4s                   // .......e............................'............................~............................'............................~............
        // rev32  v3.16b, v31.16b                          // ....................................'................*........................................'................~........................
        // add    v31.4s, v31.4s, v30.4s                   // ....................................'.............*...........................................'.............~...........................
        // aesr v0.16b, v18.16b                            // ..e.................................'.......................~.................................'.......................~.................
        // aesr v1.16b, v18.16b                            // ...............e....................'....................................~....................'....................................~....
        // aesr v2.16b, v18.16b                            // .~..................................'......................*..................................'......................~..................
        // aesr v3.16b, v18.16b                            // ....................................'..................*......................................'..................~......................
        // aesr v0.16b, v19.16b                            // ....e...............................'.........................~...............................'.........................~...............
        // aesr v1.16b, v19.16b                            // .................e..................'......................................~..................'......................................~..
        // aesr v2.16b, v19.16b                            // ...~................................'........................*................................'........................~................
        // aesr v3.16b, v19.16b                            // ....................................'....................*....................................'....................~....................
        // aesr v0.16b, v20.16b                            // ......e.............................'...........................~.............................'...........................~.............
        // aesr v1.16b, v20.16b                            // .....................e..............'..........................................~..............'.........................................
        // aesr v2.16b, v20.16b                            // .....~..............................'..........................*..............................'..........................~..............
        // aesr v3.16b, v20.16b                            // .......~............................'............................*............................'............................~............
        // aesr v0.16b, v21.16b                            // ........e...........................'.............................~...........................'.............................~...........
        // aesr v1.16b, v21.16b                            // .......................e............'............................................~............'.........................................
        // aesr v2.16b, v21.16b                            // .........................~..........'..............................................*..........'.........................................
        // aesr v3.16b, v21.16b                            // ...........~........................'................................*........................'................................~........
        // aesr v0.16b, v22.16b                            // ..........e.........................'...............................~.........................'...............................~.........
        // aesr v1.16b, v22.16b                            // ....................................'...*.....................................................'...~.....................................
        // aesr v2.16b, v22.16b                            // ...........................~........'................................................*........'.........................................
        // aesr v3.16b, v22.16b                            // ........................~...........'.............................................*...........'.........................................
        // aesr v0.16b, v23.16b                            // ............e.......................'.................................~.......................'.................................~.......
        // aesr v1.16b, v23.16b                            // ....................................'.....*...................................................'.....~...................................
        // aesr v2.16b, v23.16b                            // .............................~......'..................................................*......'.........................................
        // aesr v3.16b, v23.16b                            // ..........................~.........'...............................................*.........'.........................................
        // aesr v0.16b, v24.16b                            // ..............e.....................'...................................~.....................'...................................~.....
        // aesr v1.16b, v24.16b                            // ....................................'...........*.............................................'...........~.............................
        // aesr v2.16b, v24.16b                            // ...............................~....'....................................................*....'.........................................
        // aesr v3.16b, v24.16b                            // ............................~.......'.................................................*.......'.........................................
        // aesr v0.16b, v25.16b                            // ................e...................'.....................................~...................'.....................................~...
        // aesr v1.16b, v25.16b                            // ....................................'................*........................................'................~........................
        // aesr v2.16b, v25.16b                            // .................................~..'......................................................*..'.........................................
        // aesr v3.16b, v25.16b                            // ..............................~.....'...................................................*.....'.........................................
        // aesr v0.16b, v26.16b                            // ..................e.................'.......................................~.................'.......................................~.
        // aesr v1.16b, v26.16b                            // ....................................'...................*.....................................'...................~.....................
        // aesr v2.16b, v26.16b                            // ....................................~.........................................................l.........................................
        // aesr v3.16b, v26.16b                            // ................................~...'.....................................................*...'.........................................
        // ldr q29, [x0], #(4*16)                          // ...........................e........'................................................~........'.........................................
        // aese v0.16b, v27.16b                            // ....................e...............'.........................................~...............'.........................................
        // eor v29.16b, v29.16b, v28.16b                   // ...............................e....'....................................................~....'.........................................
        // eor v0.16b, v29.16b, v0.16b                     // .................................e..'......................................................~..'.........................................
        // str q0, [x2], #(4*16)                           // ...................................e'........................................................~'.........................................
        // ldr q29, [x0, #(-3*16)]                         // ....................................'...........*.............................................'...........~.............................
        // aese v1.16b, v27.16b                            // ~...................................'.....................*...................................'.....................~...................
        // eor v29.16b, v29.16b, v28.16b                   // .~..................................'......................*..................................'......................~..................
        // eor v1.16b, v29.16b, v1.16b                     // ...~................................'........................*................................'........................~................
        // str q1, [x2, #(-3*16)]                          // ............................~.......'.................................................*.......'.........................................
        // ldr q29, [x0, #(-2*16)]                         // .......................~............'............................................*............'.........................................
        // aese v2.16b, v27.16b                            // ....................................'.~.......................................................'.l.......................................
        // eor v29.16b, v29.16b, v28.16b                   // ....................................'~........................................................'l........................................
        // eor v2.16b, v29.16b, v2.16b                     // ....................................'...~.....................................................'...l.....................................
        // str q2, [x2, #(-2*16)]                          // ................~...................'.....................................~...................'.....................................l...
        // ldr q29, [x0, #(-1*16)]                         // ..................~.................'.......................................*.................'.......................................~.
        // aese v3.16b, v27.16b                            // ..................................~.'.......................................................*.'.........................................
        // eor v29.16b, v29.16b, v28.16b                   // ......................~.............'...........................................*.............'.........................................
        // eor v3.16b, v29.16b, v3.16b                     // ....................................~.........................................................l.........................................
        // str q3, [x2, #(-1*16)]                          // ...................~................'........................................~................'........................................l
        // ldr q15, [x6, #48]                              // ........~...........................'.............................*...........................'.............................~...........
        // ldr q16, [x6, #80]                              // ............~.......................'.................................*.......................'.................................~.......
        // ldr q17, [x6, #64]                              // .........................~..........'..............................................*..........'.........................................
        // rev64 v0.16b, v0.16b                            // ..............~.....................'...................................*.....................'...................................~.....
        // eor   v0.16b, v0.16b, v11.16b                   // .................~..................'......................................*..................'......................................~..
        // pmull   v8.1q, v0.1d, v16.1d                    // ...................~................'........................................*................'.........................................
        // pmull2  v9.1q, v0.2d, v16.2d                    // ....................................'~........................................................'l........................................
        // ext     v11.16b, v0.16b, v0.16b, #8             // ....................~...............'.........................................*...............'.........................................
        // eor     v11.16b, v11.16b, v0.16b                // ..................................~.'.......................................................*.'.........................................
        // pmull2  v10.1q, v11.2d, v17.2d                  // ....................................'....~....................................................'....l....................................
        // rev64   v1.16b, v1.16b                          // ..........~.........................'...............................*.........................'...............................~.........
        // pmull   v11.1q, v1.1d, v15.1d                   // .............~......................'..................................*......................'..................................~......
        // eor     v8.16b, v8.16b, v11.16b                 // .....................~..............'..........................................*..............'.........................................
        // pmull2  v11.1q, v1.2d, v15.2d                   // ......................~.............'...........................................*.............'.........................................
        // eor     v9.16b, v9.16b, v11.16b                 // ....................................'..~......................................................'..l......................................
        // mov     d11, v1.d[1]                            // ..........................~.........'...............................................*.........'.........................................
        // eor     v11.8b, v11.8b, v1.8b                   // .............................~......'..................................................*......'.........................................
        // pmull   v11.1q, v11.1d, v17.1d                  // ...................................~'........................................................*'.........................................
        // eor     v10.16b, v10.16b, v11.16b               // ....................................'........~................................................'........l................................
        // ldr q12, [x6]                                   // ....................................'.~.......................................................'.l.......................................
        // ldr q13, [x6, #32]                              // ........................~...........'.............................................*...........'.........................................
        // ldr q14, [x6, #16]                              // ..............................~.....'...................................................*.....'.........................................
        // rev64   v2.16b, v2.16b                          // ....................................'.....~...................................................'.....l...................................
        // pmull   v11.1q, v2.1d, v13.1d                   // ....................................'........~................................................'........l................................
        // eor     v8.16b, v8.16b, v11.16b                 // ....................................'..........~..............................................'..........l..............................
        // pmull2  v11.1q, v2.2d, v13.2d                   // ....................................'.......~.................................................'.......l.................................
        // eor     v9.16b, v9.16b, v11.16b                 // ....................................'..........~..............................................'..........l..............................
        // ext     v11.16b, v2.16b, v2.16b, #8             // ....................................'.......~.................................................'.......l.................................
        // eor     v11.16b, v11.16b, v2.16b                // ....................................'.........~...............................................'.........l...............................
        // pmull2  v11.1q, v11.2d, v14.2d                  // ....................................'............~............................................'............l............................
        // eor     v10.16b, v10.16b, v11.16b               // ....................................'...............~.........................................'...............l.........................
        // rev64   v3.16b, v3.16b                          // ....................................'..~......................................................'..l......................................
        // pmull   v11.1q, v3.1d, v12.1d                   // ....................................'......~..................................................'......l..................................
        // eor     v8.16b, v8.16b, v11.16b                 // ....................................'..............~..........................................'..............l..........................
        // pmull2  v11.1q, v3.2d, v12.2d                   // ....................................'.........~...............................................'.........l...............................
        // eor     v9.16b, v9.16b, v11.16b                 // ....................................'............~............................................'............l............................
        // mov     d11, v3.d[1]                            // ....................................'....~....................................................'....l....................................
        // eor     v11.8b, v11.8b, v3.8b                   // ....................................'......~..................................................'......l..................................
        // pmull   v11.1q, v11.1d, v14.1d                  // ....................................'.............~...........................................'.............l...........................
        // eor     v10.16b, v10.16b, v11.16b               // ....................................'.................~.......................................'.................l.......................
        // eor        v0.16b, v8.16b,  v9.16b              // ....................................'.................~.......................................'.................l.......................
        // pmull      v1.1q,  v9.1d,   v7.1d               // ....................................'..............~..........................................'..............l..........................
        // ext        v9.16b,    v9.16b,  v9.16b, #8       // ....................................'...............~.........................................'...............l.........................
        // eor        v10.16b,   v10.16b, v0.16b           // ....................................'...................~.....................................'...................l.....................
        // eor        v1.16b, v9.16b,  v1.16b              // ....................................'..................~......................................'..................l......................
        // eor        v10.16b,   v10.16b, v1.16b           // ......~.............................'...........................~.............................'...........................l.............
        // pmull      v9.1q,     v10.1d,  v7.1d            // .........~..........................'..............................~..........................'..............................l..........
        // eor        v8.16b,    v8.16b,  v9.16b           // ...........~........................'................................~........................'................................l........
        // ext        v10.16b,   v10.16b, v10.16b, #8      // .........~..........................'..............................~..........................'..............................l..........
        // eor        v11.16b,     v8.16b,  v10.16b        // .............~......................'..................................~......................'..................................l......
        // ext        v11.16b, v11.16b, v11.16b, #8        // ...............~....................'....................................~....................'....................................l....

        sub count, count, #1
        cbnz count, Lloop_unrolled_start
Lloop_unrolled_start_postamble:// end of loop kernel
                                                 // Instructions:    133
                                                 // Expected cycles: 72
                                                 // Expected IPC:    1.85
                                                 //
                                                 // Cycle bound:     72.0
                                                 // IPC bound:       1.85
                                                 //
                                                 // Wall time:     80.38s
                                                 // User time:     80.38s
                                                 //
                                                 // -------------------------- cycle (expected) --------------------------->
                                                 // 0                        25                       50
                                                 // |------------------------|------------------------|---------------------
        aesr v8.16b, v26.16b                     // *.......................................................................
        eor v29.16B, v29.16B, v6.16B             // *.......................................................................
        pmull2 v12.1q, v2.2d, v13.2d             // .*......................................................................
        eor v2.16B, v15.16B, v28.16B             // .*......................................................................
        rev32 v6.16B, v14.16B                    // ..*.....................................................................
        aesr v5.16b, v22.16b                     // ..*.....................................................................
        aese v8.16b, v27.16b                     // ...*....................................................................
        rev64 v13.16B, v29.16B                   // ...*....................................................................
        pmull2 v9.1q, v17.2d, v9.2d              // ....*...................................................................
        eor v12.16B, v12.16B, v16.16B            // ....*...................................................................
        eor v2.16B, v2.16B, v8.16B               // .....*..................................................................
        mov d8, v13.d[1]                         // .....*..................................................................
        str q29, [x2, #-80]                      // ......*.................................................................
        aesr v6.16b, v18.16b                     // ......*.................................................................
        ldr q3, [x6]                             // .......*................................................................
        aesr v5.16b, v23.16b                     // .......*................................................................
        rev64 v15.16B, v2.16B                    // ........*...............................................................
        ldr q17, [x0, #-48]                      // ........*...............................................................
        eor v16.16B, v9.16B, v0.16B              // .........*..............................................................
        aesr v5.16b, v24.16b                     // .........*..............................................................
        ext v29.16B, v15.16B, v15.16B, #8        // ..........*.............................................................
        pmull v9.1q, v15.1d, v11.1d              // ..........*.............................................................
        pmull2 v11.1q, v15.2d, v11.2d            // ...........*............................................................
        eor v8.8B, v8.8B, v13.8B                 // ...........*............................................................
        eor v9.16B, v10.16B, v9.16B              // ............*...........................................................
        eor v15.16B, v29.16B, v15.16B            // ............*...........................................................
        eor v29.16B, v12.16B, v11.16B            // .............*..........................................................
        pmull v10.1q, v8.1d, v31.1d              // .............*..........................................................
        ldr q14, [x6, #48]                       // ..............*.........................................................
        pmull2 v12.1q, v15.2d, v31.2d            // ..............*.........................................................
        rev64 v15.16B, v1.16B                    // ...............*........................................................
        aesr v5.16b, v25.16b                     // ...............*........................................................
        pmull v1.1q, v13.1d, v3.1d               // ................*.......................................................
        eor v31.16B, v17.16B, v28.16B            // ................*.......................................................
        pmull2 v0.1q, v13.2d, v3.2d              // .................*......................................................
        ldr q11, [x6, #80]                       // .................*......................................................
        aesr v5.16b, v26.16b                     // ..................*.....................................................
        eor v17.16B, v9.16B, v1.16B              // ..................*.....................................................
        eor v29.16B, v29.16B, v0.16B             // ...................*....................................................
        eor v1.16B, v16.16B, v12.16B             // ...................*....................................................
        aesr v6.16b, v19.16b                     // ....................*...................................................
        rev32 v3.16B, v4.16B                     // ....................*...................................................
        eor v12.16B, v1.16B, v10.16B             // .....................*..................................................
        pmull v9.1q, v29.1d, v7.1d               // .....................*..................................................
        ext v0.16B, v29.16B, v29.16B, #8         // ......................*.................................................
        eor v16.16B, v17.16B, v29.16B            // ......................*.................................................
        ldr q13, [x0, #-16]                      // .......................*................................................
        aesr v3.16b, v18.16b                     // .......................*................................................
        eor v0.16B, v0.16B, v9.16B               // ........................*...............................................
        aesr v6.16b, v20.16b                     // ........................*...............................................
        eor v29.16B, v12.16B, v16.16B            // .........................*..............................................
        aesr v3.16b, v19.16b                     // .........................*..............................................
        aese v5.16b, v27.16b                     // ..........................*.............................................
        ldr q1, [x0, #-32]                       // ..........................*.............................................
        eor v29.16B, v29.16B, v0.16B             // ...........................*............................................
        aesr v3.16b, v20.16b                     // ...........................*............................................
        eor v9.16B, v31.16B, v5.16B              // ............................*...........................................
        aesr v6.16b, v21.16b                     // ............................*...........................................
        eor v8.16B, v13.16B, v28.16B             // .............................*..........................................
        aesr v3.16b, v21.16b                     // .............................*..........................................
        rev64 v0.16B, v9.16B                     // ..............................*.........................................
        aesr v6.16b, v22.16b                     // ..............................*.........................................
        ext v10.16B, v29.16B, v29.16B, #8        // ...............................*........................................
        aesr v3.16b, v22.16b                     // ...............................*........................................
        mov d13, v0.d[1]                         // ................................*.......................................
        pmull v12.1q, v29.1d, v7.1d              // ................................*.......................................
        ldr q16, [x6]                            // .................................*......................................
        aesr v6.16b, v23.16b                     // .................................*......................................
        eor v5.16B, v17.16B, v12.16B             // ..................................*.....................................
        aesr v3.16b, v23.16b                     // ..................................*.....................................
        eor v12.8B, v13.8B, v0.8B                // ...................................*....................................
        aesr v6.16b, v24.16b                     // ...................................*....................................
        eor v31.16B, v5.16B, v10.16B             // ....................................*...................................
        aesr v3.16b, v24.16b                     // ....................................*...................................
        ldr q10, [x6, #16]                       // .....................................*..................................
        aesr v6.16b, v25.16b                     // .....................................*..................................
        aesr v3.16b, v25.16b                     // ......................................*.................................
        ext v31.16B, v31.16B, v31.16B, #8        // ......................................*.................................
        ldr q29, [x6, #64]                       // .......................................*................................
        aesr v6.16b, v26.16b                     // .......................................*................................
        aesr v3.16b, v26.16b                     // ........................................*...............................
        eor v13.16B, v15.16B, v31.16B            // ........................................*...............................
        eor v31.16B, v1.16B, v28.16B             // .........................................*..............................
        aese v6.16b, v27.16b                     // .........................................*..............................
        aese v3.16b, v27.16b                     // ..........................................*.............................
        ext v15.16B, v13.16B, v13.16B, #8        // ..........................................*.............................
        pmull v1.1q, v13.1d, v11.1d              // ...........................................*............................
        eor v5.16B, v31.16B, v6.16B              // ...........................................*............................
        ldr q17, [x6, #32]                       // ............................................*...........................
        pmull2 v6.1q, v0.2d, v14.2d              // ............................................*...........................
        eor v3.16B, v8.16B, v3.16B               // .............................................*..........................
        pmull v14.1q, v0.1d, v14.1d              // .............................................*..........................
        eor v0.16B, v15.16B, v13.16B             // ..............................................*.........................
        pmull2 v15.1q, v13.2d, v11.2d            // ..............................................*.........................
        pmull v8.1q, v12.1d, v29.1d              // ...............................................*........................
        rev64 v11.16B, v3.16B                    // ...............................................*........................
        rev64 v12.16B, v5.16B                    // ................................................*.......................
        eor v31.16B, v1.16B, v14.16B             // ................................................*.......................
        pmull2 v1.1q, v0.2d, v29.2d              // .................................................*......................
        mov d0, v11.d[1]                         // .................................................*......................
        pmull v14.1q, v12.1d, v17.1d             // ..................................................*.....................
        eor v13.16B, v15.16B, v6.16B             // ..................................................*.....................
        pmull2 v29.1q, v11.2d, v16.2d            // ...................................................*....................
        ext v15.16B, v12.16B, v12.16B, #8        // ...................................................*....................
        eor v6.16B, v1.16B, v8.16B               // ....................................................*...................
        pmull2 v17.1q, v12.2d, v17.2d            // ....................................................*...................
        eor v8.16B, v15.16B, v12.16B             // .....................................................*..................
        pmull v12.1q, v11.1d, v16.1d             // .....................................................*..................
        eor v15.16B, v13.16B, v17.16B            // ......................................................*.................
        eor v16.16B, v31.16B, v14.16B            // ......................................................*.................
        pmull2 v31.1q, v8.2d, v10.2d             // .......................................................*................
        eor v17.8B, v0.8B, v11.8B                // .......................................................*................
        eor v12.16B, v16.16B, v12.16B            // ........................................................*...............
        eor v16.16B, v15.16B, v29.16B            // ........................................................*...............
        pmull v0.1q, v17.1d, v10.1d              // .........................................................*..............
        eor v31.16B, v6.16B, v31.16B             // .........................................................*..............
        pmull v11.1q, v16.1d, v7.1d              // ..........................................................*.............
        ext v29.16B, v16.16B, v16.16B, #8        // ..........................................................*.............
        eor v8.16B, v12.16B, v16.16B             // ...........................................................*............
        eor v10.16B, v31.16B, v0.16B             // ...........................................................*............
        eor v11.16B, v29.16B, v11.16B            // ............................................................*...........
        str q2, [x2, #-96]                       // ............................................................*...........
        add v31.4S, v4.4S, v30.4S                // .............................................................*..........
        eor v29.16B, v10.16B, v8.16B             // .............................................................*..........
        str q3, [x2, #-16]                       // ..............................................................*.........
        str q5, [x2, #-32]                       // ...............................................................*........
        eor v29.16B, v29.16B, v11.16B            // ...............................................................*........
        ext v11.16B, v29.16B, v29.16B, #8        // .................................................................*......
        pmull v29.1q, v29.1d, v7.1d              // .................................................................*......
        eor v29.16B, v12.16B, v29.16B            // ...................................................................*....
        eor v29.16B, v29.16B, v11.16B            // .....................................................................*..
        ext v11.16B, v29.16B, v29.16B, #8        // .......................................................................*
        str q9, [x2, #-48]                       // .......................................................................*

                                                                       // -------------------------- cycle (expected) --------------------------->
                                                                       // 0                        25                       50
                                                                       // |------------------------|------------------------|---------------------
        // eor V<ssa_0>.16B, v29.16B, v6.16B                           // *.......................................................................
        // aesr v8.16b, v26.16b                                        // *.......................................................................
        // pmull2 V<ssa_1>.1q, v2.2d, v13.2d                           // .*......................................................................
        // eor V<ssa_2>.16B, v15.16B, v28.16B                          // .*......................................................................
        // aese v8.16b, v27.16b                                        // ...*....................................................................
        // ldr Q<ssa_3>, [x6]                                          // .......*................................................................
        // eor V<ssa_4>.16B, V<ssa_1>.16B, v16.16B                     // ....*...................................................................
        // rev64 V<ssa_5>.16B, V<ssa_0>.16B                            // ...*....................................................................
        // eor V<ssa_6>.16B, V<ssa_2>.16B, v8.16B                      // .....*..................................................................
        // aesr v5.16b, v22.16b                                        // ..*.....................................................................
        // pmull2 V<ssa_7>.1q, v17.2d, v9.2d                           // ....*...................................................................
        // mov D<ssa_8>, V<ssa_5>.d[1]                                 // .....*..................................................................
        // rev64 V<ssa_9>.16B, V<ssa_6>.16B                            // ........*...............................................................
        // aesr v5.16b, v23.16b                                        // .......*................................................................
        // eor V<ssa_10>.8B, V<ssa_8>.8B, V<ssa_5>.8B                  // ...........*............................................................
        // pmull V<ssa_11>.1q, V<ssa_5>.1d, V<ssa_3>.1d                // ................*.......................................................
        // ext V<ssa_12>.16B, V<ssa_9>.16B, V<ssa_9>.16B, #8           // ..........*.............................................................
        // pmull2 V<ssa_13>.1q, V<ssa_9>.2d, v11.2d                    // ...........*............................................................
        // eor V<ssa_14>.16B, V<ssa_7>.16B, v0.16B                     // .........*..............................................................
        // pmull V<ssa_15>.1q, V<ssa_9>.1d, v11.1d                     // ..........*.............................................................
        // pmull2 V<ssa_16>.1q, V<ssa_5>.2d, V<ssa_3>.2d               // .................*......................................................
        // eor V<ssa_17>.16B, V<ssa_12>.16B, V<ssa_9>.16B              // ............*...........................................................
        // eor V<ssa_18>.16B, v10.16B, V<ssa_15>.16B                   // ............*...........................................................
        // eor V<ssa_19>.16B, V<ssa_4>.16B, V<ssa_13>.16B              // .............*..........................................................
        // aesr v5.16b, v24.16b                                        // .........*..............................................................
        // ldr Q<ssa_20>, [x0, #-48]                                   // ........*...............................................................
        // eor V<ssa_21>.16B, V<ssa_19>.16B, V<ssa_16>.16B             // ...................*....................................................
        // pmull2 V<ssa_22>.1q, V<ssa_17>.2d, v31.2d                   // ..............*.........................................................
        // pmull V<ssa_23>.1q, V<ssa_10>.1d, v31.1d                    // .............*..........................................................
        // add v31.4S, v4.4S, v30.4S                                   // .............................................................*..........
        // pmull V<ssa_25>.1q, V<ssa_21>.1d, v7.1d                     // .....................*..................................................
        // eor V<ssa_26>.16B, V<ssa_18>.16B, V<ssa_11>.16B             // ..................*.....................................................
        // ext V<ssa_27>.16B, V<ssa_21>.16B, V<ssa_21>.16B, #8         // ......................*.................................................
        // eor V<ssa_28>.16B, V<ssa_14>.16B, V<ssa_22>.16B             // ...................*....................................................
        // rev32 V<ssa_29>.16B, v4.16B                                 // ....................*...................................................
        // aesr v5.16b, v25.16b                                        // ...............*........................................................
        // eor V<ssa_30>.16B, V<ssa_28>.16B, V<ssa_23>.16B             // .....................*..................................................
        // eor V<ssa_31>.16B, V<ssa_26>.16B, V<ssa_21>.16B             // ......................*.................................................
        // eor V<ssa_32>.16B, V<ssa_27>.16B, V<ssa_25>.16B             // ........................*...............................................
        // aesr V<ssa_29>.16b, v18.16b                                 // .......................*................................................
        // eor V<ssa_33>.16B, V<ssa_30>.16B, V<ssa_31>.16B             // .........................*..............................................
        // aesr v5.16b, v26.16b                                        // ..................*.....................................................
        // rev32 V<ssa_34>.16B, v14.16B                                // ..*.....................................................................
        // aesr V<ssa_29>.16b, v19.16b                                 // .........................*..............................................
        // aese v5.16b, v27.16b                                        // ..........................*.............................................
        // eor V<ssa_36>.16B, V<ssa_20>.16B, v28.16B                   // ................*.......................................................
        // aesr V<ssa_34>.16b, v18.16b                                 // ......*.................................................................
        // eor V<ssa_38>.16B, V<ssa_36>.16B, v5.16B                    // ............................*...........................................
        // aesr V<ssa_34>.16b, v19.16b                                 // ....................*...................................................
        // aesr V<ssa_34>.16b, v20.16b                                 // ........................*...............................................
        // eor V<ssa_41>.16B, V<ssa_33>.16B, V<ssa_32>.16B             // ...........................*............................................
        // aesr V<ssa_29>.16b, v20.16b                                 // ...........................*............................................
        // ldr Q<ssa_43>, [x6, #48]                                    // ..............*.........................................................
        // ext V<ssa_44>.16B, V<ssa_41>.16B, V<ssa_41>.16B, #8         // ...............................*........................................
        // pmull V<ssa_45>.1q, V<ssa_41>.1d, v7.1d                     // ................................*.......................................
        // rev64 V<ssa_46>.16B, V<ssa_38>.16B                          // ..............................*.........................................
        // aesr V<ssa_29>.16b, v21.16b                                 // .............................*..........................................
        // eor V<ssa_47>.16B, V<ssa_26>.16B, V<ssa_45>.16B             // ..................................*.....................................
        // ldr Q<ssa_48>, [x6, #80]                                    // .................*......................................................
        // eor V<ssa_49>.16B, V<ssa_47>.16B, V<ssa_44>.16B             // ....................................*...................................
        // pmull V<ssa_50>.1q, V<ssa_46>.1d, V<ssa_43>.1d              // .............................................*..........................
        // rev64 V<ssa_51>.16B, v1.16B                                 // ...............*........................................................
        // ext V<ssa_52>.16B, V<ssa_49>.16B, V<ssa_49>.16B, #8         // ......................................*.................................
        // str Q<ssa_6>, [x2, #-96]                                    // ............................................................*...........
        // eor V<ssa_53>.16B, V<ssa_51>.16B, V<ssa_52>.16B             // ........................................*...............................
        // ldr Q<ssa_54>, [x0, #-16]                                   // .......................*................................................
        // str Q<ssa_0>, [x2, #-80]                                    // ......*.................................................................
        // pmull V<ssa_55>.1q, V<ssa_53>.1d, V<ssa_48>.1d              // ...........................................*............................
        // ext V<ssa_56>.16B, V<ssa_53>.16B, V<ssa_53>.16B, #8         // ..........................................*.............................
        // eor V<ssa_57>.16B, V<ssa_55>.16B, V<ssa_50>.16B             // ................................................*.......................
        // pmull2 V<ssa_58>.1q, V<ssa_46>.2d, V<ssa_43>.2d             // ............................................*...........................
        // eor V<ssa_59>.16B, V<ssa_54>.16B, v28.16B                   // .............................*..........................................
        // ldr Q<ssa_60>, [x0, #-32]                                   // ..........................*.............................................
        // aesr V<ssa_29>.16b, v22.16b                                 // ...............................*........................................
        // ldr Q<ssa_61>, [x6, #32]                                    // ............................................*...........................
        // aesr V<ssa_34>.16b, v21.16b                                 // ............................*...........................................
        // ldr Q<ssa_62>, [x6, #64]                                    // .......................................*................................
        // aesr V<ssa_29>.16b, v23.16b                                 // ..................................*.....................................
        // mov D<ssa_63>, V<ssa_46>.d[1]                               // ................................*.......................................
        // aesr V<ssa_34>.16b, v22.16b                                 // ..............................*.........................................
        // str Q<ssa_38>, [x2, #-48]                                   // .......................................................................*
        // aesr V<ssa_29>.16b, v24.16b                                 // ....................................*...................................
        // eor V<ssa_65>.8B, V<ssa_63>.8B, V<ssa_46>.8B                // ...................................*....................................
        // aesr V<ssa_34>.16b, v23.16b                                 // .................................*......................................
        // aesr V<ssa_29>.16b, v25.16b                                 // ......................................*.................................
        // ldr Q<ssa_66>, [x6, #16]                                    // .....................................*..................................
        // aesr V<ssa_34>.16b, v24.16b                                 // ...................................*....................................
        // aesr V<ssa_29>.16b, v26.16b                                 // ........................................*...............................
        // aesr V<ssa_34>.16b, v25.16b                                 // .....................................*..................................
        // eor V<ssa_69>.16B, V<ssa_56>.16B, V<ssa_53>.16B             // ..............................................*.........................
        // aese V<ssa_29>.16b, v27.16b                                 // ..........................................*.............................
        // pmull V<ssa_70>.1q, V<ssa_65>.1d, V<ssa_62>.1d              // ...............................................*........................
        // eor V<ssa_71>.16B, V<ssa_59>.16B, V<ssa_29>.16B             // .............................................*..........................
        // aesr V<ssa_34>.16b, v26.16b                                 // .......................................*................................
        // pmull2 V<ssa_72>.1q, V<ssa_53>.2d, V<ssa_48>.2d             // ..............................................*.........................
        // eor V<ssa_73>.16B, V<ssa_60>.16B, v28.16B                   // .........................................*..............................
        // aese V<ssa_34>.16b, v27.16b                                 // .........................................*..............................
        // ldr Q<ssa_74>, [x6]                                         // .................................*......................................
        // eor V<ssa_75>.16B, V<ssa_72>.16B, V<ssa_58>.16B             // ..................................................*.....................
        // rev64 V<ssa_76>.16B, V<ssa_71>.16B                          // ...............................................*........................
        // eor V<ssa_77>.16B, V<ssa_73>.16B, V<ssa_34>.16B             // ...........................................*............................
        // pmull2 V<ssa_78>.1q, V<ssa_69>.2d, V<ssa_62>.2d             // .................................................*......................
        // mov D<ssa_79>, V<ssa_76>.d[1]                               // .................................................*......................
        // rev64 V<ssa_80>.16B, V<ssa_77>.16B                          // ................................................*.......................
        // eor V<ssa_81>.8B, V<ssa_79>.8B, V<ssa_76>.8B                // .......................................................*................
        // pmull V<ssa_82>.1q, V<ssa_76>.1d, V<ssa_74>.1d              // .....................................................*..................
        // ext V<ssa_83>.16B, V<ssa_80>.16B, V<ssa_80>.16B, #8         // ...................................................*....................
        // pmull2 V<ssa_84>.1q, V<ssa_80>.2d, V<ssa_61>.2d             // ....................................................*...................
        // eor V<ssa_85>.16B, V<ssa_78>.16B, V<ssa_70>.16B             // ....................................................*...................
        // pmull V<ssa_86>.1q, V<ssa_80>.1d, V<ssa_61>.1d              // ..................................................*.....................
        // pmull2 V<ssa_87>.1q, V<ssa_76>.2d, V<ssa_74>.2d             // ...................................................*....................
        // eor V<ssa_88>.16B, V<ssa_83>.16B, V<ssa_80>.16B             // .....................................................*..................
        // eor V<ssa_89>.16B, V<ssa_57>.16B, V<ssa_86>.16B             // ......................................................*.................
        // eor V<ssa_90>.16B, V<ssa_75>.16B, V<ssa_84>.16B             // ......................................................*.................
        // eor V<ssa_92>.16B, V<ssa_90>.16B, V<ssa_87>.16B             // ........................................................*...............
        // pmull2 V<ssa_93>.1q, V<ssa_88>.2d, V<ssa_66>.2d             // .......................................................*................
        // pmull V<ssa_94>.1q, V<ssa_81>.1d, V<ssa_66>.1d              // .........................................................*..............
        // pmull V<ssa_96>.1q, V<ssa_92>.1d, v7.1d                     // ..........................................................*.............
        // eor V<ssa_97>.16B, V<ssa_89>.16B, V<ssa_82>.16B             // ........................................................*...............
        // ext V<ssa_98>.16B, V<ssa_92>.16B, V<ssa_92>.16B, #8         // ..........................................................*.............
        // eor V<ssa_99>.16B, V<ssa_85>.16B, V<ssa_93>.16B             // .........................................................*..............
        // eor V<ssa_100>.16B, V<ssa_99>.16B, V<ssa_94>.16B            // ...........................................................*............
        // eor V<ssa_101>.16B, V<ssa_97>.16B, V<ssa_92>.16B            // ...........................................................*............
        // eor V<ssa_102>.16B, V<ssa_98>.16B, V<ssa_96>.16B            // ............................................................*...........
        // eor V<ssa_103>.16B, V<ssa_100>.16B, V<ssa_101>.16B          // .............................................................*..........
        // eor V<ssa_108>.16B, V<ssa_103>.16B, V<ssa_102>.16B          // ...............................................................*........
        // ext V<ssa_110>.16B, V<ssa_108>.16B, V<ssa_108>.16B, #8      // .................................................................*......
        // pmull V<ssa_111>.1q, V<ssa_108>.1d, v7.1d                   // .................................................................*......
        // eor V<ssa_113>.16B, V<ssa_97>.16B, V<ssa_111>.16B           // ...................................................................*....
        // eor V<ssa_114>.16B, V<ssa_113>.16B, V<ssa_110>.16B          // .....................................................................*..
        // ext v11.16B, V<ssa_114>.16B, V<ssa_114>.16B, #8             // .......................................................................*
        // str Q<ssa_77>, [x2, #-32]                                   // ...............................................................*........
        // str Q<ssa_71>, [x2, #-16]                                   // ..............................................................*.........

        b Lloop_unrolled_start_end
Lloop_unrolled_start_iter_1:


        rev32  v0.16b, v31.16b
        add    v31.4s, v31.4s, v30.4s
        rev32  v1.16b, v31.16b
        add    v31.4s, v31.4s, v30.4s
        rev32  v2.16b, v31.16b
        add    v31.4s, v31.4s, v30.4s
        rev32  v3.16b, v31.16b
        add    v31.4s, v31.4s, v30.4s
        aesr v0.16b, v18.16b
        aesr v1.16b, v18.16b
        aesr v2.16b, v18.16b
        aesr v3.16b, v18.16b
        aesr v0.16b, v19.16b
        aesr v1.16b, v19.16b
        aesr v2.16b, v19.16b
        aesr v3.16b, v19.16b
        aesr v0.16b, v20.16b
        aesr v1.16b, v20.16b
        aesr v2.16b, v20.16b
        aesr v3.16b, v20.16b
        aesr v0.16b, v21.16b
        aesr v1.16b, v21.16b
        aesr v2.16b, v21.16b
        aesr v3.16b, v21.16b
        aesr v0.16b, v22.16b
        aesr v1.16b, v22.16b
        aesr v2.16b, v22.16b
        aesr v3.16b, v22.16b
        aesr v0.16b, v23.16b
        aesr v1.16b, v23.16b
        aesr v2.16b, v23.16b
        aesr v3.16b, v23.16b
        aesr v0.16b, v24.16b
        aesr v1.16b, v24.16b
        aesr v2.16b, v24.16b
        aesr v3.16b, v24.16b
        aesr v0.16b, v25.16b
        aesr v1.16b, v25.16b
        aesr v2.16b, v25.16b
        aesr v3.16b, v25.16b
        aesr v0.16b, v26.16b
        aesr v1.16b, v26.16b
        aesr v2.16b, v26.16b
        aesr v3.16b, v26.16b

        ldr q29, [x0], #(4*16)
        aese v0.16b, v27.16b
        eor v29.16b, v29.16b, v28.16b
        eor v0.16b, v29.16b, v0.16b
        str q0, [x2], #(4*16)

        ldr q29, [x0, #(-3*16)]
        aese v1.16b, v27.16b
        eor v29.16b, v29.16b, v28.16b
        eor v1.16b, v29.16b, v1.16b
        str q1, [x2, #(-3*16)]

        ldr q29, [x0, #(-2*16)]
        aese v2.16b, v27.16b
        eor v29.16b, v29.16b, v28.16b
        eor v2.16b, v29.16b, v2.16b
        str q2, [x2, #(-2*16)]

        ldr q29, [x0, #(-1*16)]
        aese v3.16b, v27.16b
        eor v29.16b, v29.16b, v28.16b
        eor v3.16b, v29.16b, v3.16b
        str q3, [x2, #(-1*16)]

        ldr q15, [x6, #48]
        ldr q16, [x6, #80]
        ldr q17, [x6, #64]
        rev64 v0.16b, v0.16b
        eor   v0.16b, v0.16b, v11.16b
        // Low product
        pmull   v8.1q, v0.1d, v16.1d
        // High product
        pmull2  v9.1q, v0.2d, v16.2d
        // Middle product
        ext     v11.16b, v0.16b, v0.16b, #8
        eor     v11.16b, v11.16b, v0.16b
        pmull2  v10.1q, v11.2d, v17.2d
        rev64   v1.16b, v1.16b

        // Low product
        pmull   v11.1q, v1.1d, v15.1d
        eor     v8.16b, v8.16b, v11.16b
        // High product
        pmull2  v11.1q, v1.2d, v15.2d
        eor     v9.16b, v9.16b, v11.16b
        // Middle product
        mov     d11, v1.d[1]
        eor     v11.8b, v11.8b, v1.8b
        pmull   v11.1q, v11.1d, v17.1d
        eor     v10.16b, v10.16b, v11.16b

        ldr q12, [x6]
        ldr q13, [x6, #32]
        ldr q14, [x6, #16]
        rev64   v2.16b, v2.16b

        // Low product
        pmull   v11.1q, v2.1d, v13.1d
        eor     v8.16b, v8.16b, v11.16b
        // High product
        pmull2  v11.1q, v2.2d, v13.2d
        eor     v9.16b, v9.16b, v11.16b
        // Middle product
        ext     v11.16b, v2.16b, v2.16b, #8
        eor     v11.16b, v11.16b, v2.16b
        pmull2  v11.1q, v11.2d, v14.2d
        eor     v10.16b, v10.16b, v11.16b
        rev64   v3.16b, v3.16b

        // Low product
        pmull   v11.1q, v3.1d, v12.1d
        eor     v8.16b, v8.16b, v11.16b
        // High product
        pmull2  v11.1q, v3.2d, v12.2d
        eor     v9.16b, v9.16b, v11.16b
        // Middle product
        mov     d11, v3.d[1]
        eor     v11.8b, v11.8b, v3.8b
        pmull   v11.1q, v11.1d, v14.1d
        eor     v10.16b, v10.16b, v11.16b

        eor        v0.16b, v8.16b,  v9.16b
        pmull      v1.1q,  v9.1d,   v7.1d
        ext        v9.16b,    v9.16b,  v9.16b, #8
        eor        v10.16b,   v10.16b, v0.16b
        eor        v1.16b, v9.16b,  v1.16b
        eor        v10.16b,   v10.16b, v1.16b
        pmull      v9.1q,     v10.1d,  v7.1d
        eor        v8.16b,    v8.16b,  v9.16b
        ext        v10.16b,   v10.16b, v10.16b, #8
        eor        v11.16b,     v8.16b,  v10.16b
        ext        v11.16b, v11.16b, v11.16b, #8

Lloop_unrolled_start_iter_1_end:
Lloop_unrolled_start_end:
Lloop_unrolled_end:

        load_htable_12

        cbz remainder, Lloop_1x_end
Lloop_1x_start:

        next_ctr_init_aes_st aes_st
        aesr_0_8 aes_st, rk

        ldr plain_q, [input], #16
        aesr_final aes_st, plain, res
        str res_q, [output], #16
        ghash_init_0 res, Ht1, Ht12, tag

        ghash_finalize tag

        sub remainder, remainder, #1
        cbnz remainder, Lloop_1x_start
Lloop_1x_end:

        // Return number of bytes processed
        mov x0, byte_len
        // Store new authentication tag
        rev64 tag.16b, tag.16b
        str tag_q, [tag_ptr]
        // Store updated counter
        rev32 rtmp_ctr.16b, rtmp_ctr.16b
        str rtmp_ctr_q, [ivec]

        restore_vregs
        restore_gprs

Lenc_postamble_end:
        add sp, sp, #STACK_SIZE

        AARCH64_VALIDATE_LINK_REGISTER
        ret

#endif
#endif  // !OPENSSL_NO_ASM && defined(__AARCH64EL__) && defined(__APPLE__)
#if defined(__ELF__)
// See https: // www.airs.com/blog/archives/518.
.section .note.GNU-stack,"",%progbits
#endif