# ***CAN BUS IP CORE***
# CAN BUS IP CORE (SystemVerilog Implementation)

> **Robust, synthesizable CAN bus controller supporting error detection, arbitration, and configurable bit timing for automotive, industrial, and embedded communication systems.**

🗓️ Last updated: August 13, 2025  
© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.

---


[Documentation Status](https://can-bus-ip-core.readthedocs.io/en/latest/)