xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
regfile.v,verilog,xil_defaultlib,../../../../RAM.srcs/sources_1/ip/regfile_0/sources_1/new/regfile.v,
regfile_0.v,verilog,xil_defaultlib,../../../../RAM.srcs/sources_1/ip/regfile_0/sim/regfile_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
