Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Sep 28 23:06:26 2025
| Host         : debian-vm running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file build/timing.rpt
| Design       : tp_lvl
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1071)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1071)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adapter/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_cache/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_cache/effective_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/alu_op_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_is_branch_address_conditional_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_is_memory_address_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_misc_op_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/ex_op_2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/memory_addr_is_write_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_1_fwd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/operand_2_fwd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/output_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: decode_stage/thirty_two_bit_op_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_is_branch_addr_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: execute_stage/result_q_reg[9]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[1]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[2]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[3]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[4]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[5]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: fetch_stage/instruction_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: if_cache/current_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_memory/read_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_memory/read_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_controller/rd_current_connect_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_controller/read_response_accepted_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memory_stage/result_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/read_access\.rvalid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/reader_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/done_executing_reg_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/register_value_to_write_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: writeback/wb_buffer_2_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.557    -2585.815                   2053                22770        0.125        0.000                      0                22770        4.500        0.000                       0                 13463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.557    -2585.815                   2053                22770        0.125        0.000                      0                22770        4.500        0.000                       0                 13463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2053  Failing Endpoints,  Worst Slack       -3.557ns,  Total Violation    -2585.816ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.557ns  (required time - arrival time)
  Source:                 memory_stage/result_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch_stage/requested_mem_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.212ns  (logic 4.681ns (35.430%)  route 8.531ns (64.570%))
  Logic Levels:           26  (CARRY4=8 LUT3=4 LUT4=2 LUT5=6 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.457    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.538 r  clk_IBUF_BUFG_inst/O
                         net (fo=13462, unplaced)     0.584     2.122    memory_stage/clk_IBUF_BUFG
                         FDRE                                         r  memory_stage/result_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     2.519 r  memory_stage/result_q_reg[31]/Q
                         net (fo=6, unplaced)         0.811     3.330    writeback/operand_2_pt_d_inferred_i_1_0[31]
                         LUT6 (Prop_lut6_I0_O)        0.232     3.562 r  writeback/result_d_inferred_i_705/O
                         net (fo=7, unplaced)         0.382     3.944    writeback/operand_1[31]
                         LUT3 (Prop_lut3_I2_O)        0.105     4.049 r  writeback/result_d_inferred_i_340/O
                         net (fo=119, unplaced)       0.451     4.500    writeback/result_d_inferred_i_340_n_2
                         LUT5 (Prop_lut5_I4_O)        0.105     4.605 r  writeback/result_d_inferred_i_850/O
                         net (fo=182, unplaced)       0.462     5.067    writeback/result_d_inferred_i_850_n_2
                         LUT5 (Prop_lut5_I3_O)        0.105     5.172 r  writeback/result_d_inferred_i_1271/O
                         net (fo=3, unplaced)         0.555     5.727    writeback/result_d_inferred_i_1271_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     6.157 r  writeback/result_d_inferred_i_908/CO[3]
                         net (fo=1, unplaced)         0.000     6.157    writeback/result_d_inferred_i_908_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.257 r  writeback/result_d_inferred_i_894/CO[3]
                         net (fo=1, unplaced)         0.000     6.257    writeback/result_d_inferred_i_894_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.357 r  writeback/result_d_inferred_i_866/CO[3]
                         net (fo=1, unplaced)         0.000     6.357    writeback/result_d_inferred_i_866_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.457 r  writeback/result_d_inferred_i_829/CO[3]
                         net (fo=1, unplaced)         0.000     6.457    writeback/result_d_inferred_i_829_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.557 r  writeback/result_d_inferred_i_796/CO[3]
                         net (fo=1, unplaced)         0.000     6.557    writeback/result_d_inferred_i_796_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.657 r  writeback/result_d_inferred_i_763/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    writeback/result_d_inferred_i_763_n_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     6.934 r  writeback/result_d_inferred_i_1130/O[3]
                         net (fo=1, unplaced)         0.519     7.453    writeback/execute_stage/data6[59]
                         LUT3 (Prop_lut3_I2_O)        0.250     7.703 r  writeback/result_d_inferred_i_736/O
                         net (fo=1, unplaced)         0.347     8.050    writeback/result_d_inferred_i_736_n_2
                         LUT6 (Prop_lut6_I5_O)        0.105     8.155 r  writeback/result_d_inferred_i_361/O
                         net (fo=1, unplaced)         0.000     8.155    writeback/result_d_inferred_i_361_n_2
                         MUXF7 (Prop_muxf7_I0_O)      0.201     8.356 r  writeback/result_d_inferred_i_148/O
                         net (fo=1, unplaced)         0.349     8.705    writeback/result_d_inferred_i_148_n_2
                         LUT3 (Prop_lut3_I1_O)        0.242     8.947 r  writeback/result_d_inferred_i_70/O
                         net (fo=1, unplaced)         0.347     9.294    writeback/result_d_inferred_i_70_n_2
                         LUT5 (Prop_lut5_I4_O)        0.105     9.399 r  writeback/result_d_inferred_i_5/O
                         net (fo=5, unplaced)         0.375     9.774    writeback/address_reg_reg[63][59]
                         LUT5 (Prop_lut5_I4_O)        0.105     9.879 r  writeback/wr_next_connect_carry__6_i_3/O
                         net (fo=1, unplaced)         0.000     9.879    memory_controller/wr_current_connect_reg_0[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.323 f  memory_controller/wr_next_connect_carry__6/CO[3]
                         net (fo=827, unplaced)       0.910    11.233    memory_controller/wr_next_connect
                         LUT6 (Prop_lut6_I5_O)        0.105    11.338 r  memory_controller/wstrb_reg[7]_i_4/O
                         net (fo=2, unplaced)         0.593    11.931    data_cache/data_memory_interface\\.awvalid
                         LUT5 (Prop_lut5_I1_O)        0.105    12.036 f  data_cache/current_state[1]_i_3/O
                         net (fo=59, unplaced)        0.433    12.469    data_cache/dumping_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.105    12.574 f  data_cache/rd[4]_i_7/O
                         net (fo=1, unplaced)         0.347    12.921    data_cache/rd[4]_i_7_n_2
                         LUT6 (Prop_lut6_I3_O)        0.105    13.026 f  data_cache/rd[4]_i_5/O
                         net (fo=1, unplaced)         0.000    13.026    writeback/alu_op_reg[0]_0
                         MUXF7 (Prop_muxf7_I1_O)      0.206    13.232 f  writeback/rd_reg[4]_i_3/O
                         net (fo=11, unplaced)        0.395    13.627    decode_stage/memory_stage_stall_out
                         LUT4 (Prop_lut4_I0_O)        0.242    13.869 r  decode_stage/waiting_for_branch_reset_q_i_3/O
                         net (fo=3, unplaced)         0.365    14.234    decode_stage/waiting_for_branch_reset_q_i_3_n_2
                         LUT5 (Prop_lut5_I4_O)        0.105    14.339 f  decode_stage/pc_next_inferred_i_66/O
                         net (fo=66, unplaced)        0.436    14.775    decode_stage/decode_stage_stall_out
                         LUT3 (Prop_lut3_I0_O)        0.105    14.880 r  decode_stage/requested_mem_addr[63]_i_1/O
                         net (fo=64, unplaced)        0.454    15.334    fetch_stage/E[0]
                         FDRE                                         r  fetch_stage/requested_mem_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.388    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    11.465 r  clk_IBUF_BUFG_inst/O
                         net (fo=13462, unplaced)     0.439    11.904    fetch_stage/clk_IBUF_BUFG
                         FDRE                                         r  fetch_stage/requested_mem_addr_reg[0]/C
                         clock pessimism              0.073    11.977    
                         clock uncertainty           -0.035    11.942    
                         FDRE (Setup_fdre_C_CE)      -0.165    11.777    fetch_stage/requested_mem_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                 -3.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 execute_stage/result_is_final_instruction_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            execute_stage/result_is_final_instruction_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.245ns (66.311%)  route 0.124ns (33.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.665    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=13462, unplaced)     0.114     0.805    execute_stage/clk_IBUF_BUFG
                         FDRE                                         r  execute_stage/result_is_final_instruction_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.952 r  execute_stage/result_is_final_instruction_q_reg/Q
                         net (fo=2, unplaced)         0.124     1.076    execute_stage/result_is_final_instruction_q
                         LUT3 (Prop_lut3_I2_O)        0.098     1.174 r  execute_stage/result_is_final_instruction_q_i_1/O
                         net (fo=1, unplaced)         0.000     1.174    execute_stage/result_is_final_instruction_q_i_1_n_2
                         FDRE                                         r  execute_stage/result_is_final_instruction_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.712    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.741 r  clk_IBUF_BUFG_inst/O
                         net (fo=13462, unplaced)     0.259     1.000    execute_stage/clk_IBUF_BUFG
                         FDRE                                         r  execute_stage/result_is_final_instruction_q_reg/C
                         clock pessimism             -0.051     0.950    
                         FDRE (Hold_fdre_C_D)         0.099     1.049    execute_stage/result_is_final_instruction_q_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528                main_memory/generate_blocks[0].mem_blk_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                requested_bit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                requested_bit_reg/C



