5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (define2.vcd) 2 -o (define2.cdd) 2 -v (define2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 define2.v 1 26 1
2 1 0 11 18001b 1 21008 0 0 1 16 1 0
2 2 0 11 110014 1 21004 0 0 1 16 0 0
2 3 1a 11 b0014 3 108c 1 2 1 18 0 1 1 1 0 0
2 4 1 11 b000d 2 100c 0 0 1 1 sel
2 5 19 11 b001b 3 100c 3 4 1 18 0 1 1 1 0 0
2 6 1 11 70007 0 1410 0 0 1 1 a
2 7 35 11 7001b 3 e 5 6
2 8 0 12 29002c 1 21008 0 0 1 16 1 0
2 9 0 12 220025 1 21004 0 0 1 16 0 0
2 10 9 12 22002c 1 201088 8 9 1 18 0 1 0 1 0 0
2 11 0 12 19001c 1 21008 0 0 1 16 1 0
2 12 0 12 120015 1 21004 0 0 1 16 0 0
2 13 8 12 12001c 1 201084 11 12 1 18 0 1 1 0 0 0
2 14 1a 12 b001d 3 108c 10 13 1 18 0 1 1 1 0 0
2 15 1 12 b000d 2 100c 0 0 1 1 sel
2 16 19 12 b002d 3 100c 14 15 1 18 0 1 1 1 0 0
2 17 1 12 70007 0 1410 0 0 1 1 b
2 18 35 12 7002d 3 e 16 17
1 a 1 8 60009 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 8 6000c 1 0 0 0 1 17 1 1 0 0 1 0
1 sel 3 9 70009 1 0 0 0 1 17 0 1 0 1 0 0
4 7 11 7 f 7 7 7
4 18 12 7 f 18 18 18
3 1 main.$u0 "main.$u0" 0 define2.v 0 24 1
