/lib64/ld-linux-x86-64.so.2
libm.so.6
_ITM_deregisterTMCloneTable
__gmon_start__
_Jv_RegisterClasses
_ITM_registerTMCloneTable
log10
libc.so.6
socket
__printf_chk
exit
_IO_putc
fopen
strncmp
inet_aton
__strdup
perror
__isoc99_sscanf
inet_ntop
__stack_chk_fail
putchar
realloc
stdin
strtoll
inet_pton
strtol
feof
fgetc
calloc
strlen
memset
__errno_location
__fprintf_chk
stdout
fputc
fputs
memcpy
fclose
malloc
__ctype_b_loc
stderr
ioctl
__fxstat
strtoull
fileno
fwrite
fread
strchr
__strcpy_chk
__sprintf_chk
uname
__strcat_chk
strcmp
strerror
__libc_start_main
free
GLIBC_2.2.5
GLIBC_2.3
GLIBC_2.7
GLIBC_2.14
GLIBC_2.4
GLIBC_2.3.4
AWAVA
AUATUSH
L$X1
t8<|u
|$HL
d$PH
L$XdH3
h[]A\A]A^A_
AWAVA
AUATI
[]A\A]A^A_
[]A\A]A^A_
AWAV
AUAT
[]A\A]A^A_
AWAVL
AUATA
D$ A
D$ 1
dH3<%(
[]A\A]A^A_
D$ L
ATUSH
[]A\
[]A\
dH34%(
ZYu+1
G8dH
D$(1
L$(dH3
AWAVAUATUSH
W8dH
dH34%(
([]A\A]A^A_
O8dH
D$(1
L$(dH3
D$0D
AVAUATUSH
o8dH
 []A\A]A^
ATUSH
O8dH
D$81
t$8dH34%(
@[]A\
AWAVAUATUSH
[]A\A]A^A_
_8dH
Pj H
Pj H
Pj H
D$|P1
O8dH
D$(1
L$(dH3
D$0D
G8dH
D$h1
t$hdH34%(
D$\P
D$`P
D$dP
D$hP
D$hP
D$lP
D$pP
D$tP
D$hP
D$lP
D$pP
D$tP
D$xP
D$|P
AWAV1
AUAT
D$(H
D$ H
t$ A
D$  H
8[]A\A]A^A_
[]A\A]A^A_
AWAVAUATUSH
[]A\A]A^A_
[]A\A]A^A_
[]A\A]A^A_
[]A\A]A^A_
A9l$
AUATUSH
*tZH
[]A\A]
AUATE
 tCA
[]A\A]
@t#A
ATUSH
W8dH
D$H1
L$HdH3
P[]A\
AWAVI
AUATE1
A9D$
vCHc
s>Hc
([]A\A]A^A_
AWAV1
AUATA
tFA9
[]A\A]A^A_
[]A\A]A^A_
AVAU
ATUL
D$0H
D$0-
t$8H
[]A\A]A^
8_tz
t$8H
AWAVI
AUATI
([]A\A]A^A_
ATUSD
[]A\
[]A\
AUATUSH
u(L9
|#H=
[]A\A]
ATUSH
[]A\
ATUSH
[]A\
None
AUATUSH
[]A\A]
D$$H
D$,H
D$4H
D$<H
D$\H
D$dH
D$lH
D$tH
D$|H
D$Rf
o8dH
AWAVAUATUSH
T$(1
D;d$
D;d$
D$(dH3
8[]A\A]A^A_
t$ I
8ou9
D;d$
AVAU
ATUH
\$PL
D$`I
D$hH
D$ D
[]A\A]A^
D$ E
AUAT
([]A\A]
s@dH
|$PH
l$ H
D$`H
D$hH
D$ <
D$ =
L$L1
[]A\
AWAV
AUATA
s@dH
|$ H
D$0H
D$`H
[]A\A]A^A_
AWAVAUATUSH
D$(1
L$81
D#D$
D$XA
tUD9(u
\$(dH3
8[]A\A]A^A_
D$ 1
D$$H
D$ H
D$ &
D$$H
D$ H
s@dH
|$PH
l$ H
D$`H
D$hH
[]A\
AVAUI
D$ H
D$$H
D$4H
D$8H
D$<H
D$@H
D$DH
D$HI
D$LH
D$TH
D$XH
t$\H
[]A\A]A^
s@dH
|$0H
l$ H
D$@H
D$HH
D$pH
D$xH
|$`H
[]A\
AWAV
AUATA
w@dH
l$HH
L$$D
L$ D
[]A\A]A^A_
D$LH
#D$T
D$TH
D$qE
D$hy%H
L$0E
L$0H
L$0E9
D$h%
L$<L
D$0H
L$<K
|$<H
T$DA
\$0D)
AWAVAUATM
wrE1
[]A\A]A^A_
[]A\A]A^A_
[]A\A]A^A_
AWAVAUATUSH
g8dH
[]A\A]A^A_
D$pA
D$p-
D$ H
D$PA
D$PF
D$,L
D$(H
L$<H
T$81
<:t~
D$,9
9L$(
D$XM
T$ 1
T$ 1
8_tU
D$@A
D$@8
D$DH
T$ 1
D$,H
AUATUSH
W8dH
D$h1
t$hdH34%(
x[]A\A]
l$4H
D$?<
L$@H
D$O<
D$N<
AWAVA
AUAT
[]A\A]A^A_
AWAV
AUATA
s@dH
D$ H
D$PH
[]A\A]A^A_
AVAU
ATUA
s@dH
|$ H
L$ H
D$0H
D$`H
[]A\A]A^
AVAU
ATUA
s@dH
|$`H
D$pH
D$ H
D$,H
L$(E
D$,E
D$0L
D$0B
D$8A
;T$8
[]A\A]A^
D$ A
AVAUATUD
D$X1
T$0H
T$ H
D$XdH3
`[]A\A]A^
C=P1
AVAU
ATU)
dH34%(
[]A\A]A^
ZYu71
ATUI
[]A\
 u@H
AUATUSH
[]A\A]
AWAVAUATI
D$02
t$0L
[]A\A]A^A_
t$0H
D$0.
D$8D
t$0L
D$02
AWAVAUATUSH
D$h1
t$ H
t$ 1
t$hdH34%(
x[]A\A]A^A_
T$(H
T$(w1A
T$8H
T$PH
T$Tf
T$0H
D9$$
T$4f
|$P1
L$8Icw
T$ H	
2IcG
D9$$
D$8f
D$8IcW
T$8H
T$8H
T$8H
T$8H
t$ f
T$8H
t$ H
T$ 1
T$8H
D$@H
T$@H
T$Df
T$8H
T$8IcO
T$ H	
D$8IcW
D$8IcW
D$8f
D$8IcW
L$ H
D$8IcW
D$8IcW
D$8H
D$,	
AUAT
=}u#
5eu#
=kt#
5St#
5Ps#
Z[]A\A]A^
=1r#
]A\A]A^
AWAV
AUATI
?AXAY
=vp#
=+p#
^_t_
=oo#
ARAPA
t$@A
t$@WL
RPAUL
ATUL
ASAR
APWA
t$XR
PAUA
ATUA
ASAR
APAWA
=`k#
@AWL
=Hj#
@AUA
ATUL
=1i#
t$`P1
@AUATL
ARAPA
[]A\A]A^A_
?]A\
=-g#
=Vf#
AZA[tC
ASARWH
=ne#
ARAPA
t$@A
t$@WL
=Rd#
RPAUL
D$ L
ATASL
=<c#
RAWL
t$`P
=lb#
4$AU
ATPH
 ARAP
WAWH
=ja#
 ARH
AWAVAUATUS
=(_#
=[^#
[]A\A]A^A_
ASARWH
AWAVf
AUATUSH
=.X#
AYAZ
=}W#
ARAV
AUAS
=yU#
=SU#
=8U#
Degas are we not drawn onward no In union drawn onward to new eras aged
Y^t&H
=qT#
=VT#
=;T#
= T#
ATASL
[]A\A]A^A_
=}P#
=bP#
=GP#
=,P#
=oO#
=TO#
=9O#
=|N#
=aN#
=FN#
=+N#
5qM#
=?M#
=!M#
=mL#
=OL#
=1L#
=oK#
=QK#
=3K#
=aJ#
=CJ#
=%J#
=qI#
=SI#
=5I#
5iH#
=7H#
=eG#
=GG#
=)G#
=uF#
=WF#
=9F#
=gE#
=IE#
=+E#
AWAVA
AUAT
=/D#
A[A_E
=^C#
t$0WM
AVAUASL
=IA#
AYAZH
=|@#
=C@#
=%@#
=e?#
=J?#
=/?#
=r>#
=W>#
=<>#
=!>#
=d=#
=I=#
=.=#
=z<#
=\<#
=><#
= <#
=l;#
=N;#
=0;#
=|:#
=^:#
=@:#
=":#
=n9#
=P9#
=29#
=~8#
=`8#
=B8#
=$8#
=p7#
=R7#
=47#
=b6#
=D6#
=&6#
=r5#
=T5#
=65#
=d4#
=F4#
=(4#
=q3#
=S3#
=53#
_AXu
=/2#
A[A_u
=@1#
AYAZu
_AXu
=M0#
A[A_u
AYAZu
=R/#
_AXu
=e.#
A[A_u
AYAZu
_AXu
=p-#
= -#
A[A_u
=~,#
AYAZu
=,,#
_AXu
=>+#
A[A_u
 AYAZu
_AXu
=M*#
=m)#
[]A\A]A^A_
=b(#
=;(#
=x'#
=Q'#
=*'#
=X&#
=.&#
E0PD
VUUUf
v>Hc
C PD
[]A\
ARWH
AWAVAUATUSH
_AXu
@A[Xu
@AYAZu
@_AXu
@Y^u
@XZu
@A[Xu
AYAZu
_AXu
A[Xu
AYAZu
_AXu
 Y^u
 XZu
 A[Xu
 AYAZu
 _AXu
 Y^u
 XZu
 A[Xu
AYAZu
_AXu
A[Xu
AYAZu
_AXu
AYAZu
=F	#
_AXu
A[A_u
AYAZu
_AXu
A[A_u
_AXu
[]A\A]A^A_
AYAZ
s f=
AYAZu
A[A_u
AYAZu
_AXu
A[A_u
AWAV
AUAT
D$DH
AVAU
t$`AWAT
RUPAQ
>ARWA
CR@A]A^
APAWI
AVAU
ATU1
ASARWH
AZA[
 ATL
@ARH
AXAY
[]A\A]A^A_
ATUS
[]A\
AWAVH
AUAT1
\t=A
$t@A
[]A\A]A^A_
AUAT
@AUH
ARVRH
H[]A\A]
AWAVAUATUSH
[]A\A]A^A_
A[A_
AYAZ
[]A\A]A^A_
v/Hc
ATUI
[]A\H
ATUH
ATUH
[]A\A]
AWAVAUATUSH
H;\$
H;\$
H;\$
H;\$
u>I9
([]A\A]A^A_
t{E1
AUAT1
[]A\A]
AWAVAUATUSH
D$H1
t$4A
D$<D
D$:D
D$8D
D$(f
D$4f
D$>f
D$&f
D$$f
D$"f
D$ f
D$<f
D$:f
D$8f
D$6f
D$Ff
D$Df
D$Bf
D$@f
D$0f
D$.f
D$,f
D$*f
D$HdH3
X[]A\A]A^A_
D$HdH3
[]A\A]A^A_
D$HdH3
[]A\A]A^A_
=fh"
=Kh"
=0h"
=og"
=Hg"
=if"
Do nine men interpret Nine men I nod
=@f"
=ae"
=8e"
=|d"
=Jd"
=bc"
=0c"
=tb"
=Hb"
=~a"
=[a"
=@a"
=%a"
=i`"
=H`"
='`"
=a_"
=@_"
=|^"
=[^"
=9^"
=j]"
=O]"
=4]"
=w\"
=\\"
=A\"
=&\"
AWAV
AUAT
=/["
D$ A
T$$H
L$(H
=pZ"
L$,H
=OZ"
=ZY"
=uX"
=_X"
=DX"
=9W"
=wV"
=\V"
=AV"
=\U"
=FU"
=$U"
[]A\A]A^A_
AWAVA
AUATL
%.M"
-.M"
[]A\A]A^A_
ethtool version 4.5
%s unmodified, ignoring
	%*s
Not reported
	%s pause frame use: 
Symmetric
 Receive-only
Transmit-only
	%s auto-negotiation: 
	%s link modes:%*s
Change generic options
-a|--show-pause
-s|--change
DEVNAME
        ethtool 
%s %s	%s
Cannot read permanent address
Permanent address:
%c%02x
%u.%u.%u
%2x:%2x:%2x:%2x:%2x:%2x
Cannot get EEE settings
EEE Settings for %s:
	EEE status: 
enabled - 
inactive
	Tx LPI:
 %d (us)
 disabled
Supported EEE
Advertised EEE
Link partner advertised EEE
Cannot get private flag names
No private flags defined
Cannot get private flags
Private flags for %s:
%-*s: %s
Channel parameters for %s:
Can not get dump level
Can not get dump data
Can't open file %s: %s
Can't close file %s: %s
Capabilities:
PTP Hardware Clock: 
 none
no stats available
no memory available
Cannot get stats information
%s statistics:
     %.*s: %llu
Cannot get driver information
Ring parameters for %s:
Coalesce parameters for %s:
Adaptive RX: %s  TX: %s
rx-checksum
FAIL
not 
online
offline
external_lb
Cannot get strings
Cannot test
The test result is %s
The test extra info:
%s	 %d
Filename too long
Flashing failed
Pause parameters for %s:
Cannot get device settings
 [fixed]
 [requested off]
 [requested on]
%s%s: %s%s
tcp4
udp4
esp4
sctp4
tcp6
udp6
esp6
sctp6
ether
Operation not supported
%5u: 
 %5u
Cannot get RX ring count
RSS hash key:
%02x:
Cannot get device flags
Features for %s:
no feature info available
Cannot identify NIC
rx-flow-hash
TCP over IPV4 flows
UDP over IPV4 flows
SCTP over IPV4 flows
IPSEC AH/ESP over IPV4 flows
TCP over IPV6 flows
UDP over IPV6 flows
SCTP over IPV6 flows
IPSEC AH/ESP over IPV6 flows
L2DA
VLAN tag
L3 proto
IP SA
IP DA
rule
Cannot get RX rings
%d RX rings available
flow-type
delete
Can not set dump level
tx-lpi
tx-timer
Cannot set EEE settings
Cannot parse arguments
Cannot set private flags
other
combined
magic
offset
value
not enough data from stdin
too much data from stdin
Cannot set EEPROM data
no features changed
Cannot change %s
Actual changes:
rx-mini
rx-jumbo
adaptive-rx
adaptive-tx
sample-interval
stats-block-usecs
pkt-rate-low
pkt-rate-high
rx-usecs
rx-frames
rx-usecs-irq
rx-frames-irq
tx-usecs
tx-frames
tx-usecs-irq
tx-frames-irq
rx-usecs-low
rx-frames-low
tx-usecs-low
tx-frames-low
rx-usecs-high
rx-frames-high
tx-usecs-high
tx-frames-high
autoneg
full
half
duplex
fibre
mdix
auto
phyad
xcvr
internal
external
sopass
setting MDI not supported
Cannot advertise
 speed %d
 duplex %s
Cannot set new settings
  not setting speed
  not setting duplex
  not setting port
  not setting autoneg
  not setting phy_address
  not setting transceiver
  not setting mdix
  not setting wol
  not setting sopass
Cannot get msglvl
Cannot set new msglvl
equal
weight
hkey
default
%2x%n
Invalid RSS hash key format
	Supported ports: [ 
AUI 
BNC 
MII 
FIBRE 
Backplane 
Supports
Supported
Advertised
Link partner advertised
	Speed: 
Unknown!
%uMb/s
	Duplex: 
Half
Full
Unknown! (%i)
	Port: 
Twisted Pair
FIBRE
Direct Attach Copper
None
Other
	PHYAD: %d
	Transceiver: 
internal
external
	Auto-negotiation: %s
	MDI-X: 
off (forced)
on (forced)
Unknown
 (auto)
	Supports Wake-on: %s
	Wake-on: %s
        SecureOn password: 
%s%02x
%s%s
%s%#x
Cannot get message level
	Link detected: %s
Cannot get link status
No data available
Offset		Values
------		------
0x%04x:		
%02x 
Cannot get EEPROM data
natsemi
8139cp
file
Cannot get register dump
Can't open '%s': %s
Cannot get Module EEPROM data
Cannot get control socket
10baseT/Half
10baseT/Full
100baseT/Half
100baseT/Full
1000baseT/Half
1000baseT/Full
1000baseKX/Full
2500baseX/Full
10000baseT/Full
10000baseKX4/Full
10000baseKR/Full
20000baseMLD2/Full
20000baseKR2/Full
40000baseKR4/Full
40000baseCR4/Full
40000baseSR4/Full
40000baseLR4/Full
56000baseKR4/Full
56000baseCR4/Full
56000baseSR4/Full
56000baseLR4/Full
Show pause options
-A|--pause
Set pause options
-c|--show-coalesce
Show coalesce options
-C|--coalesce
Set coalesce options
-g|--show-ring
Query RX/TX ring parameters
-G|--set-ring
Set RX/TX ring parameters
-K|--features|--offload
		FEATURE on|off ...
-i|--driver
Show driver information
-d|--register-dump
Do a register dump
-e|--eeprom-dump
Do a EEPROM dump
-E|--change-eeprom
Change bytes in device EEPROM
-r|--negotiate
Restart N-WAY negotiation
-p|--identify
-t|--test
Execute adapter self test
-S|--statistics
Show adapter statistics
--phy-statistics
Show phy statistics
-T|--show-time-stamping
-X|--set-rxfh-indir|--rxfh
-f|--flash
-P|--show-permaddr
-w|--get-dump
Get dump flag, data
		[ data FILENAME ]
-W|--set-dump
Set dump flag of the device
-l|--show-channels
Query Channels
-L|--set-channels
Set Channels
--show-priv-flags
Query private flags
--set-priv-flags
Set private flags
		FLAG on|off ...
--show-eee
Show EEE settings
--set-eee
Set EEE settings
-h|--help
Show this help
--version
Show version number
8139too
r8169
de2104x
e1000
e1000e
ixgb
ixgbe
ixgbevf
e100
amd8111e
pcnet32
fec_8xx
ibm_emac
skge
sky2
vioc
smsc911x
at76c50x-usb
st_mac100
st_gmac
et131x
altera_tse
vmxnet3
rx-checksumming
tx-checksumming
tx-checksum-*
scatter-gather
tx-scatter-gather*
tcp-segmentation-offload
tx-tcp*-segmentation
udp-fragmentation-offload
tx-udp-fragmentation
generic-segmentation-offload
tx-generic-segmentation
generic-receive-offload
rx-gro
large-receive-offload
rx-lro
rxvlan
rx-vlan-offload
rx-vlan-hw-parse
txvlan
tx-vlan-offload
tx-vlan-hw-insert
ntuple
ntuple-filters
rx-ntuple-filter
rxhash
receive-hashing
rx-hashing
probe
link
ifdown
ifup
rx_err
tx_err
tx_queued
intr
tx_done
rx_status
pktdata
		[ speed %d ]
		[ duplex half|full ]
		[ port tp|aui|bnc|mii|fibre ]
		[ mdix auto|on|off ]
		[ autoneg on|off ]
		[ advertise %x ]
		[ phyad %d ]
		[ xcvr internal|external ]
		[ wol p|u|m|b|a|g|s|d... ]
		[ sopass %x:%x:%x:%x:%x:%x ]
		[ msglvl %d | msglvl type on|off ... ]
Usage:
        ethtool DEVNAME	Display standard information about device
ethtool: bad command line argument(s)
For more information run ethtool -h
Only showing first 32 private flags
Pre-set maximums:
RX:		%u
TX:		%u
Other:		%u
Combined:	%u
Current hardware settings:
RX:		%u
TX:		%u
Other:		%u
Combined:	%u
Cannot get device channel parameters
flag: %u, version: %u, length: %u
Can not allocate enough memory
Can not write all of dump data
Time stamping parameters for %s:
Cannot get device time stamping settings
Hardware Transmit Timestamp Modes:
Hardware Receive Filter Modes:
Cannot get stats strings information
Cannot restart autonegotiation
driver: %.*s
version: %.*s
firmware-version: %.*s
expansion-rom-version: %.*s
bus-info: %.*s
supports-statistics: %s
supports-test: %s
supports-eeprom-access: %s
supports-register-dump: %s
supports-priv-flags: %s
Pre-set maximums:
RX:		%u
RX Mini:	%u
RX Jumbo:	%u
God A red nugget A fat egg under a dog
TX:		%u
Current hardware settings:
RX:		%u
RX Mini:	%u
RX Jumbo:	%u
TX:		%u
Cannot get device ring settings
stats-block-usecs: %u
sample-interval: %u
pkt-rate-low: %u
pkt-rate-high: %u
rx-usecs: %u
rx-frames: %u
rx-usecs-irq: %u
rx-frames-irq: %u
tx-usecs: %u
tx-frames: %u
tx-usecs-irq: %u
tx-frames-irq: %u
rx-usecs-low: %u
rx-frame-low: %u
tx-usecs-low: %u
tx-frame-low: %u
rx-usecs-high: %u
rx-frame-high: %u
tx-usecs-high: %u
tx-frame-high: %u
Cannot get device coalesce settings
Cannot allocate memory for test info
External loopback test was %sexecuted
Autonegotiate:	%s
RX:		%s
TX:		%s
RX negotiated:	%s
TX negotiated:	%s
Cannot get device pause settings
RX flow hash indirection table for %s with %llu RX ring(s):
Cannot get RX flow hash indirection table size
Cannot allocate memory for indirection table
Cannot get RX flow hash indirection table
Cannot get RX flow hash indir size and/or key size
Cannot allocate memory for RX flow hash config
Cannot get RX flow hash configuration
Cannot get device %s settings: %m
Cannot get device generic features
Cannot get device feature names
Cannot get RX network flow hashing options
 - All matching flows discarded on RX
 use these fields for computing Hash flow key:
L4 bytes 0 & 1 [TCP/UDP src port]
L4 bytes 2 & 3 [TCP/UDP dst port]
Cannot get RX classification rule
RX classification rule retrieval failed
Cannot change RX network flow hashing options
Cannot add new rule via N-tuple
Cannot insert classification rule
Cannot delete classification rule
Only setting first 32 private flags
Cannot get device channel parameters
no channel parameters changed, aborting
current values: tx %u rx %u other %u combined %u
Cannot set device channel parameters
offset & length out of bounds
Cannot allocate memory for EEPROM data
Cannot set device feature settings
Cannot set device %s settings: %m
Cannot set device flag settings
Could not change any device features
no ring parameters changed, aborting
Cannot set device ring parameters
no coalesce parameters changed, aborting
Cannot set device coalesce parameters
no pause parameters changed, aborting
Cannot set device pause parameters
Cannot get current device settings
Driver supports one or more unknown flags
Cannot get current wake-on-lan settings
Cannot set new wake-on-lan settings
At least one weight must be non-zero
Total weight exceeds the size of the indirection table
Equal and weight options are mutually exclusive
Equal and default options are mutually exclusive
Weight and default options are mutually exclusive
Cannot set RX flow hash indirection table
Cannot get RX flow hash indir size and key size
Cannot set RX flow hash configuration:
 Hash key setting not supported
Cannot allocate memory for RSS hash key
Key is too long for device (%u > %u)
Key is too short for device (%u < %u)
Cannot set RX flow hash configuration
Cannot get wake-on-lan settings
	Current message level: 0x%08x (%d)
			       
Cannot allocate memory for register dump
Hex and raw dump cannot be specified together
Cannot get module EEPROM information
Cannot allocate memory for Module EEPROM data
		[ autoneg on|off ]
		[ rx on|off ]
		[ tx on|off ]
		[adaptive-rx on|off]
		[adaptive-tx on|off]
		[rx-usecs N]
		[rx-frames N]
		[rx-usecs-irq N]
		[rx-frames-irq N]
		[tx-usecs N]
		[tx-frames N]
		[tx-usecs-irq N]
		[tx-frames-irq N]
		[stats-block-usecs N]
		[pkt-rate-low N]
		[rx-usecs-low N]
		[rx-frames-low N]
		[tx-usecs-low N]
		[tx-frames-low N]
		[pkt-rate-high N]
		[rx-usecs-high N]
		[rx-frames-high N]
		[tx-usecs-high N]
		[tx-frames-high N]
		[sample-interval N]
		[ rx N ]
		[ rx-mini N ]
		[ rx-jumbo N ]
		[ tx N ]
-k|--show-features|--show-offload
Get state of protocol offload and other features
Set protocol offload and other features
		[ raw on|off ]
		[ file FILENAME ]
		[ raw on|off ]
		[ offset N ]
		[ length N ]
		[ magic N ]
		[ offset N ]
		[ length N ]
		[ value N ]
Show visible port identification (e.g. blinking)
               [ TIME-IN-SECONDS ]
               [ online | offline | external_lb ]
-n|-u|--show-nfc|--show-ntuple
Show Rx network flow classification options or rules
		[ rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 |
		  rule %d ]
-N|-U|--config-nfc|--config-ntuple
Configure Rx network flow classification options or rules
		rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 m|v|t|s|d|f|n|r... |
		flow-type ether|ip4|tcp4|udp4|sctp4|ah4|esp4
			[ src %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ]
			[ dst %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ]
			[ proto %d [m %x] ]
			[ src-ip %d.%d.%d.%d [m %d.%d.%d.%d] ]
			[ dst-ip %d.%d.%d.%d [m %d.%d.%d.%d] ]
			[ tos %d [m %x] ]
			[ l4proto %d [m %x] ]
			[ src-port %d [m %x] ]
			[ dst-port %d [m %x] ]
			[ spi %d [m %x] ]
			[ vlan-etype %x [m %x] ]
			[ vlan %x [m %x] ]
			[ user-def %x [m %x] ]
			[ dst-mac %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ]
			[ action %d ]
			[ loc %d]] |
		delete %d
Show time stamping capabilities
-x|--show-rxfh-indir|--show-rxfh
Show Rx flow hash indirection and/or hash key
Set Rx flow hash indirection and/or hash key
		[ equal N | weight W0 W1 ... ]
		[ hkey %x:%x:%x:%x:%x:.... ]
Flash firmware image from the specified file to a region on the device
               FILENAME [ REGION-NUMBER-TO-FLASH ]
Show permanent hardware address
               [ rx N ]
               [ tx N ]
               [ other N ]
               [ combined N ]
-m|--dump-module-eeprom|--module-info
Query/Decode Module EEPROM information and optical diagnostics if available
		[ raw on|off ]
		[ hex on|off ]
		[ offset N ]
		[ length N ]
		[ eee on|off ]
		[ advertise %x ]
		[ tx-lpi on|off ]
		[ tx-timer %d ]
none                  (HWTSTAMP_FILTER_NONE)
all                   (HWTSTAMP_FILTER_ALL)
some                  (HWTSTAMP_FILTER_SOME)
ptpv1-l4-event        (HWTSTAMP_FILTER_PTP_V1_L4_EVENT)
ptpv1-l4-sync         (HWTSTAMP_FILTER_PTP_V1_L4_SYNC)
ptpv1-l4-delay-req    (HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ)
ptpv2-l4-event        (HWTSTAMP_FILTER_PTP_V2_L4_EVENT)
ptpv2-l4-sync         (HWTSTAMP_FILTER_PTP_V2_L4_SYNC)
ptpv2-l4-delay-req    (HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ)
ptpv2-l2-event        (HWTSTAMP_FILTER_PTP_V2_L2_EVENT)
ptpv2-l2-sync         (HWTSTAMP_FILTER_PTP_V2_L2_SYNC)
ptpv2-l2-delay-req    (HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ)
ptpv2-event           (HWTSTAMP_FILTER_PTP_V2_EVENT)
ptpv2-sync            (HWTSTAMP_FILTER_PTP_V2_SYNC)
ptpv2-delay-req       (HWTSTAMP_FILTER_PTP_V2_DELAY_REQ)
off                   (HWTSTAMP_TX_OFF)
on                    (HWTSTAMP_TX_ON)
one-step-sync         (HWTSTAMP_TX_ONESTEP_SYNC)
hardware-transmit     (SOF_TIMESTAMPING_TX_HARDWARE)
software-transmit     (SOF_TIMESTAMPING_TX_SOFTWARE)
hardware-receive      (SOF_TIMESTAMPING_RX_HARDWARE)
software-receive      (SOF_TIMESTAMPING_RX_SOFTWARE)
software-system-clock (SOF_TIMESTAMPING_SOFTWARE)
hardware-legacy-clock (SOF_TIMESTAMPING_SYS_HARDWARE)
hardware-raw-clock    (SOF_TIMESTAMPING_RAW_HARDWARE)
	Src IP addr: %s mask: %s
	Dest IP addr: %s mask: %s
	TOS: 0x%x mask: 0x%x
	Src port: %d mask: 0x%x
	Dest port: %d mask: 0x%x
	Rule Type: IPSEC AH over IPv4
	Rule Type: IPSEC ESP over IPv4
	Protocol: %d mask: 0x%x
	L4 bytes: 0x%x mask: 0x%x
	Flow Type: Raw Ethernet
	Src MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X
	Dest MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X
	Ethertype: 0x%X mask: 0x%X
	VLAN EtherType: 0x%x mask: 0x%x
	VLAN: 0x%x mask: 0x%x
	User-defined: 0x%llx mask: 0x%llx
	Dest MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X
	Action: Direct to queue %llu
rxclass: Cannot get RX class rule
rxclass: Cannot get RX class rule count
rxclass: Cannot allocate memory for RX class rule locations
rxclass: Cannot get RX class rules
rmgr: Cannot allocate memory for RX class rule locations
rmgr: Cannot get RX class rules
rmgr: Invalid RX class rules table size
rmgr: Cannot allocate memory for RX class rules
rmgr: Cannot find appropriate slot to insert rule
rmgr: Cannot insert RX class rule
rmgr: Cannot delete RX class rule
Add rule, unrecognized option[%s]
Filter: %d
	Rule Type: TCP over IPv4
	Rule Type: UDP over IPv4
	Rule Type: SCTP over IPv4
	SPI: %d mask: 0x%x
	Rule Type: Raw IPv4
	Unknown Flow type: %d
	Action: Drop
IPv6 flows not implemented
rxclass: Unknown flow type
Total %d rules
rmgr: Location out of range
Added rule with ID %d
%s-mask
Add rule, invalid syntax
Invalid %s value[%s]
Invalid %s mask[%s]
action
vlan-etype
user-def
src-ip
dst-ip
l4proto
l4data
src-port
dst-port
dst-mac
Stopped
Enabled
Disabled
10Mbits/ Sec
100Mbits/Sec
Descriptor Registers
Command Registers
Interrupt Registers
Link status Register
Valid
Invalid
0x00100: Transmit descriptor base address register %08X
0x00140: Transmit descriptor length register 0x%08X
0x00120: Receive descriptor base address register %08X
0x00150: Receive descriptor length register 0x%08X
0x00048: Command 0 register  0x%08X
	Interrupts:				%s
	Device:					%s
0x00050: Command 2 register  0x%08X
	Promiscuous mode:			%s
	Retransmit on underflow:		%s
0x00054: Command 3 register  0x%08X
	Jumbo frame:				%s
	Admit only VLAN frame:	 		%s
	Delete VLAN tag:			%s
0x00064: Command 7 register  0x%08X
0x00038: Interrupt register  0x%08X
	Any interrupt is set: 			%s
	Link change interrupt:	  		%s
	Register 0 auto-poll interrupt:		%s
	Transmit interrupt:			%s
	Software timer interrupt:		%s
	Receive interrupt:			%s
0x00040: Interrupt enable register  0x%08X
	Link change interrupt:	  		%s
	Register 0 auto-poll interrupt:		%s
	Transmit interrupt:			%s
	Software timer interrupt:		%s
	Receive interrupt:			%s
Logical Address Filter Register
0x00168: Logical address filter register  0x%08X%08X
0x00030: Link status register  0x%08X
	Link status:	  		%s
	Auto negotiation complete	%s
	Duplex				%s
	Speed				%s
0x00030: Link status register  0x%08X
	Link status:	  		%s
0x40: CSR8 (Missed Frames Counter)       0x%08x
      Start/Stop Backoff Counter
      Flaky oscillator disable
      Transmit buffer unavailable
      Transmit jabber timeout
      Receive buffer unavailable
      Receive watchdog timeout
      Abnormal interrupt summary
      Normal interrupt summary
      Network connection error
      AUI_TP pin autoconfiguration
      SIA PLL external input enable
      Encoder input multiplexer
      Serial interface input multiplexer
      Collision squelch enable
      Collision detect enable
      Receive watchdog disable
      Receive watchdog release
      Special capture effect enabled
      Early receive interrupt
      Selected port receive activity
      Non-selected port receive activity
      Link partner negotiable
      SIA register reset asserted
      CSR autoconfiguration enabled
      10base-T/AUI autosensing
0x00: CSR0 (Bus Mode)                    0x%08x
      %s
      %s address space
      Cache alignment: %s
      Programmable burst length unlimited
      Programmable burst length %d longwords
      %s endian data buffers
      Descriptor skip length %d longwords
      %s bus arbitration scheme
      Software reset asserted
0x18: CSR3 (Rx Ring Base Address)        0x%08x
0x20: CSR4 (Tx Ring Base Address)        0x%08x
0x28: CSR5 (Status)                      0x%08x
%s      Transmit process %s
      Receive process %s
      Link %s
      Normal interrupts: %s%s%s
      Abnormal intr: %s%s%s%s%s%s%s%s
0x30: CSR6 (Operating Mode)              0x%08x
%s%s      Transmit threshold %d bytes
      Transmit DMA %sabled
%s      Operating mode: %s
      %s duplex
%s%s%s%s%s%s%s      Receive DMA %sabled
      %s filtering mode
0x38: CSR7 (Interrupt Mask)              0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s
0x48: CSR9 (Ethernet Address ROM)        0x%08x
0x58: CSR11 (Full Duplex Autoconfig)     0x%08x
0x60: CSR12 (SIA Status)                 0x%08x
%s%s%s%s%s%s%s      AUI_TP pin: %s
0x68: CSR13 (SIA Connectivity)           0x%08x
%s%s%s%s      External port output multiplexer select: %u%u%u%u
%s%s%s%s      %s interface selected
%s%s%s
0x70: CSR14 (SIA Transmit and Receive)   0x%08x
%s%s%s%s%s%s%s      %s
%s%s%s%s
0x78: CSR15 (SIA General)                0x%08x
%s%s%s%s%s%s%s%s%s%s
0x00: CSR0 (Bus Mode)                    0x%08x
      %s endian descriptors
      %s
      %s address space
      Cache alignment: %s
      Normal interrupts: %s%s%s%s%s
      Abnormal intr: %s%s%s%s%s%s%s
0x38: CSR7 (Interrupt Mask)              0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s
0x48: CSR9 (Boot and Ethernet ROMs)      0x%08x
      Select bits: %s%s%s%s%s%s
      Data: %d%d%d%d%d%d%d%d
0x50: CSR10 (Boot ROM Address)           0x%08x
0x58: CSR11 (General Purpose Timer)      0x%08x
%s      Timer value: %u cycles
0x60: CSR12 (SIA Status)                 0x%08x
      Link partner code word 0x%04x
%s      NWay state: %s
%s%s%s%s%s%s%s%s%s%s%s
0x68: CSR13 (SIA Connectivity)           0x%08x
      SIA Diagnostic Mode 0x%04x
      %s
%s%s
0x70: CSR14 (SIA Transmit and Receive)   0x%08x
%s%s%s%s%s%s%s%s%s%s      %s
%s%s%s%s
0x78: CSR15 (SIA General)                0x%08x
%s%s%s%s%s%s%s%s%s%s%s%s      %s port selected
%s%s%s
      Bus error: (unknown code, reserved)
16-longword boundary alignment
32-longword boundary alignment
Transmit automatic polling every 200 seconds
Transmit automatic polling every 800 seconds
Transmit automatic polling every 1.6 milliseconds
      Counter overflow
      No missed frames
      %u missed frames
Diagnostic
Standard
Round-robin
RX-has-priority
Little
fail
RxOK
TxNoBufs 
TxOK 
FD_Short 
AUI_TP 
RxTimeout 
RxStopped 
RxNoBufs 
TxUnder 
TxJabber 
TxStop 
Hash
Perfect
      Hash-only Filtering
      Pass Bad Frames
      Inverse Filtering
      Promisc Mode
      Pass All Multicast
      Forcing collisions
      Back pressure enabled
      Capture effect enabled
      Transmit interrupt
      Transmit stopped
      Transmit underflow
      Receive interrupt
      Receive stopped
      AUI_TP pin
      Full duplex
      Link fail
      System error
      Autopolarity state
      PLL self-test done
      PLL self-test pass
      PLL sampler low
      PLL sampler high
      SIA reset
      CSR autoconfiguration
10base-T
      APLL start
      Input enable
      Enable pins 1, 3
      Enable pins 2, 4
      Enable pins 5, 6, 7
      Encoder enable
      Loopback enable
      Driver enable
      Link pulse send enable
      Receive squelch enable
      Heartbeat enable
      Link test enable
      Autopolarity enable
      Set polarity plus
      Jabber disable
      Host unjab
      Jabber clock
      Test clock
      Force unsquelch
      Force link fail
      PLL self-test start
      Force receiver low
EarlyRx 
TimerExp 
ANC 
      Link pass
      Timer expired
ExtReg 
SROM 
BootROM 
Read 
Mode 
      Continuous mode
      Unstable NLP detected
      Transmit remote fault
AUI/BNC port
10base-T port
      Must Be One
      Autonegotiation enable
      GP LED1 enable
      GP LED1 on
      LED stretch disable
      GP LED2 enable
      GP LED2 on
21040 Registers
21041 Registers
Compensation Disabled Mode
High Power Mode
Normal Compensation Mode
Autonegotiation disable
Transmit disable
Ability detect
Acknowledge detect
Complete acknowledge
FLP link good, nway complete
Link check
unknown (reserved)
stopped
running: fetch desc
running: chk pkt end
running: wait for pkt
suspended
running: close
running: flush
running: queue
running: wait xmit end
running: read buf
running: setup packet
running: close desc
normal
internal loopback
external loopback
unknown (not used)
      Bus error: parity
      Bus error: master abort
      Bus error: target abort
not used
8-longword boundary alignment
No transmit automatic polling
MDI-X
Unknown
SCB Status Word (Lower Word)             0x%04X
      RU Status:               Idle
      RU Status:               Suspended
      RU Status:               No Resources
      RU Status:               Ready
      RU Status:               Suspended with no more RBDs
      RU Status:               No Resources due to no more RBDs
      RU Status:               Ready with no RBDs present
      RU Status:               Unknown State
      CU Status:               Idle
      CU Status:               Suspended
      CU Status:              Active
      CU Status:               Unknown State
      ---- Interrupts Pending ----
      Flow Control Pause:                %s
      Early Receive:                     %s
      Software Generated Interrupt:      %s
      MDI Done:                          %s
      RU Not In Ready State:             %s
      CU Not in Active State:            %s
      RU Received Frame:                 %s
      CU Completed Command:              %s
SCB Command Word (Upper Word)            0x%04X
      RU Command:              No Command
      RU Command:              RU Start
      RU Command:              RU Resume
      RU Command:              RU Abort
      RU Command:              Load RU Base
      RU Command:              Unknown
      CU Command:              No Command
      CU Command:              CU Start
      CU Command:              CU Resume
      CU Command:              Load Dump Counters Address
      CU Command:              Dump Counters
      CU Command:              Load CU Base
      CU Command:              Dump & Reset Counters
      CU Command:              Unknown
      Software Generated Interrupt:      %s
      ---- Interrupts Masked ----
      ALL Interrupts:                    %s
      Flow Control Pause:                %s
      Early Receive:                     %s
      RU Not In Ready State:             %s
      CU Not in Active State:            %s
      RU Received Frame:                 %s
      CU Completed Command:              %s
MDI/MDI-X Status:                        
enabled
disabled
reset
little
100Mb/s
10Mb/s
1000Mb/s
no link config
64-bit
32-bit
PCI-X
don't pass
ignored
filtered
accept
ignore
reserved
16384
2048
1024
8192
4096
unknown
IGP2
Down
50-80
0-50
80-110
110-140
140+
reverse
forced
5-bit
force MDIX
force MDI
1000 auto, 10/100 MDI
66MHz
100MHz
133MHz
PCI Express
0x00000: CTRL (Device control register)  0x%08X
      Endian mode (buffers):             %s
      Link reset:                        %s
      Set link up:                       %s
      Invert Loss-Of-Signal:             %s
      Receive flow control:              %s
      Transmit flow control:             %s
      VLAN mode:                         %s
      Auto speed detect:                 %s
      Speed select:                      %s
      Force speed:                       %s
      Force duplex:                      %s
0x00008: STATUS (Device status register) 0x%08X
      Duplex:                            %s
      Link up:                           %s
      TBI mode:                          %s
      Link speed:                        %s
      Bus type:                          %s
      Port number:                       %s
      TBI mode:                          %s
      Link speed:                        %s
      Bus type:                          %s
      Bus speed:                         %s
      Bus width:                         %s
0x00100: RCTL (Receive control register) 0x%08X
      Receiver:                          %s
      Store bad packets:                 %s
      Unicast promiscuous:               %s
      Multicast promiscuous:             %s
      Long packet:                       %s
      Descriptor minimum threshold size: %s
      Broadcast accept mode:             %s
      VLAN filter:                       %s
      Canonical form indicator:          %s
      Discard pause frames:              %s
      Pass MAC control frames:           %s
      Receive buffer size:               %s
0x02808: RDLEN (Receive desc length)     0x%08X
0x02810: RDH   (Receive desc head)       0x%08X
0x02818: RDT   (Receive desc tail)       0x%08X
0x02820: RDTR  (Receive delay timer)     0x%08X
0x00400: TCTL (Transmit ctrl register)   0x%08X
      Transmitter:                       %s
      Pad short packets:                 %s
      Software XOFF Transmission:        %s
      Re-transmit on late collision:     %s
0x03808: TDLEN (Transmit desc length)    0x%08X
0x03810: TDH   (Transmit desc head)      0x%08X
0x03818: TDT   (Transmit desc tail)      0x%08X
0x03820: TIDV  (Transmit delay timer)    0x%08X
PHY type:                                %s
M88 PHY STATUS REGISTER:                 0x%08X
      Jabber:                            %s
      Polarity:                          %s
      Downshifted:                       %s
      MDI/MDIX:                          %s
      Cable Length Estimate:             %s meters
      Link State:                        %s
      Speed & Duplex Resolved:           %s
      Page Received:                     %s
      Duplex:                            %s
      Speed:                             %s mbps
M88 PHY CONTROL REGISTER:                0x%08X
      Jabber function:                   %s
      Auto-polarity:                     %s
      SQE Test:                          %s
      CLK125:                            %s
      Auto-MDIX:                         %s
      Extended 10Base-T Distance:        %s
      100Base-TX Interface:              %s
      Scrambler:                         %s
      Force Link Good:                   %s
      Assert CRS on Transmit:            %s
PHY Registers
JAGCore Global Registers
TXDMA Registers
RXDMA Registers
0x0, Basic Control Reg          = 0x%04X
0x1, Basic Status Reg           = 0x%04X
0x2, PHY identifier 1           = 0x%04X
0x3, PHY identifier 2           = 0x%04X
0x4, Auto Neg Advertisement     = 0x%04X
0x5, Auto Neg L Partner Ability = 0x%04X
0x6, Auto Neg Expansion         = 0x%04X
0x7, Reserved                   = 0x%04X
0x8, Reserved                   = 0x%04X
0x9, 1000T Control              = 0x%04X
0xA, 1000T Status               = 0x%04X
0xB, Reserved                   = 0x%04X
0xC, Reserved                   = 0x%04X
0xD, MMD Access Control         = 0x%04X
0xE, MMD access Data            = 0x%04X
0xF, Extended Status            = 0x%04X
0x10, Phy Index                 = 0x%04X
0x11, Phy Data                  = 0x%04X
0x12, MPhy Control              = 0x%04X
0x13, Phy Loopback Control1     = 0x%04X
0x14, Phy Loopback Control2     = 0x%04X
0x15, Register Management       = 0x%04X
0x16, Phy Config                = 0x%04X
0x17, Phy Phy Control           = 0x%04X
0x18, Phy Interrupt Mask        = 0x%04X
0x19, Phy Interrupt Status      = 0x%04X
0x1A, Phy Phy Status            = 0x%04X
0x1B, Phy LED1                  = 0x%04X
0x1C, Phy LED2                  = 0x%04X
0x0, TXQ Start Address          = 0x%04X
0x1, TXQ End Address            = 0x%04X
0x2, RXQ Start Address          = 0x%04X
0x3, RXQ End Address            = 0x%04X
0x4, Power Management Status    = 0x%04X
0x5, Interrupt Status           = 0x%04X
0x6, Interrupt Mask             = 0x%04X
0x7, Int Alias Clear Mask       = 0x%04X
0x8, Int Status Alias           = 0x%04X
0x9, Software Reset             = 0x%04X
0xA, SLV Timer                  = 0x%04X
0xB, MSI Config                 = 0x%04X
0xC, Loopback                   = 0x%04X
0xD, Watchdog Timer             = 0x%04X
0x0, Control Status             = 0x%04X
0x1, Packet Ring Base Addr (Hi) = 0x%04X
0x2, Packet Ring Base Addr (Lo) = 0x%04X
0x3, Packet Ring Num Descrs     = 0x%04X
0x4, TX Queue Write Address     = 0x%04X
0x5, TX Queue Write Address Ext = 0x%04X
0x6, TX Queue Read Address      = 0x%04X
0x7, Status Writeback Addr (Hi) = 0x%04X
0x8, Status Writeback Addr (Lo) = 0x%04X
0x9, Service Request            = 0x%04X
0xA, Service Complete           = 0x%04X
0xB, Cache Read Index           = 0x%04X
0xC, Cache Write Index          = 0x%04X
Tacocat
0xD, TXDMA Error                = 0x%04X
0xE, Descriptor Abort Count     = 0x%04X
0xF, Payload Abort Count        = 0x%04X
0x10, Writeback Abort Count     = 0x%04X
0x11, Descriptor Timeout Count  = 0x%04X
0x12, Payload Timeout Count     = 0x%04X
0x13, Writeback Timeout Count   = 0x%04X
0x14, Descriptor Error Count    = 0x%04X
0x15, Payload Error Count       = 0x%04X
0x16, Writeback Error Count     = 0x%04X
0x17, Dropped TLP Count         = 0x%04X
0x18, New service Complete      = 0x%04X
0x1A, Ethernet Packet Count     = 0x%04X
0x1, Writeback Addr (Hi)        = 0x%04X
0x2, Writeback Addr (Lo)        = 0x%04X
0x3, Num Packets Done           = 0x%04X
0x4, Max Packet Time            = 0x%04X
0x5, RX Queue Read Addr         = 0x%04X
0x6, RX Queue Read Address Ext  = 0x%04X
0x7, RX Queue Write Addr        = 0x%04X
0x8, Packet Ring Base Addr (Hi) = 0x%04X
0x9, Packet Ring Base Addr (Lo) = 0x%04X
0xA, Packet Ring Num Descrs     = 0x%04X
0xE, Packet Ring Avail Offset   = 0x%04X
0xF, Packet Ring Full Offset    = 0x%04X
0x10, Packet Ring Access Index  = 0x%04X
0x11, Packet Ring Min Descrip   = 0x%04X
0x12, FBR0 Address (Lo)         = 0x%04X
0x13, FBR0 Address (Hi)         = 0x%04X
0x14, FBR0 Num Descriptors      = 0x%04X
0x15, FBR0 Available Offset     = 0x%04X
0x16, FBR0 Full Offset          = 0x%04X
0x17, FBR0 Read Index           = 0x%04X
0x18, FBR0 Minimum Descriptors  = 0x%04X
0x19, FBR1 Address (Lo)         = 0x%04X
0x1A, FBR1 Address (Hi)         = 0x%04X
0x1B, FBR1 Num Descriptors      = 0x%04X
0x1C, FBR1 Available Offset     = 0x%04X
0x1D, FBR1 Full Offset          = 0x%04X
0x1E, FBR1 Read Index           = 0x%04X
0x1F, FBR1 Minimum Descriptors  = 0x%04X
paused
undefined
SERDES
0x00000: CTRL (Device control register)               0x%08X
       Invert Loss-Of-Signal:                         %s
       Receive flow control:                          %s
       Transmit flow control:                         %s
       VLAN mode:                                     %s
       Set link up:                                   %s
       D3COLD WakeUp capability advertisement:        %s
       Auto speed detect:                             %s
       Speed select:                                  %s
       Force speed:                                   %s
       Force duplex:                                  %s
0x00008: STATUS (Device status register)              0x%08X
       Duplex:                                        %s
       Link up:                                       %s
       Transmission:                                  %s
       DMA clock gating:                              %s
       TBI mode:                                      %s
       Link speed:                                    %s
       Bus type:                                      %s
0x00100: RCTL (Receive control register)              0x%08X
       Receiver:                                      %s
       Store bad packets:                             %s
       Unicast promiscuous:                           %s
       Multicast promiscuous:                         %s
       Long packet:                                   %s
       Descriptor minimum threshold size:             %s
       Broadcast accept mode:                         %s
       VLAN filter:                                   %s
       Cononical form indicator:                      %s
       Discard pause frames:                          %s
       Pass MAC control frames:                       %s
       Loopback mode:                                 %s
       Receive buffer size:                           %s
0x02808: RDLEN  (Receive desc length)                 0x%08X
0x02810: RDH    (Receive desc head)                   0x%08X
0x02818: RDT    (Receive desc tail)                   0x%08X
0x00400: TCTL (Transmit ctrl register)                0x%08X
       Transmitter:                                   %s
       Pad short packets:                             %s
       Software XOFF Transmission:                    %s
       Re-transmit on late collision:                 %s
0x03808: TDLEN       (Transmit desc length)           0x%08X
0x03810: TDH         (Transmit desc head)             0x%08X
0x03818: TDT         (Transmit desc tail)             0x%08X
0x00018: CTRL_EXT    (Extended device control)        0x%08X
0x00018: MDIC        (MDI control)                    0x%08X
0x00024: SCTL        (SERDES ANA)                     0x%08X
0x00034: CONNSW      (Copper/Fiber switch control)    0x%08X
0x00038: VET         (VLAN Ether type)                0x%08X
0x00E00: LEDCTL      (LED control)                    0x%08X
0x01000: PBA         (Packet buffer allocation)       0x%08X
0x01008: PBS         (Packet buffer size)             0x%08X
0x01048: FRTIMER     (Free running timer)             0x%08X
0x0104C: TCPTIMER    (TCP timer)                      0x%08X
0x00010: EEC         (EEPROM/FLASH control)           0x%08X
0x01580: EICR        (Extended interrupt cause)       0x%08X
0x01520: EICS        (Extended interrupt cause set)   0x%08X
0x01524: EIMS        (Extended interrup set/read)     0x%08X
0x01528: EIMC        (Extended interrupt mask clear)  0x%08X
0x0152C: EIAC        (Extended interrupt auto clear)  0x%08X
0x01530: EIAM        (Extended interrupt auto mask)   0x%08X
0x01500: ICR         (Interrupt cause read)           0x%08X
0x01504: ICS         (Interrupt cause set)            0x%08X
0x01508: IMS         (Interrupt mask set/read)        0x%08X
0x0150C: IMC         (Interrupt mask clear)           0x%08X
0x04100: IAC         (Interrupt assertion count)      0x%08X
0x01510: IAM         (Interr acknowledge auto-mask)   0x%08X
0x05AC0: IMIRVP      (Immed interr rx VLAN priority)  0x%08X
0x00028: FCAL        (Flow control address low)       0x%08X
0x0002C: FCAH        (Flow control address high)      0x%08X
0x00170: FCTTV       (Flow control tx timer value)    0x%08X
0x02160: FCRTL       (Flow control rx threshold low)  0x%08X
0x02168: FCRTH       (Flow control rx threshold high) 0x%08X
0x02460: FCRTV       (Flow control refresh threshold) 0x%08X
0x05000: RXCSUM      (Receive checksum control)       0x%08X
0x05004: RLPML       (Receive long packet max length) 0x%08X
0x05008: RFCTL       (Receive filter control)         0x%08X
0x05818: MRQC        (Multiple rx queues command)     0x%08X
0x0581C: VMD_CTL     (VMDq control)                   0x%08X
0x00404: TCTL_EXT    (Transmit control extended)      0x%08X
0x00410: TIPG        (Transmit IPG)                   0x%08X
0x03590: DTXCTL      (DMA tx control)                 0x%08X
0x05800: WUC         (Wake up control)                0x%08X
0x05808: WUFC        (Wake up filter control)         0x%08X
0x05810: WUS         (Wake up status)                 0x%08X
0x05838: IPAV        (IP address valid)               0x%08X
0x05900: WUPL        (Wake up packet length)          0x%08X
0x04200: PCS_CFG     (PCS configuration 0)            0x%08X
0x04208: PCS_LCTL    (PCS link control)               0x%08X
0x0420C: PCS_LSTS    (PCS link status)                0x%08X
0x04218: PCS_ANADV   (AN advertisement)               0x%08X
0x0421C: PCS_LPAB    (Link partner ability)           0x%08X
0x04220: PCS_NPTX    (Next Page transmit)             0x%08X
0x04224: PCS_LPABNP  (Link partner ability Next Page) 0x%08X
0x04000: CRCERRS     (CRC error count)                0x%08X
0x04004: ALGNERRC    (Alignment error count)          0x%08X
0x04008: SYMERRS     (Symbol error count)             0x%08X
0x0400C: RXERRC      (RX error count)                 0x%08X
0x04010: MPC         (Missed packets count)           0x%08X
0x04014: SCC         (Single collision count)         0x%08X
0x04018: ECOL        (Excessive collisions count)     0x%08X
0x0401C: MCC         (Multiple collision count)       0x%08X
0x04020: LATECOL     (Late collisions count)          0x%08X
0x04028: COLC        (Collision count)                0x%08X
0x04030: DC          (Defer count)                    0x%08X
0x04034: TNCRS       (Transmit with no CRS)           0x%08X
0x04038: SEC         (Sequence error count)           0x%08X
0x0403C: HTDPMC      (Host tx discrd pkts MAC count)  0x%08X
0x04040: RLEC        (Receive length error count)     0x%08X
0x04048: XONRXC      (XON received count)             0x%08X
0x0404C: XONTXC      (XON transmitted count)          0x%08X
0x04050: XOFFRXC     (XOFF received count)            0x%08X
0x04054: XOFFTXC     (XOFF transmitted count)         0x%08X
0x04058: FCRUC       (FC received unsupported count)  0x%08X
0x0405C: PRC64       (Packets rx (64 B) count)        0x%08X
0x04060: PRC127      (Packets rx (65-127 B) count)    0x%08X
0x04064: PRC255      (Packets rx (128-255 B) count)   0x%08X
0x04068: PRC511      (Packets rx (256-511 B) count)   0x%08X
0x0406C: PRC1023     (Packets rx (512-1023 B) count)  0x%08X
0x04070: PRC1522     (Packets rx (1024-max B) count)  0x%08X
0x04074: GPRC        (Good packets received count)    0x%08X
0x04078: BPRC        (Broadcast packets rx count)     0x%08X
0x0407C: MPRC        (Multicast packets rx count)     0x%08X
0x04080: GPTC        (Good packets tx count)          0x%08X
0x04088: GORCL       (Good octets rx count lower)     0x%08X
0x0408C: GORCH       (Good octets rx count upper)     0x%08X
0x04090: GOTCL       (Good octets tx count lower)     0x%08X
0x04094: GOTCH       (Good octets tx count upper)     0x%08X
0x040A0: RNBC        (Receive no buffers count)       0x%08X
0x040A4: RUC         (Receive undersize count)        0x%08X
0x040A8: RFC         (Receive fragment count)         0x%08X
0x040AC: ROC         (Receive oversize count)         0x%08X
0x040B0: RJC         (Receive jabber count)           0x%08X
0x040B4: MGPRC       (Management packets rx count)    0x%08X
0x040B8: MGPDC       (Management pkts dropped count)  0x%08X
0x040BC: MGPTC       (Management packets tx count)    0x%08X
0x040C0: TORL        (Total octets received lower)    0x%08X
0x040C4: TORH        (Total octets received upper)    0x%08X
0x040C8: TOTL        (Total octets transmitted lower) 0x%08X
0x040CC: TOTH        (Total octets transmitted upper) 0x%08X
0x040D0: TPR         (Total packets received)         0x%08X
0x040D4: TPT         (Total packets transmitted)      0x%08X
0x040D8: PTC64       (Packets tx (64 B) count)        0x%08X
0x040DC: PTC127      (Packets tx (65-127 B) count)    0x%08X
0x040E0: PTC255      (Packets tx (128-255 B) count)   0x%08X
0x040E4: PTC511      (Packets tx (256-511 B) count)   0x%08X
0x040E8: PTC1023     (Packets tx (512-1023 B) count)  0x%08X
0x040EC: PTC1522     (Packets tx (> 1024 B) count)    0x%08X
0x040F0: MPTC        (Multicast packets tx count)     0x%08X
0x040F4: BPTC        (Broadcast packets tx count)     0x%08X
0x040F8: TSCTC       (TCP segment context tx count)   0x%08X
0x04104: RPTHC       (Rx packets to host count)       0x%08X
0x04118: HGPTC       (Host good packets tx count)     0x%08X
0x04128: HGORCL      (Host good octets rx cnt lower)  0x%08X
0x0412C: HGORCH      (Host good octets rx cnt upper)  0x%08X
0x04130: HGOTCL      (Host good octets tx cnt lower)  0x%08X
0x04134: HGOTCH      (Host good octets tx cnt upper)  0x%08X
0x04138: LENNERS     (Length error count)             0x%08X
0x04228: SCVPC       (SerDes/SGMII code viol pkt cnt) 0x%08X
0x0A018: HRMPC       (Header redir missed pkt count)  0x%08X
0x0%02X: SRRCTL%d     (Split and replic rx ctl%d)       0x%08X
0x0%02X: PSRTYPE%d    (Packet split receive type%d)     0x%08X
0x0%02X: RDBAL%d      (Rx desc base addr low%d)         0x%08X
0x0%02X: RDBAH%d      (Rx desc base addr high%d)        0x%08X
0x0%02X: RDLEN%d      (Rx descriptor length%d)          0x%08X
0x0%02X: RDH%d        (Rx descriptor head%d)            0x%08X
0x0%02X: RDT%d        (Rx descriptor tail%d)            0x%08X
0x0%02X: RXDCTL%d     (Rx descriptor control%d)         0x%08X
0x0%02X: EITR%d       (Interrupt throttle%d)            0x%08X
0x0%02X: IMIR%d       (Immediate interrupt Rx%d)        0x%08X
0x0%02X: IMIREXT%d    (Immediate interr Rx extended%d)  0x%08X
0x0%02X: RAL%02d       (Receive address low%02d)          0x%08X
0x0%02X: RAH%02d       (Receive address high%02d)         0x%08X
0x0%02X: TDBAL%d      (Tx desc base address low%d)      0x%08X
0x0%02X: TDBAH%d      (Tx desc base address high%d)     0x%08X
0x0%02X: TDLEN%d      (Tx descriptor length%d)          0x%08X
0x0%02X: TDH%d        (Transmit descriptor head%d)      0x%08X
0x0%02X: TDT%d        (Transmit descriptor tail%d)      0x%08X
0x0%02X: TXDCTL%d     (Transmit descriptor control%d)   0x%08X
0x0%02X: TDWBAL%d     (Tx desc complete wb addr low%d)  0x%08X
0x0%02X: TDWBAH%d     (Tx desc complete wb addr hi%d)   0x%08X
0x0%02X: DCA_TXCTRL%d (Tx DCA control%d)                0x%08X
0x0%02X: IP4AT%d      (IPv4 address table%d)            0x%08X
0x0%02X: IP6AT%d      (IPv6 address table%d)            0x%08X
0x0%02X: WUPM%02d      (Wake up packet memory%02d)        0x%08X
0x0%02X: FFMT%03d     (Flexible filter mask table%03d)  0x%08X
0x0%02X: FFVT%03d     (Flexible filter value table%03d) 0x%08X
0x0%02X: FFLT%d       (Flexible filter length table%d)  0x%08X
0x03410: TDFH        (Tx data FIFO head)              0x%08X
0x03418: TDFT        (Tx data FIFO tail)              0x%08X
0x03420: TDFHS       (Tx data FIFO head saved)        0x%08X
0x03430: TDFPC       (Tx data FIFO packet count)      0x%08X
addr_low
0x%04lx: %-16s 0x%08x
addr_high
hash_table_high
hash_table_low
r_des_start
x_des_start
r_buff_size
ecntrl
ievent
imask
ivec
r_des_active
x_des_active
mii_data
mii_speed
r_bound
r_fstart
x_fstart
fun_code
r_cntrl
r_hash
x_cntrl
MAL%d Registers
CTP%d = 0x%08x 
RCBS%d = 0x%08x (%d) 
EMAC%d Registers
 IPCR = 0x%08x
ZMII%d Registers
RGMII%d Registers
FER    = %08x SSR = %08x
TAH%d Registers
CFG = 0x%08x ESR = 0x%08x IER = 0x%08x
TX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
RX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x
This driver version doesn't support information
 output for EMAC area, please update it or use older
 ethtool version
MR0   = 0x%08x MR1  = 0x%08x RMR = 0x%08x
ISR   = 0x%08x ISER = 0x%08x
TMR0  = 0x%08x TMR1 = 0x%08x
TRTR  = 0x%08x RWMR = 0x%08x
IAR   = %04x%08x
LSA   = %04x%08x
VTPID = 0x%04x VTCI = 0x%04x
IPGVR = 0x%04x STACR = 0x%08x
OCTX  = 0x%08x OCRX = 0x%08x
MAHR  = 0x%08x MALR  = 0x%08x MMAHR = 0x%08x
MMALR  = 0x%08x REVID  = 0x%08x
IAHT  = 0x%04x 0x%04x 0x%04x 0x%04x
        0x%04x 0x%04x 0x%04x 0x%04x
GAHT  = 0x%04x 0x%04x 0x%04x 0x%04x
        0x%04x 0x%04x 0x%04x 0x%04x
FER    = %08x SSR = %08x
SMIISR = %08x
REVID = %08x MR = %08x TSR = %08x
SSR0  = %08x SSR1 = %08x SSR2 = %08x
SSR3  = %08x SSR4 = %08x SSR5 = %08x
0x00000: CTRL0 (Device control register) 0x%08X
      Link reset:                        %s
      VLAN mode:                         %s
0x00010: STATUS (Device status register) 0x%08X
      Link up:                           %s
      Bus type:                          %s
      Bus speed:                         %s
      Bus width:                         %s
0x00100: RCTL (Receive control register) 0x%08X
      Receiver:                          %s
      Store bad packets:                 %s
      Unicast promiscuous:               %s
      Multicast promiscuous:             %s
      Descriptor minimum threshold size: %s
      Broadcast accept mode:             %s
      VLAN filter:                       %s
      Cononical form indicator:          %s
0x00120: RDLEN (Receive desc length)     0x%08X
0x00128: RDH   (Receive desc head)       0x%08X
0x00130: RDT   (Receive desc tail)       0x%08X
0x00138: RDTR  (Receive delay timer)     0x%08X
0x00600: TCTL (Transmit ctrl register)   0x%08X
      Transmitter:                       %s
0x00610: TDLEN (Transmit desc length)    0x%08X
0x00618: TDH   (Transmit desc head)      0x%08X
0x00620: TDT   (Transmit desc tail)      0x%08X
0x00628: TIDV  (Transmit delay timer)    0x%08X
0x042A4: LINKS (Link Status register)                 0x%08X
       Link Status:                                   %s
       Link Speed:                                    %s
0x05080: FCTRL (Filter Control register)              0x%08X
       Broadcast Accept:                              %s
       Unicast Promiscuous:                           %s
       Multicast Promiscuous:                         %s
       Store Bad Packets:                             %s
       Receive Flow Control Packets:                  %s
       Receive Priority Flow Control Packets:         %s
       Discard Pause Frames:                          %s
       Pass MAC Control Frames:                       %s
0x04294: MFLCN (TabMAC Flow Control register)         0x%08X
       Receive Flow Control Packets:                  %s
       Discard Pause Frames:                          %s
       Pass MAC Control Frames:                       %s
       Receive Priority Flow Control Packets:         %s
0x03D00: RMCS (Receive Music Control register)        0x%08X
       Transmit Flow Control:                         %s
       Priority Flow Control:                         %s
0x03D00: FCCFG (Flow Control Configuration)           0x%08X
       Transmit Flow Control:                         %s
       Priority Flow Control:                         %s
0x04250: HLREG0 (Highlander Control 0 register)       0x%08X
       Transmit CRC:                                  %s
       Receive CRC Strip:                             %s
       Jumbo Frames:                                  %s
       Pad Short Frames:                              %s
       Loopback:                                      %s
0x00000: CTRL        (Device Control)                 0x%08X
0x00008: STATUS      (Device Status)                  0x%08X
0x00018: CTRL_EXT    (Extended Device Control)        0x%08X
0x00020: ESDP        (Extended SDP Control)           0x%08X
0x00028: EODSDP      (Extended OD SDP Control)        0x%08X
0x00200: LEDCTL      (LED Control)                    0x%08X
0x00048: FRTIMER     (Free Running Timer)             0x%08X
0x0004C: TCPTIMER    (TCP Timer)                      0x%08X
0x10010: EEC         (EEPROM/Flash Control)           0x%08X
0x10014: EERD        (EEPROM Read)                    0x%08X
0x1001C: FLA         (Flash Access)                   0x%08X
0x10110: EEMNGCTL    (Manageability EEPROM Control)   0x%08X
0x10114: EEMNGDATA   (Manageability EEPROM R/W Data)  0x%08X
0x10110: FLMNGCTL    (Manageability Flash Control)    0x%08X
0x1011C: FLMNGDATA   (Manageability Flash Read Data)  0x%08X
0x10120: FLMNGCNT    (Manageability Flash Read Count) 0x%08X
0x1013C: FLOP        (Flash Opcode)                   0x%08X
0x10200: GRC         (General Receive Control)        0x%08X
0x00800: EICR        (Extended Interrupt Cause)       0x%08X
0x00808: EICS        (Extended Interrupt Cause Set)   0x%08X
0x00880: EIMS        (Extended Interr. Mask Set/Read) 0x%08X
0x00888: EIMC        (Extended Interrupt Mask Clear)  0x%08X
0x00810: EIAC        (Extended Interrupt Auto Clear)  0x%08X
0x00890: EIAM        (Extended Interr. Auto Mask EN)  0x%08X
0x00820: EITR0       (Extended Interrupt Throttle 0)  0x%08X
0x00900: IVAR0       (Interrupt Vector Allocation 0)  0x%08X
0x00000: MSIXT       (MSI-X Table)                    0x%08X
0x02000: MSIXPBA     (MSI-X Pending Bit Array)        0x%08X
0x11068: PBACL       (MSI-X PBA Clear)                0x%08X
0x00898: GPIE        (General Purpose Interrupt EN)   0x%08X
0x03008: PFCTOP      (Priority Flow Ctrl Type Opcode) 0x%08X
0x%05X: FCCTV%d      (Flow Ctrl Tx Timer Value %d)     0x%08X
0x%05X: FCRTL%d      (Flow Ctrl Rx Threshold low %d)   0x%08X
0x%05X: FCRTH%d      (Flow Ctrl Rx Threshold High %d)  0x%08X
0x032A0: FCRTV       (Flow Control Refresh Threshold) 0x%08X
0x0CE00: TFCS        (Transmit Flow Control Status)   0x%08X
0x%05X: RDBAL%02d     (Rx Desc Base Addr Low %02d)       0x%08X
0x%05X: RDBAH%02d     (Rx Desc Base Addr High %02d)      0x%08X
0x%05X: RDLEN%02d     (Receive Descriptor Length %02d)   0x%08X
0x%05X: RDH%02d       (Receive Descriptor Head %02d)     0x%08X
0x%05X: RDT%02d       (Receive Descriptor Tail %02d)     0x%08X
0x%05X: RXDCTL%02d    (Receive Descriptor Control %02d)  0x%08X
0x%05X: SRRCTL%02d    (Split and Replic Rx Control %02d) 0x%08X
0x%05X: DCA_RXCTRL%02d (Rx DCA Control %02d)             0x%08X
0x02F00: RDRXCTL     (Receive DMA Control)            0x%08X
0x%05X: RXPBSIZE%d   (Receive Packet Buffer Size %d)   0x%08X
0x03000: RXCTRL      (Receive Control)                0x%08X
0x03D04: DROPEN      (Drop Enable Control)            0x%08X
0x05000: RXCSUM      (Receive Checksum Control)       0x%08X
0x05008: RFCTL       (Receive Filter Control)         0x%08X
0x%05X: RAL%02d       (Receive Address Low%02d)          0x%08X
0x%05X: RAH%02d       (Receive Address High %02d)        0x%08X
0x05480: PSRTYPE     (Packet Split Receive Type)      0x%08X
0x05090: MCSTCTRL    (Multicast Control)              0x%08X
0x05818: MRQC        (Multiple Rx Queues Command)     0x%08X
0x0581C: VMD_CTL     (VMDq Control)                   0x%08X
0x%05X: IMIR%d       (Immediate Interrupt Rx %d)       0x%08X
0x%05X: IMIREXT%d    (Immed. Interr. Rx Extended %d)   0x%08X
0x05AC0: IMIRVP      (Immed. Interr. Rx VLAN Prior.)  0x%08X
0x%05X: TDBAL%02d     (Tx Desc Base Addr Low %02d)       0x%08X
0x%05X: TDBAH%02d     (Tx Desc Base Addr High %02d)      0x%08X
0x%05X: TDLEN%02d     (Tx Descriptor Length %02d)        0x%08X
0x%05X: TDH%02d       (Transmit Descriptor Head %02d)    0x%08X
0x%05X: TDT%02d       (Transmit Descriptor Tail %02d)    0x%08X
0x%05X: TXDCTL%02d    (Tx Descriptor Control %02d)       0x%08X
0x%05X: TDWBAL%02d    (Tx Desc Compl. WB Addr low %02d)  0x%08X
0x%05X: TDWBAH%02d    (Tx Desc Compl. WB Addr High %02d) 0x%08X
0x07E00: DTXCTL      (DMA Tx Control)                 0x%08X
0x%05X: DCA_TXCTRL%02d (Tx DCA Control %02d)             0x%08X
0x0CB00: TIPG        (Transmit IPG Control)           0x%08X
0x%05X: TXPBSIZE%d   (Transmit Packet Buffer Size %d)  0x%08X
0x0CD10: MNGTXMAP    (Manageability Tx TC Mapping)    0x%08X
0x05800: WUC         (Wake up Control)                0x%08X
0x05808: WUFC        (Wake Up Filter Control)         0x%08X
0x05810: WUS         (Wake Up Status)                 0x%08X
0x05838: IPAV        (IP Address Valid)               0x%08X
0x05840: IP4AT       (IPv4 Address Table)             0x%08X
0x05880: IP6AT       (IPv6 Address Table)             0x%08X
0x05900: WUPL        (Wake Up Packet Length)          0x%08X
0x05A00: WUPM        (Wake Up Packet Memory)          0x%08X
0x09000: FHFT        (Flexible Host Filter Table)     0x%08X
0x07F40: DPMCS       (Desc. Plan Music Ctrl Status)   0x%08X
0x0CD00: PDPMCS      (Pkt Data Plan Music ctrl Stat)  0x%08X
0x050A0: RUPPBMR     (Rx User Prior to Pkt Buff Map)  0x%08X
0x%05X: RT2CR%d      (Receive T2 Configure %d)         0x%08X
0x%05X: RT2SR%d      (Receive T2 Status %d)            0x%08X
0x%05X: TDTQ2TCCR%d  (Tx Desc TQ2 TC Config %d)        0x%08X
0x%05X: TDTQ2TCSR%d  (Tx Desc TQ2 TC Status %d)        0x%08X
0x%05X: TDPT2TCCR%d  (Tx Data Plane T2 TC Config %d)   0x%08X
0x%05X: TDPT2TCSR%d  (Tx Data Plane T2 TC Status %d)   0x%08X
0x04900: RTTDCS      (Tx Descr Plane Ctrl&Status)     0x%08X
0x0CD00: RTTPCS      (Tx Pkt Plane Ctrl&Status)       0x%08X
0x02430: RTRPCS      (Rx Packet Plane Ctrl&Status)    0x%08X
0x%05X: RTRPT4C%d    (Rx Packet Plane T4 Config %d)    0x%08X
0x%05X: RTRPT4S%d    (Rx Packet Plane T4 Status %d)    0x%08X
0x%05X: RTTDT2C%d    (Tx Descr Plane T2 Config %d)     0x%08X
0x%05X: RTTDT2S%d    (Tx Descr Plane T2 Status %d)     0x%08X
0x%05X: RTTPT2C%d    (Tx Packet Plane T2 Config %d)    0x%08X
0x%05X: RTTPT2S%d    (Tx Packet Plane T2 Status %d)    0x%08X
0x03020: RTRUP2TC    (Rx User Prio to Traffic Classes)0x%08X
0x0C800: RTTUP2TC    (Tx User Prio to Traffic Classes)0x%08X
0x%05X: TXLLQ%d      (Strict Low Lat Tx Queues %d)     0x%08X
0x04980: RTTBCNRM    (DCB TX Rate Sched MMW)          0x%08X
0x0498C: RTTBCNRD    (DCB TX Rate-Scheduler Drift)    0x%08X
0x04980: RTTQCNRM    (DCB TX QCN Rate Sched MMW)      0x%08X
0x0498C: RTTQCNRR    (DCB TX QCN Rate Reset)          0x%08X
0x08B00: RTTQCNCR    (DCB TX QCN Control)             0x%08X
0x04A90: RTTQCNTG    (DCB TX QCN Tagging)             0x%08X
0x04000: crcerrs     (CRC Error Count)                0x%08X
0x04004: illerrc     (Illegal Byte Error Count)       0x%08X
0x04008: errbc       (Error Byte Count)               0x%08X
0x04010: mspdc       (MAC Short Packet Discard Count) 0x%08X
0x%05X: mpc%d        (Missed Packets Count %d)         0x%08X
0x04034: mlfc        (MAC Local Fault Count)          0x%08X
0x04038: mrfc        (MAC Remote Fault Count)         0x%08X
0x04040: rlec        (Receive Length Error Count)     0x%08X
0x03F60: lxontxc     (Link XON Transmitted Count)     0x%08X
0x0CF60: lxonrxc     (Link XON Received Count)        0x%08X
0x03F68: lxofftxc    (Link XOFF Transmitted Count)    0x%08X
0x0CF68: lxoffrxc    (Link XOFF Received Count)       0x%08X
0x%05X: pxontxc%d    (Priority XON Tx Count %d)        0x%08X
0x%05X: pxonrxc%d    (Priority XON Received Count %d)  0x%08X
0x%05X: pxofftxc%d   (Priority XOFF Tx Count %d)       0x%08X
0x%05X: pxoffrxc%d   (Priority XOFF Received Count %d) 0x%08X
0x0405C: prc64       (Packets Received (64B) Count)   0x%08X
0x04060: prc127      (Packets Rx (65-127B) Count)     0x%08X
0x04064: prc255      (Packets Rx (128-255B) Count)    0x%08X
0x04068: prc511      (Packets Rx (256-511B) Count)    0x%08X
0x0406C: prc1023     (Packets Rx (512-1023B) Count)   0x%08X
0x04070: prc1522     (Packets Rx (1024-Max) Count)    0x%08X
0x04074: gprc        (Good Packets Received Count)    0x%08X
0x04078: bprc        (Broadcast Packets Rx Count)     0x%08X
0x0407C: mprc        (Multicast Packets Rx Count)     0x%08X
0x04080: gptc        (Good Packets Transmitted Count) 0x%08X
0x04088: gorcl       (Good Octets Rx Count Low)       0x%08X
0x0408C: gorch       (Good Octets Rx Count High)      0x%08X
0x04090: gotcl       (Good Octets Tx Count Low)       0x%08X
0x04094: gotch       (Good Octets Tx Count High)      0x%08X
0x%05X: rnbc%d       (Receive No Buffers Count %d)     0x%08X
0x040A4: ruc         (Receive Undersize count)        0x%08X
0x040A8: rfc         (Receive Fragment Count)         0x%08X
0x040AC: roc         (Receive Oversize Count)         0x%08X
0x040B0: rjc         (Receive Jabber Count)           0x%08X
0x040B4: mngprc      (Management Packets Rx Count)    0x%08X
0x040B8: mngpdc      (Management Pkts Dropped Count)  0x%08X
0x0CF90: mngptc      (Management Packets Tx Count)    0x%08X
0x040C0: torl        (Total Octets Rx Count Low)      0x%08X
0x040C4: torh        (Total Octets Rx Count High)     0x%08X
0x040D0: tpr         (Total Packets Received)         0x%08X
0x040D4: tpt         (Total Packets Transmitted)      0x%08X
0x040D8: ptc64       (Packets Tx (64B) Count)         0x%08X
0x040DC: ptc127      (Packets Tx (65-127B) Count)     0x%08X
0x040E0: ptc255      (Packets Tx (128-255B) Count)    0x%08X
0x040E4: ptc511      (Packets Tx (256-511B) Count)    0x%08X
0x040E8: ptc1023     (Packets Tx (512-1023B) Count)   0x%08X
0x040EC: ptc1522     (Packets Tx (1024-Max) Count)    0x%08X
0x040F0: mptc        (Multicast Packets Tx Count)     0x%08X
0x040F4: bptc        (Broadcast Packets Tx Count)     0x%08X
0x04120: xec         (XSUM Error Count)               0x%08X
0x%05X: qprc%02d      (Queue Packets Rx Count %02d)      0x%08X
0x%05X: qptc%02d      (Queue Packets Tx Count %02d)      0x%08X
0x%05X: qbrc%02d      (Queue Bytes Rx Count %02d)        0x%08X
0x%05X: qbtc%02d      (Queue Bytes Tx Count %02d)        0x%08X
0x04200: PCS1GCFIG   (PCS_1G Gloabal Config 1)        0x%08X
0x04208: PCS1GLCTL   (PCS_1G Link Control)            0x%08X
0x0420C: PCS1GLSTA   (PCS_1G Link Status)             0x%08X
A Santa lives evil at NASA
0x04210: PCS1GDBG0   (PCS_1G Debug 0)                 0x%08X
0x04214: PCS1GDBG1   (PCS_1G Debug 1)                 0x%08X
0x04218: PCS1GANA    (PCS-1G Auto Neg. Adv.)          0x%08X
0x0421C: PCS1GANLP   (PCS-1G AN LP Ability)           0x%08X
0x04220: PCS1GANNP   (PCS_1G Auto Neg Next Page Tx)   0x%08X
0x04224: PCS1GANLPNP (PCS_1G Auto Neg LPs Next Page)  0x%08X
0x04244: HLREG1      (Highlander Status 1)            0x%08X
0x04248: PAP         (Pause and Pace)                 0x%08X
0x0424C: MACA        (MDI Auto-Scan Command and Addr) 0x%08X
0x04250: APAE        (Auto-Scan PHY Address Enable)   0x%08X
0x04254: ARD         (Auto-Scan Read Data)            0x%08X
0x04258: AIS         (Auto-Scan Interrupt Status)     0x%08X
0x0425C: MSCA        (MDI Single Command and Addr)    0x%08X
0x04260: MSRWD       (MDI Single Read and Write Data) 0x%08X
0x04264: MLADD       (MAC Address Low)                0x%08X
0x04268: MHADD       (MAC Addr High/Max Frame size)   0x%08X
0x0426C: TREG        (Test Register)                  0x%08X
0x04288: PCSS1       (XGXS Status 1)                  0x%08X
0x0428C: PCSS2       (XGXS Status 2)                  0x%08X
0x04290: XPCSS       (10GBASE-X PCS Status)           0x%08X
0x04298: SERDESC     (SERDES Interface Control)       0x%08X
0x0429C: MACS        (FIFO Status/CNTL Report)        0x%08X
0x042A0: AUTOC       (Auto Negotiation Control)       0x%08X
0x042A8: AUTOC2      (Auto Negotiation Control 2)     0x%08X
0x042AC: AUTOC3      (Auto Negotiation Control 3)     0x%08X
0x042B0: ANLP1       (Auto Neg Lnk Part. Ctrl Word 1) 0x%08X
0x042B0: ANLP2       (Auto Neg Lnk Part. Ctrl Word 2) 0x%08X
0x04800: ATLASCTL    (Atlas Analog Configuration)     0x%08X
0x02C20: RDSTATCTL   (Rx DMA Statistic Control)       0x%08X
0x%05X: RDSTAT%d     (Rx DMA Statistics %d)            0x%08X
0x02F08: RDHMPN      (Rx Desc Handler Mem Page num)   0x%08X
0x02F10: RIC_DW0     (Rx Desc Hand. Mem Read Data 0)  0x%08X
0x02F14: RIC_DW1     (Rx Desc Hand. Mem Read Data 1)  0x%08X
0x02F18: RIC_DW2     (Rx Desc Hand. Mem Read Data 2)  0x%08X
0x02F1C: RIC_DW3     (Rx Desc Hand. Mem Read Data 3)  0x%08X
0x02F20: RDPROBE     (Rx Probe Mode Status)           0x%08X
0x07C20: TDSTATCTL   (Tx DMA Statistic Control)       0x%08X
0x%05X: TDSTAT%d     (Tx DMA Statistics %d)            0x%08X
0x07F08: TDHMPN      (Tx Desc Handler Mem Page Num)   0x%08X
0x07F10: TIC_DW0     (Tx Desc Hand. Mem Read Data 0)  0x%08X
0x07F14: TIC_DW1     (Tx Desc Hand. Mem Read Data 1)  0x%08X
0x07F18: TIC_DW2     (Tx Desc Hand. Mem Read Data 2)  0x%08X
0x07F1C: TIC_DW3     (Tx Desc Hand. Mem Read Data 3)  0x%08X
0x07F20: TDPROBE     (Tx Probe Mode Status)           0x%08X
0x0C600: TXBUFCTRL   (TX Buffer Access Control)       0x%08X
0x0C610: TXBUFDATA0  (TX Buffer DATA 0)               0x%08X
0x0C614: TXBUFDATA1  (TX Buffer DATA 1)               0x%08X
0x0C618: TXBUFDATA2  (TX Buffer DATA 2)               0x%08X
0x0C61C: TXBUFDATA3  (TX Buffer DATA 3)               0x%08X
0x03600: RXBUFCTRL   (RX Buffer Access Control)       0x%08X
0x03610: RXBUFDATA0  (RX Buffer DATA 0)               0x%08X
0x03614: RXBUFDATA1  (RX Buffer DATA 1)               0x%08X
0x03618: RXBUFDATA2  (RX Buffer DATA 2)               0x%08X
0x0361C: RXBUFDATA3  (RX Buffer DATA 3)               0x%08X
0x%05X: PCIE_DIAG%d  (PCIe Diagnostic %d)              0x%08X
0x050A4: RFVAL       (Receive Filter Validation)      0x%08X
0x042B8: MDFTC1      (MAC DFT Control 1)              0x%08X
0x042C0: MDFTC2      (MAC DFT Control 2)              0x%08X
0x042C4: MDFTFIFO1   (MAC DFT FIFO 1)                 0x%08X
0x042C8: MDFTFIFO2   (MAC DFT FIFO 2)                 0x%08X
0x042CC: MDFTS       (MAC DFT Status)                 0x%08X
0x1106C: PCIEECCCTL  (PCIe ECC Control)               0x%08X
0x0C300: PBTXECC     (Packet Buffer Tx ECC)           0x%08X
0x03300: PBRXECC     (Packet Buffer Rx ECC)           0x%08X
0x05088: VLNCTRL (VLAN Control register)              0x%08X
       VLAN Mode:                                     %s
       VLAN Filter:                                   %s
0x02100: SRRCTL0 (Split and Replic Rx Control 0)      0x%08X
       Receive Buffer Size:                           %uKB
      %s Interrupt: %s
Masked
Active
Reversed
Normal
Not Done
Not 
Advertise
Force
10/100
Half/Full
In Progress
Failed
Passed
Accepted
Rejected
Reverse
Bypassed
Free-Running
Phase-Adjusted
Forced
Enhanced
Reduced
Failed or Not Run
Detected
Mac/BIU Registers
      Reset In Progress
Rx Complete
Rx Descriptor
Rx Packet Error
Rx Early Threshold
Rx Idle
Rx Overrun
Tx Packet OK
Tx Descriptor
Tx Packet Error
Tx Idle
Tx Underrun
MIB Service
Software
Power Management Event
High Bits Error
Rx Status FIFO Overrun
Received Target Abort
Received Master Abort
Signaled System Error
Detected Parity Error
Rx Reset Complete
Tx Reset Complete
      No Interrupts Active
      Interrupts %s
      Wake on Arp Enabled
      SecureOn Hack Detected
      Phy Interrupt Received
      Arp Received
      Pattern 0 Received
      Pattern 1 Received
      Pattern 2 Received
      Pattern 3 Received
      Magic Packet Received
      Counters Frozen
      Value = %d
Internal Phy Registers
----------------------
      Port Isolated
      Loopback Enabled
      Remote Fault Detected
      Advertising 100Base-T4
      Advertising Pause
      Next Page Desired
      Supports 100Base-T4
      Supports Pause
      Indicates Remote Fault
      MII Interrupt Detected
      False Carrier Detected
      Rx Error Detected
      MII Interrupts %s
      MII Interrupt Pending
'Magic' Phy Registers
Address	Data
-------	------
0x%02x   	0x%04x
0x00: CR (Command):                      0x%08x
      Transmit %s
      Receive %s
0x04: CFG (Configuration):               0x%08x
      %s Endian
      Boot ROM %s
      Internal Phy %s
      Phy Reset %s
      External Phy %s
      Default Auto-Negotiation %s, %s %s Mb %s Duplex
      Phy Interrupt %sAuto-Cleared
      Phy Configuration = 0x%02x
      Auto-Negotiation %s
      %s Polarity
      %s Duplex
      %d Mb/s
      Link %s
0x08: MEAR (EEPROM Access):              0x%08x
0x0c: PTSCR (PCI Test Control):          0x%08x
      EEPROM Self Test %s
      Rx Filter Self Test %s
      Tx FIFO Self Test %s
      Rx FIFO Self Test %s
      EEPROM Reload In Progress
0x10: ISR (Interrupt Status):            0x%08x
0x14: IMR (Interrupt Mask):              0x%08x
0x18: IER (Interrupt Enable):            0x%08x
0x20: TXDP (Tx Descriptor Pointer):      0x%08x
0x24: TXCFG (Tx Config):                 0x%08x
      Drain Threshold = %d bytes (%d)
      Fill Threshold = %d bytes (%d)
      Max DMA Burst per Tx = %d bytes
      Automatic Tx Padding %s
      Mac Loopback %s
      Heartbeat Ignore %s
      Carrier Sense Ignore %s
0x30: RXDP (Rx Descriptor Pointer):      0x%08x
0x34: RXCFG (Rx Config):                 0x%08x
      Drain Threshold = %d bytes (%d)
      Max DMA Burst per Rx = %d bytes
      Long Packets %s
      Tx Packets %s
      Runt Packets %s
alula
      Error Packets %s
0x3c: CCSR (CLKRUN Control/Status):      0x%08x
      CLKRUNN %s
      Power Management %s
      Power Management Event Pending
0x40: WCSR (Wake-on-LAN Control/Status): 0x%08x
      Wake on Phy Interrupt Enabled
      Wake on Unicast Packet Enabled
      Wake on Multicast Packet Enabled
      Wake on Broadcast Packet Enabled
      Wake on Pattern 0 Match Enabled
      Wake on Pattern 1 Match Enabled
      Wake on Pattern 2 Match Enabled
      Wake on Pattern 3 Match Enabled
      Wake on Magic Packet Enabled
      Magic Packet SecureOn Enabled
      Unicast Packet Received
      Multicast Packet Received
      Broadcast Packet Received
0x44: PCR (Pause Control/Status):        0x%08x
      Pause Counter = %d
      Pause %sNegotiated
      Pause on DA %s
      Pause on Mulitcast %s
      Pause %s
      PS_RCVD: Pause Frame Received
0x48: RFCR (Rx Filter Control):          0x%08x
      Unicast Hash %s
      Multicast Hash %s
      Arp %s
      Pattern 0 Match %s
      Pattern 1 Match %s
      Pattern 2 Match %s
      Pattern 3 Match %s
      Perfect Match %s
      All Unicast %s
      All Multicast %s
      All Broadcast %s
      Rx Filter %s
0x4c: RFDR (Rx Filter Data):             0x%08x
      PMATCH 1-0 = 0x%08x
      PMATCH 3-2 = 0x%08x
      PMATCH 5-4 = 0x%08x
      PCOUNT 1-0 = 0x%08x
      PCOUNT 3-2 = 0x%08x
      SOPASS 1-0 = 0x%08x
      SOPASS 3-2 = 0x%08x
      SOPASS 5-4 = 0x%08x
0x50: BRAR (Boot ROM Address):           0x%08x
      Automatically Increment Address
0x54: BRDR (Boot ROM Data):              0x%08x
0x58: SRR (Silicon Revision):            0x%08x
0x5c: MIBC (Mgmt Info Base Control):     0x%08x
      Counter Overflow Warning
0x60: MIB[0] (Rx Errored Packets):       0x%04x
0x64: MIB[1] (Rx Frame Sequence Errors): 0x%02x
0x68: MIB[2] (Rx Missed Packets):        0x%02x
0x6c: MIB[3] (Rx Alignment Errors):      0x%02x
0x70: MIB[4] (Rx Symbol Errors):         0x%02x
0x74: MIB[5] (Rx Long Frame Errors):     0x%02x
0x78: MIB[6] (Tx Heartbeat Errors):      0x%02x
0x80: BMCR (Basic Mode Control):         0x%04x
      %s Duplex
      Port is Powered %s
      Auto-Negotiation %s
      %d Mb/s
      Auto-Negotiation Restarting
0x84: BMSR (Basic Mode Status):          0x%04x
      Link %s
      %sCapable of Auto-Negotiation
      Auto-Negotiation %sComplete
      %sCapable of Preamble Suppression
      %sCapable of 10Base-T Half Duplex
      %sCapable of 10Base-T Full Duplex
      %sCapable of 100Base-TX Half Duplex
      %sCapable of 100Base-TX Full Duplex
      %sCapable of 100Base-T4
      Jabber Condition Detected
0x88: PHYIDR1 (PHY ID #1):               0x%04x
0x8c: PHYIDR2 (PHY ID #2):               0x%04x
      OUI = 0x%06x
      Model = 0x%02x (%d)
      Revision = 0x%01x (%d)
0x90: ANAR (Autoneg Advertising):        0x%04x
      Protocol Selector = 0x%02x (%d)
      Advertising 10Base-T Half Duplex
      Advertising 10Base-T Full Duplex
      Advertising 100Base-TX Half Duplex
      Advertising 100Base-TX Full Duplex
      Indicating Remote Fault
0x94: ANLPAR (Autoneg Partner):          0x%04x
      Supports 10Base-T Half Duplex
      Supports 10Base-T Full Duplex
      Supports 100Base-TX Half Duplex
      Supports 100Base-TX Full Duplex
      Indicates Acknowledgement
0x98: ANER (Autoneg Expansion):          0x%04x
      Link Partner Can %sAuto-Negotiate
      Link Code Word %sReceived
      Next Page %sSupported
      Link Partner Next Page %sSupported
      Parallel Detection Fault
0x9c: ANNPTR (Autoneg Next Page Tx):     0x%04x
0xc0: PHYSTS (Phy Status):               0x%04x
      Link %s
      %d Mb/s
      %s Duplex
      Auto-Negotiation %sComplete
      %s Polarity
0xc4: MICR (MII Interrupt Control):      0x%04x
0xc8: MISR (MII Interrupt Status):       0x%04x
      Rx Error Counter Half-Full Interrupt %s
      False Carrier Counter Half-Full Interrupt %s
      Auto-Negotiation Complete Interrupt %s
      Remote Fault Interrupt %s
      Jabber Interrupt %s
      Link Change Interrupt %s
0xcc: PGSEL (Phy Register Page Select):  0x%04x
0xd0: FCSCR (False Carrier Counter):     0x%04x
0xd4: RECR (Rx Error Counter):           0x%04x
0xd8: PCSR (100Mb/s PCS Config/Status):  0x%04x
      NRZI Bypass %s
      %s Signal Detect Algorithm
      %s Signal Detect Operation
      True Quiet Mode %s
      Rx Clock is %s
      4B/5B Operation %s
      Forced 100 Mb/s Good Link
0xe4: PHYCR (Phy Control):               0x%04x
      Phy Address = 0x%x (%d)
Borrow or rob
      %sPause Compatible with Link Partner
      LED Stretching %s
      Phy Self Test %s
      Self Test Sequence = PSR%d
0xe8: TBTSCR (10Base-T Status/Control):  0x%04x
      Jabber %s
      Heartbeat %s
      Polarity Auto-Sense/Correct %s
      %s Polarity %s
      Normal Link Pulse %s
      10 Mb/s Loopback %s
      Forced 10 Mb/s Good Link
0xe4: PMDCSR:                            0x%04x
0xf4: DSPCFG:                            0x%04x
0xf8: SDCFG:                             0x%04x
0xfc: TSTDAT:                            0x%04x
Magic number 0x%08x does not match 0x%08x
Driver:  %s
Version: %s
APROM:  
 %04x 
CSR%02d:  
BCR%02d:  
MII%02d:  
BABL 
CERR 
MISS 
MERR 
RINT 
IDON 
INTR 
RXON 
TXON 
TDMD 
STOP 
INIT 
BABLM 
MISSM 
MERRM 
RINTM 
TINTM 
IDONM 
DXSUFLO 
LAPPEN 
DXMT2PD 
EMBA 
BSWP 
EN124 
DMAPLUS 
TXDPOLL 
APAD_XMT 
ASTRP_RCV 
MFCO 
MFCON 
UINTCMD 
UINT 
RCVCCO 
RCVCCOM 
TXSTRT 
TXSTRTM 
JAB 
JABM 
TOKINTD 
LTINTEN 
SINT 
SINTE 
SLPINT 
SLPINTE 
EXDINT 
EXDINTE 
MPPLBA 
MPINT 
MPINTE 
MPEN 
MPMODE 
SPND 
FASTSPNDE 
RXFRTG 
RDMD 
RXDPOLL 
STINT 
STINTE 
MREINT 
MREINTE 
MAPINT 
MAPINTE 
MCCINT 
MCCINTE 
MCCIINT 
MCCIINTE 
MIIPDTINT 
MIIPDTINTE 
  PCnet/PCI 79C970
  PCnet/PCI II 79C970A
  PCnet/FAST 79C971
  PCnet/FAST+ 79C972
  PCnet/FAST III 79C973
  PCnet/Home 79C978
  PCnet/FAST III 79C975
  PCnet/PRO 79C976
VER: %04x  PARTIDU: %04x
TMAULOOP 
LEDPE 
APROMWE 
INTLEVEL 
EADISEL 
AWAKE 
ASEL 
XMAUSEL 
PVALID 
EEDET 
CSR0:   Status and Control         0x%04x
CSR3:   Interrupt Mask             0x%04x
CSR4:   Test and Features          0x%04x
CSR5:   Ext Control and Int 1      0x%04x
CSR7:   Ext Control and Int 2      0x%04x
CSR15:  Mode                       0x%04x
CSR40:  Current RX Byte Count      0x%04x
CSR41:  Current RX Status          0x%04x
CSR42:  Current TX Byte Count      0x%04x
CSR43:  Current TX Status          0x%04x
CSR88:  Chip ID Lower              0x%04x
CSR89:  Chip ID Upper              0x%04x
CSR112: Missed Frame Count         0x%04x
CSR114: RX Collision Count         0x%04x
BCR2:   Misc. Configuration        0x%04x
BCR9:   Full-Duplex Control        0x%04x
BCR18:  Burst and Bus Control      0x%04x
BCR19:  EEPROM Control and Status  0x%04x
BCR23:  PCI Subsystem Vendor ID    0x%04x
BCR24:  PCI Subsystem ID           0x%04x
BCR31:  Software Timer             0x%04x
BCR32:  MII Control and Status     0x%04x
BCR35:  PCI Vendor ID              0x%04x
RxErr 
TxErr 
RxNoBuf 
LinkChg 
RxFIFO 
TxNoBuf 
SWInt 
TimeOut 
SERR 
      %s%s%s%s%s%s%s%s%s%s%s
ERxOK 
ERxOverWrite 
ERxBad 
ERxGood 
, RESET
      %s%s%s%s
      Big-endian mode
      Home LAN enable
      VLAN de-tagging
      RX checksumming
      PCI 64-bit DAC
      PCI Multiple RW
8139
8139-K
8139A
8139A-G
8139B
8130
8139C
8100
8100B/8139D
8139C+
8101
8169s
8110s
8169sb/8110sb
8169sc/8110sc
8102e
8101e
8168b/8111b
8100e
8168cp/8111cp
8168c/8111c
8168d/8111d
8168dp/8111dp
8105e
8168e/8111e
8168evl/8111evl
8168f/8111f
8402
8411
8106e
8168g/8111g
Unknown RealTek chip (TxConfig: 0x%08x)
RealTek RTL%s registers:
--------------------------------------------------------
0x00: MAC Address                      %02x:%02x:%02x:%02x:%02x:%02x
0x08: Multicast Address Filter     0x%08x 0x%08x
0x10: Dump Tally Counter Command   0x%08x 0x%08x
0x20: Tx Normal Priority Ring Addr 0x%08x 0x%08x
0x28: Tx High Priority Ring Addr   0x%08x 0x%08x
0x10: Transmit Status Desc 0                  0x%08x
0x14: Transmit Status Desc 1                  0x%08x
0x18: Transmit Status Desc 2                  0x%08x
0x1C: Transmit Status Desc 3                  0x%08x
0x20: Transmit Start Addr  0                  0x%08x
0x24: Transmit Start Addr  1                  0x%08x
0x28: Transmit Start Addr  2                  0x%08x
0x2C: Transmit Start Addr  3                  0x%08x
0x30: Flash memory read/write                 0x%08x
0x30: Rx buffer addr (C mode)                 0x%08x
0x34: Early Rx Byte Count                       %8u
0x36: Early Rx Status                               0x%02x
0x37: Command                                       0x%02x
      Rx %s, Tx %s%s
0x38: Current Address of Packet Read (C mode)     0x%04x
0x3A: Current Rx buffer address (C mode)          0x%04x
0x3C: Interrupt Mask                              0x%04x
0x3E: Interrupt Status                            0x%04x
0x40: Tx Configuration                        0x%08x
0x44: Rx Configuration                        0x%08x
0x48: Timer count                             0x%08x
0x4C: Missed packet counter                     0x%06x
0x50: EEPROM Command                                0x%02x
0x51: Config 0                                      0x%02x
0x52: Config 1                                      0x%02x
0x53: Config 2                                      0x%02x
0x54: Config 3                                      0x%02x
0x55: Config 4                                      0x%02x
0x56: Config 5                                      0x%02x
0x58: Timer interrupt                         0x%08x
0x5C: Multiple Interrupt Select                   0x%04x
0x60: PHY access                              0x%08x
0x54: Timer interrupt                         0x%08x
0x58: Media status                                  0x%02x
0x59: Config 3                                      0x%02x
0x5A: Config 4                                      0x%02x
0x64: TBI control and status                  0x%08x
0x68: TBI Autonegotiation advertisement (ANAR)    0x%04x
0x6A: TBI Link partner ability (LPAR)             0x%04x
0x6C: PHY status                                    0x%02x
0x84: PM wakeup frame 0            0x%08x 0x%08x
0x8C: PM wakeup frame 1            0x%08x 0x%08x
0x94: PM wakeup frame 2 (low)      0x%08x 0x%08x
0x9C: PM wakeup frame 2 (high)     0x%08x 0x%08x
0xA4: PM wakeup frame 3 (low)      0x%08x 0x%08x
0xAC: PM wakeup frame 3 (high)     0x%08x 0x%08x
0xB4: PM wakeup frame 4 (low)      0x%08x 0x%08x
0xBC: PM wakeup frame 4 (high)     0x%08x 0x%08x
0xC4: Wakeup frame 0 CRC                          0x%04x
0xC6: Wakeup frame 1 CRC                          0x%04x
0xC8: Wakeup frame 2 CRC                          0x%04x
0xCA: Wakeup frame 3 CRC                          0x%04x
0xCC: Wakeup frame 4 CRC                          0x%04x
0xDA: RX packet maximum size                      0x%04x
0x78: PHY parameter 1                         0x%08x
0x7C: Twister parameter                       0x%08x
0x80: PHY parameter 2                               0x%02x
0x82: Low addr of a Tx Desc w/ Tx DMA OK          0x%04x
0x82: MII register                                  0x%02x
0x84: PM CRC for wakeup frame 0                     0x%02x
0x85: PM CRC for wakeup frame 1                     0x%02x
0x86: PM CRC for wakeup frame 2                     0x%02x
0x87: PM CRC for wakeup frame 3                     0x%02x
0x88: PM CRC for wakeup frame 4                     0x%02x
0x89: PM CRC for wakeup frame 5                     0x%02x
0x8A: PM CRC for wakeup frame 6                     0x%02x
0x8B: PM CRC for wakeup frame 7                     0x%02x
0x8C: PM wakeup frame 0            0x%08x 0x%08x
0x94: PM wakeup frame 1            0x%08x 0x%08x
0x9C: PM wakeup frame 2            0x%08x 0x%08x
0xA4: PM wakeup frame 3            0x%08x 0x%08x
0xAC: PM wakeup frame 4            0x%08x 0x%08x
0xB4: PM wakeup frame 5            0x%08x 0x%08x
0xBC: PM wakeup frame 6            0x%08x 0x%08x
0xC4: PM wakeup frame 7            0x%08x 0x%08x
0xCC: PM LSB CRC for wakeup frame 0                 0x%02x
0xCD: PM LSB CRC for wakeup frame 1                 0x%02x
0xCE: PM LSB CRC for wakeup frame 2                 0x%02x
0xCF: PM LSB CRC for wakeup frame 3                 0x%02x
0xD0: PM LSB CRC for wakeup frame 4                 0x%02x
0xD1: PM LSB CRC for wakeup frame 5                 0x%02x
0xD2: PM LSB CRC for wakeup frame 6                 0x%02x
0xD3: PM LSB CRC for wakeup frame 7                 0x%02x
0xD4: Flash memory read/write                 0x%08x
0xD8: Config 5                                      0x%02x
0xE0: C+ Command                                  0x%04x
0xE2: Interrupt Mitigation                        0x%04x
      TxTimer:       %u
      TxPackets:     %u
      RxTimer:       %u
      RxPackets:     %u
0xE4: Rx Ring Addr                 0x%08x 0x%08x
0xEC: Early Tx threshold                            0x%02x
0xFC: External MII register                   0x%08x
0xF0: Func Event                              0x%08x
0xF4: Func Event Mask                         0x%08x
0xF8: Func Preset State                       0x%08x
0xFC: Func Force Event                        0x%08x
0x5E: PCI revision id                               0x%02x
0x60: Transmit Status of All Desc (C mode)        0x%04x
0x62: MII Basic Mode Control Register             0x%04x
0x64: MII Basic Mode Status Register              0x%04x
0x66: MII Autonegotiation Advertising             0x%04x
0x68: MII Link Partner Ability                    0x%04x
0x6A: MII Expansion                               0x%04x
0x6C: MII Disconnect counter                      0x%04x
0x6E: MII False carrier sense counter             0x%04x
0x70: MII Nway test                               0x%04x
0x72: MII RX_ER counter                           0x%04x
0x74: MII CS configuration                        0x%04x
Address   	Data
----------	----
0x%08x	0x%02x
Offset	Value
------	----------
0x%04x	0x%08x
Addr %d            
%02X%c
	Init 0x%08X Value 0x%08X
End Address
%-32s 0x%08X
MAC Addresses
Genesis
Yukon
Yukon-Lite
Yukon-LP
Yukon-2 XL
Yukon Extreme
Yukon-2 EC Ultra
Yukon-2 EC
Yukon-2 FE
Yukon-2 FE Plus
Yukon Supreme
Yukon Ultra 2
Yukon Optima
(Unknown)
 (rev %d)
%12s address: 
 %02X %02X
Physical
PCI config
----------
 %02x
Control Registers
Moderation Timer
%s (disabled)
%s Prefetch
Control               0x%08X
Last Index            %u
TX1 report            %u
TX2 report            %u
TX threshold          %u
Put Index             %u
Get Index             %u
Bus Management Unit
-------------------
Blink Source
Receive Queue 1
Sync Transmit Queue 1
Async Transmit Queue 1
Receive RAMbuffer 1
Sync Transmit RAMbuffer 1
Async Transmit RAMbuffer 1
Receive MAC FIFO 1
Transmit MAC FIFO 1
Receive Queue 2
Async Transmit Queue 2
Sync Transmit Queue 2
Receive RAMbuffer 2
Sync Transmit RAMbuffer 2
Async Transmit RAMbuffer 21
Receive MAC FIFO 2
Transmit MAC FIFO 2
Descriptor Poll
Status
Receive 1
Transmit 1
Receive 2
Transmit 2
Status FIFO
Status level
TX status
Rx GMAC 1
Tx GMAC 1
Rx GMAC 2
Tx GMAC 2
Almost Full Thresh
Control/Test
FIFO Flush Mask
FIFO Flush Threshold
Truncation Threshold
Upper Pause Threshold
Lower Pause Threshold
VLAN Tag
FIFO Write Pointer
FIFO Write Level
FIFO Read Pointer
FIFO Read Level
	Test 0x%02X       Control 0x%02X
End Address                      0x%08X
Write Pointer                    0x%08X
Read Pointer                     0x%08X
Packet Counter                   0x%08X
Level                            0x%08X
Control                          0x%08X
Control/Test                     0x%08X
Connector type               0x%02X (%c)
PMD type                     0x%02X (%c)
PHY type                     0x%02X
Chip Id                      0x%02X 
Ram Buffer                   0x%02X
Status                       0x%04X
Control                      0x%04X
Transmit                     0x%04X
Receive                      0x%04X
Transmit flow control        0x%04X
Transmit parameter           0x%04X
Serial mode                  0x%04X
Register Access Port             0x%02X
LED Control/Status               0x%08X
Interrupt Source                 0x%08X
Interrupt Mask                   0x%08X
Interrupt Hardware Error Source  0x%08X
Interrupt Hardware Error Mask    0x%08X
Interrupt Control                0x%08X
Interrupt Moderation Mask        0x%08X
Hardware Moderation Mask         0x%08X
General Purpose  I/O             0x%08X
Buffer control                   0x%04X
Byte Counter                     %d
Descriptor Address               0x%08X%08X
Status                           0x%08X
Timestamp                        0x%08X
BMU Control/Status               0x%08X
Done                             0x%04X
Request                          0x%08X%08X
Csum1      Offset %4d Position  %d
Csum2      Offset %4d Position  %d
Csum Start 0x%04X Pos %4d Write %d
Descriptor Address       0x%08X%08X
Address Counter          0x%08X%08X
Current Byte Counter             %d
Flag & FIFO Address              0x%08X
Next                             0x%08X
Data                     0x%08X%08X
Start Address                    0x%08X
Upper Threshold/Pause Packets    0x%08X
Lower Threshold/Pause Packets    0x%08X
Upper Threshold/High Priority    0x%08X
Lower Threshold/High Priority    0x%08X
Start Address         0x%08x%08x
CSR Receive Queue 1              0x%08X
CSR Sync Queue 1                 0x%08X
CSR Async Queue 1                0x%08X
CSR Receive Queue 2              0x%08X
CSR Async Queue 2                0x%08X
CSR Sync Queue 2                 0x%08X
	Write Pointer            0x%02X
	Read Pointer             0x%02X
	Level                    0x%02X
	Watermark                0x%02X
	ISR Watermark            0x%02X
GMAC control             0x%04X
GPHY control             0x%04X
LINK control             0x%02hX
%08x = %08x
ethtool_regs
%-20s = %04x
%-20s = %04x
LAN911x Registers
index 1, MAC_CR   = 0x%08X
index 2, ADDRH    = 0x%08X
index 3, ADDRL    = 0x%08X
index 4, HASHH    = 0x%08X
index 5, HASHL    = 0x%08X
index 6, MII_ACC  = 0x%08X
index 7, MII_DATA = 0x%08X
index 8, FLOW     = 0x%08X
index 9, VLAN1    = 0x%08X
index A, VLAN2    = 0x%08X
index B, WUFF     = 0x%08X
index C, WUCSR    = 0x%08X
index 7, Reserved = 0x%04X
index 8, Reserved = 0x%04X
index 9, Reserved = 0x%04X
index 10, Reserved = 0x%04X
index 11, Reserved = 0x%04X
index 12, Reserved = 0x%04X
index 13, Reserved = 0x%04X
index 14, Reserved = 0x%04X
index 15, Reserved = 0x%04X
index 19, Reserved = 0x%04X
index 20, TSTCNTL = 0x%04X
index 21, TSTREAD1 = 0x%04X
index 22, TSTREAD2 = 0x%04X
index 23, TSTWRITE = 0x%04X
index 24, Reserved = 0x%04X
index 25, Reserved = 0x%04X
index 26, Reserved = 0x%04X
offset 0x50, ID_REV       = 0x%08X
offset 0x54, INT_CFG      = 0x%08X
offset 0x58, INT_STS      = 0x%08X
offset 0x5C, INT_EN       = 0x%08X
offset 0x60, RESERVED     = 0x%08X
offset 0x64, BYTE_TEST    = 0x%08X
offset 0x68, FIFO_INT     = 0x%08X
offset 0x6C, RX_CFG       = 0x%08X
offset 0x70, TX_CFG       = 0x%08X
offset 0x74, HW_CFG       = 0x%08X
offset 0x78, RX_DP_CTRL   = 0x%08X
offset 0x7C, RX_FIFO_INF  = 0x%08X
offset 0x80, TX_FIFO_INF  = 0x%08X
offset 0x84, PMT_CTRL     = 0x%08X
offset 0x88, GPIO_CFG     = 0x%08X
offset 0x8C, GPT_CFG      = 0x%08X
offset 0x90, GPT_CNT      = 0x%08X
offset 0x94, FPGA_REV     = 0x%08X
offset 0x98, ENDIAN       = 0x%08X
offset 0x9C, FREE_RUN     = 0x%08X
offset 0xA0, RX_DROP      = 0x%08X
offset 0xA4, MAC_CSR_CMD  = 0x%08X
offset 0xA8, MAC_CSR_DATA = 0x%08X
offset 0xAC, AFC_CFG      = 0x%08X
offset 0xB0, E2P_CMD      = 0x%08X
offset 0xB4, E2P_DATA     = 0x%08X
index 0, Basic Control Reg = 0x%04X
index 1, Basic Status Reg  = 0x%04X
index 2, PHY identifier 1  = 0x%04X
index 3, PHY identifier 2  = 0x%04X
index 4, Auto Negotiation Advertisement Reg = 0x%04X
index 5, Auto Negotiation Link Partner Ability Reg = 0x%04X
index 6, Auto Negotiation Expansion Register = 0x%04X
index 16, Silicon Revision Reg = 0x%04X
index 17, Mode Control/Status Reg = 0x%04X
index 18, Special Modes = 0x%04X
index 27, Control/Status Indication = 0x%04X
index 28, Special internal testability = 0x%04X
index 29, Interrupt Source Register = 0x%04X
index 30, Interrupt Mask Register = 0x%04X
index 31, PHY Special Control/Status Register = 0x%04X
Hardware Version                    %s
503_ISL3861
503_ISL3863
        503
    503_ACC
        505
   505_2958
       505A
     505AMX
%s: 
%s = 
%4zu 
Row 
 %-*s
 %*s
%4zu
TX_IPFIL_TBL
TX_SRC_MAC_TBL
RX_DESC_PTR_TBL_KER
RX_DESC_PTR_TBL
TX_DESC_PTR_TBL_KER
TX_DESC_PTR_TBL
EVQ_PTR_TBL_KER
EVQ_PTR_TBL
BUF_FULL_TBL_KER
BUF_FULL_TBL
RX_MAC_FILTER_TBL0
TIMER_TBL
TX_PACE_TBL
RX_INDIRECTION_TBL
TX_MAC_FILTER_TBL0
MC_TREG_SMEM
RX_FILTER_TBL0
BIU_MC_SFT_STATUS
INT_ADR_KER
INT_ADR_CHAR
HW_INIT
USR_EV_CFG
EE_SPI_HCMD
EE_SPI_HADR
EE_SPI_HDATA
EE_BASE_PAGE
EE_VPD_CFG0
NIC_STAT
GPIO_CTL
GLB_CTL
DP_CTRL
MEM_STAT
CS_DEBUG
ALTERA_BUILD
CSR_SPARE
PCIE_SD_CTL0123
PCIE_SD_CTL45
PCIE_PCS_CTL_STAT
EVQ_CTL
EVQ_CNT1
EVQ_CNT2
BUF_TBL_CFG
SRM_RX_DC_CFG
SRM_TX_DC_CFG
SRM_CFG
SRM_UPD_EVQ
SRAM_PARITY
RX_FILTER_CTL
RX_DC_PF_WM
RX_RSS_TKEY
RX_SELF_RST
RX_RSS_IPV6_REG1
RX_RSS_IPV6_REG2
RX_RSS_IPV6_REG3
TX_CHKSM_CFG
TX_RESERVED
TX_PACE
TX_VLAN
TX_IPFIL_PORTEN
MD_TXD
MD_RXD
MD_CS
MD_PHY_ADR
MD_ID
MAC_STAT_DMA
MAC_CTRL
GEN_MODE
MAC_MC_HASH_REG0
MAC_MC_HASH_REG1
GM_CFG1
GM_CFG2
GM_MAX_FLEN
GM_ADR1
GM_ADR2
GMF_CFG0
GMF_CFG1
GMF_CFG2
GMF_CFG3
GMF_CFG4
GMF_CFG5
TX_SRC_MAC_CTL
XM_ADR_LO
XM_ADR_HI
XM_GLB_CFG
XM_TX_CFG
XM_RX_CFG
XM_MGT_INT_MASK
XM_FC
XM_PAUSE_TIME
XM_TX_PARAM
XM_RX_PARAM
XX_PWR_RST
XX_SD_CTL
XX_TXDRV_CTL
BIU_HW_REV_ID
MC_DB_LWRD
MC_DB_HWRD
MC_TREG_SMEM_ROW
TMFT_VLAN_ID
TMFT_SRC_MAC
TMFT_WILDCARD_MATCH
TMFT_TXQ_ID
IT_QUEUE
TIMER_MODE
RELOAD_TIMER_VAL
HOST_NOTIFY_MODE
INT_PEND
INT_ARMD
TIMER_Q_EN
RMFT_VLAN_ID
RMFT_DEST_MAC
RMFT_WILDCARD_MATCH
RMFT_RXQ_ID
RMFT_IP_OVERRIDE
RMFT_SCATTER_EN
Beeb
RMFT_RSS_EN
SRC_PORT
SRC_IP
DEST_PORT
DEST_IP
TCP_UDP
BUF_OWNER_ID_FBUF
BUF_ADR_FBUF
BUF_ADR_REGION
IP_DAT_BUF_SIZE
BUF_FULL_UNUSED
EVQ_BUF_BASE_ID
EVQ_SIZE
EVQ_EN
EVQ_NXT_WPTR
EVQ_DOS_PROTECT_EN
EVQ_WKUP_OR_INT_EN
EVQ_RPTR_IGN
FLUSH
LABEL
OWNER
BUF_BASE
SW_WPTR
DC_HW_RPTR
HDIG
DDIG
!TCP_CHKSM
!IP_CHKSM
!NON_IP_DROP
IP_FILT
ETH_FILT
Q_MASK_WIDTH
JUMBO
PREF_ACT
RX_RESET
HDR_SPLIT
MC_DOORBELL_H
MC_DOORBELL_L
XX_DTXA
XX_DTXB
XX_DTXC
XX_DTXD
XX_DEQA
XX_DEQB
XX_DEQC
XX_DEQD
XX_LPBKA
XX_LPBKB
XX_LPBKC
XX_LPBKD
XX_LODRVA
XX_HIDRVA
XX_LODRVB
XX_HIDRVB
XX_LODRVC
XX_HIDRVC
XX_LODRVD
XX_HIDRVD
XX_TERMADJ0
XX_TERMADJ1
XX_RST_XX_EN
XX_RSTXGXSTX_EN
XX_RSTXGXSRX_EN
XX_RESETA_EN
XX_RESETB_EN
XX_RESETC_EN
XX_RESETD_EN
XX_RSTPLLAB_EN
XX_RSTPLLCD_EN
XX_PWRDNA_EN
XX_PWRDNB_EN
XX_PWRDNC_EN
XX_PWRDND_EN
XX_SD_RST_ACT
XX_RSTXGXSTX_SIG
XX_RSTXGXSRX_SIG
XX_RESETA_SIG
XX_RESETB_SIG
XX_RESETC_SIG
XX_RESETD_SIG
XX_RSTPLLAB_SIG
XX_RSTPLLCD_SIG
XX_SIM_MODE
XX_PWRDNA_SIG
XX_PWRDNB_SIG
XX_PWRDNC_SIG
XX_PWRDND_SIG
XM_MAX_RX_FRM_SIZE_LO
XM_MAX_RX_FRM_SIZE_HI
XM_PAD_CHAR
XM_MAX_TX_FRM_SIZE_LO
XM_MAX_TX_FRM_SIZE_HI
XM_TX_JUMBO_MODE
XM_RX_PAUSE_CNT
XM_TX_PAUSE_CNT
XM_DIS_FCNTL
XM_XMIT_PAUSE
XM_ZPAUSE
XM_REJ_CNTL_MCAST
XM_REJ_CNTL_UCAST
XM_MCNTL_PASS
XM_TX_MAC_STAT
XM_RX_MAC_STAT
XM_MSK_LCLFLT
XM_MSK_RMTFLT
XM_MSK_PRMBLE_ERR
XM_MSK_STAT_CNTR_OF
XM_MSK_STAT_CNTR_HF
XM_MSK_STA_INTR
XM_RX_RST
XM_RXEN
XM_RX_PRMBL
XM_RXCRC
XM_AUTO_DEPAD
XM_ACPT_ALL_UCAST
XM_ACPT_ALL_MCAST
XM_REJ_BCAST
XM_PASS_PRMBLE_ERR
XM_PASS_CRC_ERR
XM_PASS_LENERR
XM_TX_RST
XM_TXEN
XM_TX_PRMBL
XM_AUTO_PAD
XM_EDRC
XM_TXCRC
XM_FCNTL
XM_IPG
XM_TX_PROG
XM_CORE_RST
XM_INTCLR_MODE
XM_WAN_MODE
XM_RX_JUMBO_MODE
XM_TX_STAT_EN
XM_RX_STAT_EN
XM_DEBUG_MODE
XM_RMTFLT_GEN
TX_MAC_QID_SEL
TX_DROP_CTR_CLR
TX_SRC_FLTR_EN
TX_SRC_DROP_CTR
TX_SRC_MAC_ADR_0
TX_SRC_MAC_ADR_1
GMF_HSTFLTRFRMDC
GMF_HSTDRPLT64
GMF_CFGBYTMODE
GMF_HSTSRFULLCLR
GMF_SRFULL
GMF_CFGHDPLX
GMF_HSTFLTRFRM
GMF_CFGFTTH
GMF_CFGHWMFT
GMF_CFGLWM
GMF_CFGHWM
GMF_CFGXOFFRTX
GMF_CFGFRTH
GMF_HSTRSTWT
GMF_HSTRSTSR
GMF_HSTRSTFR
GMF_HSTRSTST
GMF_HSTRSTFT
GMF_WTMENREQ
GMF_SRFENREQ
GMF_FRFENREQ
GMF_STFENREQ
GMF_FTFENREQ
GMF_WTMENRPLY
GMF_SRFENRPLY
GMF_FRFENRPLY
GMF_STFENRPLY
GMF_FTFENRPLY
GM_ADR_B5
GM_ADR_B4
GM_ADR_B3
GM_ADR_B2
GM_ADR_B1
GM_ADR_B0
GM_FD
GM_CRC_EN
GM_PAD_CRC_EN
GM_LEN_CHK
GM_HUGE_FRM_EN
GM_IF_MODE
GM_PAMBL_LEN
GM_TX_EN
GM_SYNC_TXEN
GM_RX_EN
GM_SYNC_RXEN
GM_TX_FC_EN
GM_RX_FC_EN
GM_LOOP
GM_RST_TX_FUNC
GM_RST_RX_FUNC
GM_RST_TX_MAC_CTL
GM_RST_RX_MAC_CTL
GM_SIM_RST
GM_SW_RST
MAC_MCAST_HASH1
MAC_MCAST_HASH0
XG_PHY_INT_MASK
XFP_PHY_INT_MASK
XG_PHY_INT_POL_SEL
XFP_PHY_INT_POL_SEL
MAC_SPEED
MAC_LINK_STATUS
MAC_UC_PROM
MAC_BCAD_ACPT
MAC_XG_DISTXCRC
TXFIFO_DRAIN_EN
MAC_XOFF_VAL
MAC_STAT_DMA_ADR
MAC_STAT_DMA_CMD
MD_DEV_ADR
MD_PRT_ADR
MD_WRC
MD_RDC
MD_RIC
MD_PRSP
MD_GC
MD_INT_CLR
MD_PL
MD_PT
MD_ADDR_CMD
MD_WR_EN_CMD
MD_RD_EN_CMD
TX_IP_SRC_ADR_0
TX_IPFIL_MASK_0
TX_IP_SRC_ADR_1
TX_IPFIL_MASK_1
TX_IPFIL0_PORT_EN
TX_IPFIL1_PORT_EN
TX_IPFIL2_PORT_EN
TX_IPFIL3_PORT_EN
TX_IPFIL4_PORT_EN
TX_IPFIL5_PORT_EN
TX_IPFIL6_PORT_EN
TX_IPFIL7_PORT_EN
TX_IPFIL8_PORT_EN
TX_IPFIL9_PORT_EN
TX_IPFIL10_PORT_EN
TX_IPFIL11_PORT_EN
TX_IPFIL12_PORT_EN
TX_IPFIL13_PORT_EN
TX_IPFIL14_PORT_EN
TX_IPFIL15_PORT_EN
TX_IPFIL16_PORT_EN
TX_IPFIL17_PORT_EN
TX_IPFIL18_PORT_EN
TX_IPFIL19_PORT_EN
TX_IPFIL20_PORT_EN
TX_IPFIL21_PORT_EN
TX_IPFIL22_PORT_EN
TX_IPFIL23_PORT_EN
TX_IPFIL24_PORT_EN
TX_IPFIL25_PORT_EN
TX_IPFIL26_PORT_EN
TX_IPFIL27_PORT_EN
TX_IPFIL28_PORT_EN
TX_IPFIL29_PORT_EN
TX_IPFIL30_PORT_EN
TX_IPFIL31_PORT_EN
TX_MADR0_FIL_EN
TX_VLAN0
TX_VLAN0_PORT0_EN
TX_VLAN0_PORT1_EN
TX_VLAN1
TX_VLAN1_PORT0_EN
TX_VLAN1_PORT1_EN
TX_VLAN2
TX_VLAN2_PORT0_EN
TX_VLAN2_PORT1_EN
TX_VLAN3
TX_VLAN3_PORT0_EN
TX_VLAN3_PORT1_EN
TX_VLAN4
TX_VLAN4_PORT0_EN
TX_VLAN4_PORT1_EN
TX_VLAN5
TX_VLAN5_PORT0_EN
TX_VLAN5_PORT1_EN
TX_VLAN6
TX_VLAN6_PORT0_EN
TX_VLAN6_PORT1_EN
TX_VLAN7
TX_VLAN7_PORT0_EN
TX_VLAN7_PORT1_EN
TX_VLAN_EN
Eleele
TX_PACE_BIN_TH
TX_PACE_FB_BASE
TX_PACE_SB_AF
TX_PACE_SB_NOT_AF
TX_MAX_PREF
TX_MAX_CPL
TX_IP_DIS
TX_FLUSH_MIN_LEN_EN
TX_TCP_DIS
TX_DMA_SPACER
TX_DMA_FF_THR
TX_DIS_NON_IP_EV
TX_ONE_PKT_PER_Q
TX_PREF_THRESHOLD
TX_ONLY1TAG
TX_PREF_WD_TMR
TX_PREF_SPACER
TX_XP_TIMER
TX_RX_SPACER_EN
TX_PS_EVT_DIS
TX_SOFT_EVT_EN
TX_DROP_ABORT_EN
TX_RX_SPACER
TX_DMAQ_ST
TX_DMAR_ST_P0
TX_D_FF_FULL_P0
TX_PUSH_CHK_DIS
TX_PUSH_EN
TX_RD_COMP_TMR
TX_PREF_AGE_CNT
TX_EVT_CNT
TX_IP_ID_REP_EN
TX_NON_IP_DROP_DIS
TX_OWNERR_CTL
TX_P1_PRI_EN
TX_NO_EOP_DISC_EN
TX_IP_ID_P0_OFS
TX_FILTER_EN_BIT
TX_VLAN_MATCH_ETHERTYPE_RANGE
TX_FILTER_TEST_MODE_BIT
TX_CONT_LOOKUP_THRESH_RANGE
TX_Q_CHKSM_DIS_0_31
TX_Q_CHKSM_DIS_32_63
TX_Q_CHKSM_DIS_64_95
TX_Q_CHKSM_DIS_96_127
TX_DC_SIZE
RX_RSS_IPV6_TKEY_HI
RX_RSS_IPV6_TCP_SUPPRESS
RX_RSS_IPV6_IP_THASH_ENABLE
RX_RSS_IPV6_THASH_ENABLE
RX_RSS_IPV6_TKEY_MID
RX_RSS_IPV6_TKEY_LO
RX_MAX_LU_LAT
RX_MAX_PF_LAT
RX_SELF_RST_EN
RX_NODESC_WAIT_DIS
RX_SW_RST_REG
RX_ISCSI_DIS
RX_RSS_TKEY_LO
RX_RSS_TKEY_HI
RX_DC_PF_LWM
RX_DC_PF_HWM
RX_DC_SIZE
RX_MAX_PF
TCP_FULL_SRCH_LIMIT
TCP_WILD_SRCH_LIMIT
UDP_WILD_SRCH_LIMIT
NUM_KER
UDP_FULL_SRCH_LIMIT
SCATTER_ENBL_NO_MATCH_Q
UNICAST_NOMATCH_IP_OVERRIDE
UNICAST_NOMATCH_RSS_ENABLED
UNICAST_NOMATCH_Q_ID
MULTICAST_NOMATCH_IP_OVERRIDE
MULTICAST_NOMATCH_RSS_ENABLED
MULTICAST_NOMATCH_Q_ID
RX_VLAN_MATCH_ETHERTYPE
RX_FILTER_ALL_VLAN_ETHERTYPES
ETHERNET_FULL_SEARCH_LIMIT
RX_XOFF_MAC_EN
RX_XOFF_MAC_TH
RX_XON_MAC_TH
RX_USR_BUF_SIZE
RX_XOFF_TX_TH
RX_XON_TX_TH
RX_OWNERR_CTL
RX_PCI_BURST_SIZE
RX_RDW_PATCH_EN
RX_DESC_PUSH_EN
RX_HASH_INSRT_HDR
RX_HASH_ALG
RX_IP_HASH
RX_INGR_EN
RX_TCP_SUP
RX_PRE_RFF_IPG
RX_HDR_SPLIT_HDR_BUF_SIZE
RX_HDR_SPLIT_PLD_BUF_SIZE
RX_HDR_SPLIT_EN
RX_MIN_KBUF_SIZE
FORCE_SRAM_SINGLE_ERR
FORCE_SRAM_PERR
FORCE_SRAM_DOUBLE_ERR
SEC_INT
BYPASS_ECC
SRM_UPD_EVQ_ID
SRM_BANK_SIZE
SRM_NUM_BANK
SRM_INIT_EN
SRM_OOB_BUF_INTEN
SRM_OOB_ADR_INTEN
SRM_TX_DC_BASE_ADR
SRM_RX_DC_BASE_ADR
SRM_CLK_TMP_EN
BUF_TBL_MODE
EVQ_TM_REQ_CNT
EVQ_INIT_REQ_CNT
EVQ_WET_REQ_CNT
EVQ_WU_REQ_CNT
EVQ_RDY_CNT
EVQ_CLR_REQ_CNT
EVQ_UPD_REQ_CNT
EVQ_ERR_REQ_CNT
EVQ_CSR_REQ_CNT
EVQ_EM_REQ_CNT
EVQ_RX_REQ_CNT
EVQ_TX_REQ_CNT
EVQ_CNT_TOBIU
EVQ_CNT_PRE_FIFO
EVQ_FIFO_NOTAF_TH
EVQ_FIFO_AF_TH
EVQ_OWNERR_CTL
RX_EVQ_WAKEUP_MASK
PCIE_PRBSSEL
PCIE_PRBSERRACK_L
PCIE_PRBSERRACK_H
PCIE_PRBSSYNC_L
PCIE_PRBSSYNC_H
PCIE_CTCDISABLE_L
PCIE_CTCDISABLE_H
PCIE_FASTINIT_L
PCIE_FASTINIT_H
PCIE_PRBSERRH0
PCIE_PRBSERR
PCIE_PRBSERRCOUNT0_L
PCIE_PRBSERRCOUNT0_H
PCIE_DEQ0
PCIE_DEQ1
PCIE_DEQ2
PCIE_DEQ3
PCIE_DEQ4
PCIE_DEQ5
PCIE_DEQ6
PCIE_DEQ7
PCIE_DTX0
PCIE_DTX1
PCIE_DTX2
PCIE_DTX3
PCIE_DTX4
PCIE_DTX5
PCIE_DTX6
PCIE_DTX7
PCIE_LODRV
PCIE_HIDRV
PCIE_RXEQCTL_L
PCIE_RXEQCTL_H
PCIE_TXTERMADJ_L
PCIE_TXTERMADJ_H
PCIE_RXTERMADJ_L
PCIE_RXTERMADJ_H
PCIE_PARLPBK
PCIE_LPBK
PCIE_LPBKWDRV_L
PCIE_LPBKWDRV_H
PCIE_PARRESET_L
PCIE_PARRESET_H
PCIE_HIVMODE_L
PCIE_HIVMODE_H
PCIE_OFFSETEN_L
PCIE_OFFSETEN_H
PCIE_OFFSET
PCIE_TESTSIG_L
PCIE_TESTSIG_H
CSR_SPARE_BITS
MEM_PERR_EN_TX_DATA
MEM_PERR_EN
ALTERA_BUILD_VER
CS_DEBUG_EN
CS_PORT_NUM
MEM_PERR_VEC
MBIST_ERR
MBIST_CORR
FLS_EVQ_ID
SWRST
EXT_PHY_RST_DUR
INT_RST_DUR
RST_CS
RST_SF
RST_TX
RST_RX
RST_SR
RST_EV
RST_EM
RST_XGTX
RST_XGRX
RST_PCIE_CORE
RST_PCIE_NSTKY
RST_PCIE_STKY
RST_BIU
RST_PCIX
RST_PCIE_SD
RST_XAUI_SD
RST_EXT_PHY
HOT_RST_CTL
CS_RST_CTL
EE_RST_CTL
SR_RST_CTL
EV_RST_CTL
EM_RST_CTL
XGTX_RST_CTL
XGRX_RST_CTL
PCIE_CORE_RST_CTL
PCIE_NSTKY_RST_CTL
PCIE_STKY_RST_CTL
BIU_RST_CTL
PCIX_RST_CTL
PCIE_SD_RST_CTL
XAUI_SD_RST_CTL
EXT_PHY_RST_CTL
GPIO0_PWRUP_VALUE
GPIO1_PWRUP_VALUE
GPIO2_PWRUP_VALUE
GPIO3_PWRUP_VALUE
GPIO4_PWRUP_VALUE
GPIO5_PWRUP_VALUE
GPIO6_PWRUP_VALUE
GPIO7_PWRUP_VALUE
GPIO0_IN
GPIO1_IN
GPIO2_IN
GPIO3_IN
GPIO4_IN
GPIO5_IN
GPIO6_IN
GPIO7_IN
GPIO0_OUT
GPIO1_OUT
GPIO2_OUT
GPIO3_OUT
GPIO4_OUT
GPIO5_OUT
GPIO6_OUT
GPIO7_OUT
GPIO0_OEN
GPIO1_OEN
GPIO2_OEN
GPIO3_OEN
GPIO4_OEN
GPIO5_OEN
USE_NIC_CLK
CLK156_OUT_EN
GPIO8_PWRUP_VALUE
GPIO9_PWRUP_VALUE
GPIO10_PWRUP_VALUE
GPIO11_PWRUP_VALUE
GPIO12_PWRUP_VALUE
GPIO13_PWRUP_VALUE
GPIO14_PWRUP_VALUE
GPIO15_PWRUP_VALUE
GPIO8_IN
GPIO9_IN
GPIO10_IN
GPIO11_IN
GPIO12_IN
GPIO13_IN
GPIO14_IN
GPIO15_IN
GPIO8_OUT
GPIO9_OUT
GPIO10_OUT
GPIO11_OUT
GPIO12_OUT
GPIO13_OUT
GPIO14_OUT
GPIO15_OUT
GPIO8_OEN
GPIO9_OEN
GPIO10_OEN
GPIO11_OEN
GPIO12_OEN
GPIO13_OEN
GPIO14_OEN
GPIO15_OEN
GPIO_PWRUP_VALUE2
GPIO_IN2
GPIO_OUT2
GPIO_PWRUP_VALUE3
GPIO_IN3
GPIO_OUT3
STRAP_PINS
ATE_MODE
EE_PRST
SF_PRST
ONCHIP_SRAM
REVISION_ID
EE_STRAP
EE_STRAP_EN
AER_DIS
EE_VPD_EN
EE_VPD_EN_AD9_MODE
EE_VPD_DEV_SF_SEL
EE_VPD_ACCESS_BLOCK
EE_VPD_ACCESS_ON
EE_VPD_AD_SIZE
EE_VPD_LENGTH
EE_VPD_BASE
EE_VPD_WR_CMD_EN
EE_VPDW_BASE
EE_VPDW_LENGTH
EE_EE_WR_TMR_VALUE
EE_EE_CLOCK_DIV
EE_VPD_WIP_POLL
EE_SF_CLOCK_DIV
EE_SF_FASTRD_EN
EE_EXP_ROM_WINDOW_BASE
EE_EXPROM_MASK
EE_SPI_HDATA0
EE_SPI_HDATA1
EE_SPI_HDATA2
EE_SPI_HDATA3
EE_SPI_HADR_ADR
EE_SPI_HADR_DUBYTE
EE_SPI_HCMD_ENC
EE_SPI_HCMD_ADBCNT
EE_SPI_HCMD_DUBCNT
EE_SPI_HCMD_READ
EE_SPI_HCMD_DABCNT
EE_SPI_HCMD_SF_SEL
EE_WR_TIMER_ACTIVE
EE_SPI_HCMD_CMD_EN
DFLT_EVQ
USREV_DIS
TLP_TD
TD_SEL
ATTR_SEL
TLP_EP
US_DISABLE
WD_TIMER
INTA_VEC
INTB_VEC
TLP_ATTR
TLP_TC
POST_WR_MASK
FC_BLOCKING_EN
B2B_REQ_EN
PE_EIDLE_DIS
TX_RREQ_MASK_EN
DOORBELL_DROP
TRGT_MASK_ALL
TX_MRG_TAGS
PCIE_CPL_TIMEOUT_CTRL
BDMRD_CPLF_FULL
NORM_INT_VEC_DIS_CHAR
NORM_INT_VEC_DIS_KER
DRV_INT_EN_CHAR
CHAR_INT_KER
CHAR_INT_CHAR
CHAR_INT_LEVE_SEL
DRV_INT_EN_KER
KER_INT_KER
KER_INT_CHAR
KER_INT_LEVE_SEL
ADR_REGION0
ADR_REGION1
ADR_REGION2
ADR_REGION3
TX_FILTER_ALL_VLAN_ETHERTYPES_BIT
TX_TCPIP_FILTER_FULL_SEARCH_RANGE
TX_TCPIP_FILTER_WILD_SEARCH_RANGE
TX_UDPIP_FILTER_FULL_SEARCH_RANGE
TX_UDPIP_FILTER_WILD_SEARCH_RANGE
TX_ETH_FILTER_FULL_SEARCH_RANGE
TX_ETH_FILTER_WILD_SEARCH_RANGE
ETHERNET_WILDCARD_SEARCH_LIMIT
ST MAC 10/100 Registers
control reg  0x%08X
addr HI 0x%08X
addr LO 0x%08X
multicast hash HI 0x%08X
multicast hash LO 0x%08X
MII addr 0x%08X
MII data %08X
flow control 0x%08X
VLAN1 tag 0x%08X
VLAN2 tag 0x%08X
mac wakeup frame 0x%08X
mac wakeup crtl 0x%08X
CSR%d  0x%08X
DMA cur tx buf addr 0x%08X
DMA cur rx buf addr 0x%08X
ST GMAC Registers
Reg%d  0x%08X
	%-41s : 
Identifier
	%-41s : 0x%02x
 (GBIC)
 (SFP)
 (reserved or unknown)
Extended identifier
 (unknown)
Connector
 (unknown or unspecified)
 (SC)
 (BNC/TNC)
 (FibreJack)
 (LC)
 (MT-RJ)
 (MU)
 (SG)
 (Optical pigtail)
 (MPO Parallel Optic)
 (HSSDC II)
 (Copper pigtail)
 (RJ45)
Transceiver codes
%s 10G Ethernet: 10G Base-LR
%s 10G Ethernet: 10G Base-SR
%s Infiniband: 1X SX
%s Infiniband: 1X LX
%s SONET: OC-48, long reach
%s SONET: OC-48, short reach
%s SONET: OC-12, short reach
%s SONET: OC-3, short reach
%s Ethernet: BASE-PX
%s Ethernet: BASE-BX10
%s Ethernet: 100BASE-FX
%s Ethernet: 100BASE-LX/LX10
%s Ethernet: 1000BASE-T
%s Ethernet: 1000BASE-CX
%s Ethernet: 1000BASE-LX
%s Ethernet: 1000BASE-SX
%s FC: short distance (S)
%s FC: long distance (L)
%s FC: medium distance (M)
%s FC: Longwave laser (LC)
%s FC: Longwave laser (LL)
%s FC: Copper Active
%s FC: Copper Passive
%s FC: Copper FC-BaseT
%s FC: Twin Axial Pair (TW)
%s FC: Twisted Pair (TP)
%s FC: Miniature Coax (MI)
%s FC: Video Coax (TV)
%s FC: Multimode, 50um (M5)
%s FC: Single Mode (SM)
%s FC: 1200 MBytes/sec
%s FC: 800 MBytes/sec
%s FC: 400 MBytes/sec
%s FC: 200 MBytes/sec
%s FC: 100 MBytes/sec
Encoding
 (unspecified)
 (8B/10B)
 (4B/5B)
 (NRZ)
 (Manchester)
 (SONET Scrambled)
 (64B/66B)
BR, Nominal
	%-41s : %u%s
Rate identifier
 (8/4/2G Rx Rate_Select only)
 (8/4/2G Tx Rate_Select only)
Length (SMF,km)
Length (SMF)
Length (50um)
Length (62.5um)
Length (Copper)
Length (OM3)
Passive Cu cmplnce.
 (SFF-8431 appendix E)
 [SFF-8472 rev10.4 only]
Active Cu cmplnce.
 (SFF-8431 limiting)
Laser wavelength
	%-41s : %unm
Vendor name
Vendor OUI
	%-41s : %02x:%02x:%02x
Vendor PN
Vendor rev
Option values
	%-41s : 0x%02x 0x%02x
%s RX_LOS implemented
%s TX_FAULT implemented
%s TX_DISABLE implemented
%s RATE_SELECT implemented
%s Power level 2 requirement
%s Paging implemented
%s Power level 3 requirement
BR margin, max
BR margin, min
Vendor SN
Date code
 (no module present, unknown, or unspecified)
 (module soldered to motherboard)
 (GBIC not specified / not MOD_DEF compliant)
 (GBIC/SFP defined by 2-wire interface ID)
 (GBIC compliant with MOD_DEF %u)
 (Fibre Channel Style 1 copper)
 (Fibre Channel Style 2 copper)
 (Fibre Channel coaxial headers)
	%-41s : 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x
	Transceiver type                          :
%s 10G Ethernet: 10G Base-ER [SFF-8472 rev10.4 only]
%s 10G Ethernet: 10G Base-LRM
%s Infiniband: 1X Copper Active
%s Infiniband: 1X Copper Passive
%s ESCON: ESCON MMF, 1310nm LED
%s ESCON: ESCON SMF, 1310nm Laser
%s SONET: OC-192, short reach
%s SONET: SONET reach specifier bit 1
%s SONET: SONET reach specifier bit 2
%s SONET: OC-48, intermediate reach
%s SONET: OC-12, single mode, long reach
%s SONET: OC-12, single mode, inter. reach
%s SONET: OC-3, single mode, long reach
%s SONET: OC-3, single mode, inter. reach
%s FC: very long distance (V)
%s FC: intermediate distance (I)
%s FC: Shortwave laser, linear Rx (SA)
%s FC: Electrical inter-enclosure (EL)
%s FC: Electrical intra-enclosure (EL)
%s FC: Shortwave laser w/o OFC (SN)
%s FC: Shortwave laser with OFC (SL)
%s FC: Multimode, 62.5um (M6)
 (4/2/1G Rate_Select & AS0/AS1)
 (8/4/2G Independent Rx & Tx Rate_Select)
	Option                                    :
%s RX_LOS implemented, inverted
%s Tunable transmitter technology
%s Receiver decision threshold implemented
%s Linear receiver output implemented
%s Cooled transceiver implemented
%s Retimer or CDR implemented
Receiver signal OMA
Laser bias current low alarm
Laser bias current high alarm
Optical diagnostics support
	%-41s : No
	%-41s : Yes
Laser bias current
	%-41s : %.3f mA
Laser output power
	%-41s : %.4f mW / %.2f dBm
Module temperature
Module voltage
	%-41s : %.4f V
	%-41s : %s
Laser output power high alarm
Laser output power low alarm
Module temperature high alarm
Module temperature low alarm
Module voltage high alarm
Module voltage low alarm
Module voltage high warning
Module voltage low warning
Laser rx power high alarm
Laser rx power low alarm
Laser rx power high warning
Laser rx power low warning
Receiver signal average optical power
	%-41s : %.2f degrees C / %.2f degrees F
Laser bias current high alarm threshold
Laser bias current low alarm threshold
Laser bias current high warning threshold
Laser bias current low warning threshold
Laser output power high alarm threshold
Laser output power low alarm threshold
Laser output power high warning threshold
Laser output power low warning threshold
Module temperature high alarm threshold
Module temperature low alarm threshold
Module temperature high warning threshold
Module temperature low warning threshold
Module voltage high alarm threshold
Module voltage low alarm threshold
Module voltage high warning threshold
Module voltage low warning threshold
Laser rx power high alarm threshold
Laser rx power low alarm threshold
Laser rx power high warning threshold
Laser rx power low warning threshold
Alarm/warning flags implemented
Laser bias current high warning
Laser bias current low warning
Laser output power high warning
Laser output power low warning
Module temperature high warning
Module temperature low warning
@@0x00000: VFCTRL      (VF Control Register) (Write Only) N/A
0x00008: VFSTATUS    (VF Status Register)               0x%08X
0x00010: VFLINKS     (VF Link Status Register)          0x%08X
0x03190: VFRXMEMWRAP (Rx Packet Buffer Flush Detect)    0x%08X
0x00048: VFFRTIMER   (VF Free Running Timer)            0x%08X
0x00100: VFEICR      (VF Extended Interrupt Cause)      0x%08X
0x00104: VFEICS      (VF Extended Interrupt Cause Set)  0x%08X
0x00108: VFEIMS      (VF Extended Interrupt Mask Set)   0x%08X
0x0010C: VFEIMC      (VF Extended Interrupt Mask Clear) 0x%08X
0x00110: VFEIAC      (VF Extended Interrupt Auto Clear) 0x%08X
0x00114: VFEIAM      (VF Extended Interrupt Auto Mask)  0x%08X
0x00820: VFEITR(0)   (VF Extended Interrupt Throttle)   0x%08X
0x00120: VFIVAR(0)   (VF Interrupt Vector Allocation)   0x%08X
0x00140: VFIVAR_MISC (VF Interrupt Vector Misc)         0x%08X
0x00104: VFPSRTYPE   (VF Replication Packet Split Type) 0x%08X
0x%05x: VFRDBAL(%d)  (VF Rx Desc. Base Addr Low %d)      0x%08X
0x%05x: VFRDBAH(%d)  (VF Rx Desc. Base Addr High %d)     0x%08X
0x%05x: VFRDLEN(%d)  (VF Rx Desc. Length %d)             0x%08X
0x%05x: VFRDH(%d)    (VF Rx Desc. Head %d)               0x%08X
0x%05x: VFRDT(%d)    (VF Rx Desc. Tail %d)               0x%08X
0x%05x: VFRDT(%d)    (VF Rx Desc. Control %d),           0x%08X
0x%05x: VFSRRCTL(%d) (VF Split Rx Control %d)            0x%08X
0x%05x: VFTDBAL(%d)  (VF Tx Desc. Base Addr Low %d)      0x%08X
0x%05x: VFTDBAH(%d)  (VF Tx Desc. Base Addr High %d)     0x%08X
0x%05x: VFTDLEN(%d)  (VF Tx Desc. Length %d)             0x%08X
0x%05x: VFTDH(%d)    (VF Tx Desc. Head %d)               0x%08X
0x%05x: VFTDT(%d)    (VF Tx Desc. Tail %d)               0x%08X
0x%05x: VFTDT(%d)    (VF Tx Desc. Control %d)            0x%08X
0x%05x: VFTDWBAL(%d) (VF Tx Desc. Write Back Addr Lo %d) 0x%08X
0x%05x: VFTDWBAH(%d) (VF Tx Desc. Write Back Addr Hi %d) 0x%08X
Altera TSE 10/100/1000 Registers, Version %d
---------------------------------------------
Revision               0x%08X
    CustVersion        0x%08X
Scratch                0x%08X
Command/Config         0x%08X
mac_0                  0x%08X
mac_1                  0x%08X
frm_length             0x%08X
pause_quant            0x%08X
rx_section_empty       0x%08X
rx_section_full        0x%08X
tx_section_empty       0x%08X
tx_section_full        0x%08X
rx_almost_empty        0x%08X
rx_almost_full         0x%08X
tx_almost_empty        0x%08X
tx_almost_full         0x%08X
mdio_addr0             0x%08X
mdio_addr1             0x%08X
holdoff_quant          0x%08X
tx_ipg_length          0x%08X
Transmit Command       0x%08X
Receive Command        0x%08X
Multicast Hash[%02d]     0x%08X
    Core Version       %d.%d
    (0)TX_EN           %d
    (1)RX_EN           %d
    (2)XON_GEN         %d
    (3)ETH_SPEED       %d
    (4)PROMIS_EN       %d
    (5)PAD_EN          %d
    (6)CRC_FWD         %d
    (7)PAUSE_FWD       %d
    (8)PAUSE_IGN       %d
    (9)TXADDR_INS      %d
    (10)HD_EN          %d
    (11)EXCESS_COL     %d
    (12)LATE_COL       %d
    (13)SW_RESET       %d
    (14)MHASH_SEL      %d
    (15)LOOP_EN        %d
    (16-18)TX_ADDR_SEL %d
    (19)MAGIC_EN       %d
    (20)SLEEP          %d
    (21)WAKEUP         %d
    (22)XOFF_GEN       %d
    (23)CTRL_FRAME_EN  %d
    (24)NO_LEN_CHECK   %d
    (25)ENA_10         %d
    (26)RX_ERR_DISC    %d
    (31)CTRL_RESET     %d
Control Registers
Datapath Registers
==================
    Transmit Queue %d
    ----------------
        Transmit Ring
        Transmit Data Ring
    Receive Queue %d
        Receive Ring 0
        Receive Ring 1
        Receive Data Ring
    VRRS (Vmxnet3 Revision Report and Selection)    0x%x
    UVRS (UPT Version Report and Selection)         0x%x
    DSA  (Driver Shared Address)                    0x%08x%08x
    CMD  (Command Register)                         0x%x
    MAC  (Media Access Control address)             %02x:%02x:%02x:%02x:%02x:%02x
    ICR  (Interrupt Cause Register)                 0x%x
    ECR  (Event Cause Register)                     0x%x
    IMR (Interrupt Mask Register) %d                 0x%x
        TXPROD (Transmit Ring Producer Register)    0x%x
            Base Address                            0x%08x%08x
            Size                                    %u
            next2fill                               %u
            next2comp                               %u
            gen                                     %u
            Buffer Size                             %u
        Transmit Completion Ring
            size                                    %u
            next2proc                               %u
        stopped                                     %u
        RXPROD1 (Receive Ring Producer Register) 1  0x%x
        RXPROD2 (Receive Ring Producer Register) 2  0x%x
        Receive Completion Ring
;*3$"
794aa90cce4ac3d5be06f1c7dec0bac8f4c951.debug
.shstrtab
.interp
.note.ABI-tag
.note.gnu.build-id
.gnu.hash
.dynsym
.dynstr
.gnu.version
.gnu.version_r
.rela.dyn
.rela.plt
.init
.plt.got
.text
.fini
.rodata
.eh_frame_hdr
.eh_frame
.init_array
.fini_array
.jcr
.dynamic
.got.plt
.data
.bss
.gnu_debuglink
