// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=2363,HLS_SYN_LUT=7836,HLS_VERSION=2018_2}" *)

module HTA_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 50'd131072;
parameter    ap_ST_fsm_state20 = 50'd262144;
parameter    ap_ST_fsm_state21 = 50'd524288;
parameter    ap_ST_fsm_state22 = 50'd1048576;
parameter    ap_ST_fsm_state23 = 50'd2097152;
parameter    ap_ST_fsm_state24 = 50'd4194304;
parameter    ap_ST_fsm_state25 = 50'd8388608;
parameter    ap_ST_fsm_state26 = 50'd16777216;
parameter    ap_ST_fsm_state27 = 50'd33554432;
parameter    ap_ST_fsm_state28 = 50'd67108864;
parameter    ap_ST_fsm_state29 = 50'd134217728;
parameter    ap_ST_fsm_state30 = 50'd268435456;
parameter    ap_ST_fsm_state31 = 50'd536870912;
parameter    ap_ST_fsm_state32 = 50'd1073741824;
parameter    ap_ST_fsm_state33 = 50'd2147483648;
parameter    ap_ST_fsm_state34 = 50'd4294967296;
parameter    ap_ST_fsm_state35 = 50'd8589934592;
parameter    ap_ST_fsm_state36 = 50'd17179869184;
parameter    ap_ST_fsm_state37 = 50'd34359738368;
parameter    ap_ST_fsm_state38 = 50'd68719476736;
parameter    ap_ST_fsm_state39 = 50'd137438953472;
parameter    ap_ST_fsm_state40 = 50'd274877906944;
parameter    ap_ST_fsm_state41 = 50'd549755813888;
parameter    ap_ST_fsm_state42 = 50'd1099511627776;
parameter    ap_ST_fsm_state43 = 50'd2199023255552;
parameter    ap_ST_fsm_state44 = 50'd4398046511104;
parameter    ap_ST_fsm_state45 = 50'd8796093022208;
parameter    ap_ST_fsm_state46 = 50'd17592186044416;
parameter    ap_ST_fsm_state47 = 50'd35184372088832;
parameter    ap_ST_fsm_state48 = 50'd70368744177664;
parameter    ap_ST_fsm_state49 = 50'd140737488355328;
parameter    ap_ST_fsm_state50 = 50'd281474976710656;
parameter    ap_ST_fsm_state51 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [63:0] group_tree_V_1_d0;
wire   [63:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [63:0] group_tree_V_0_d0;
wire   [63:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [10:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [10:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [61:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state33;
wire   [0:0] tmp_20_fu_2309_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] grp_log_2_64bit_fu_1174_ap_return;
reg   [31:0] reg_966;
wire    ap_CS_fsm_state38;
reg   [3:0] p_03562_2_in_reg_991;
reg   [63:0] p_03566_1_in_reg_1000;
reg   [12:0] p_03538_1_in_in_reg_1009;
reg   [63:0] tmp_V_5_reg_1018;
reg   [7:0] reg_1061;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state33_io;
reg   [4:0] reg_1308;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state37;
reg   [63:0] reg_1312;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state44;
wire   [15:0] size_V_fu_1327_p1;
reg   [15:0] size_V_reg_3287;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1331_p1;
reg   [15:0] free_target_V_reg_3292;
reg   [15:0] p_Result_11_fu_1341_p4;
reg   [15:0] p_Result_11_reg_3299;
wire   [0:0] tmp_fu_1351_p2;
reg   [0:0] tmp_reg_3305;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_74_fu_1372_p1;
reg   [0:0] tmp_74_reg_3315;
wire   [63:0] newIndex4_fu_1386_p1;
reg   [63:0] newIndex4_reg_3320;
wire   [0:0] tmp_6_fu_1392_p2;
reg   [0:0] tmp_6_reg_3338;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3352;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_15_fu_1403_p3;
reg   [0:0] tmp_15_reg_3362;
reg   [7:0] addr_tree_map_V_load_reg_3366;
wire   [12:0] loc1_V_10_fu_1411_p1;
reg   [12:0] loc1_V_10_reg_3375;
wire   [10:0] loc1_V_9_cast_cast_fu_1415_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3381;
wire   [63:0] newIndex2_fu_1429_p1;
reg   [63:0] newIndex2_reg_3386;
wire  signed [63:0] tmp_V_fu_1455_p1;
reg  signed [63:0] tmp_V_reg_3407;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_5_fu_1470_p2;
reg   [63:0] tmp_5_reg_3415;
reg   [12:0] p_Result_12_fu_1478_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1496_p1;
wire   [11:0] loc1_V_fu_1500_p4;
reg   [11:0] loc1_V_reg_3430;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1510_p1;
reg   [12:0] loc1_V_11_reg_3435;
wire   [0:0] tmp_84_fu_1514_p1;
reg   [0:0] tmp_84_reg_3440;
wire   [3:0] now1_V_1_fu_1518_p2;
reg   [3:0] now1_V_1_reg_3445;
wire   [0:0] tmp_25_fu_1524_p2;
reg   [0:0] tmp_25_reg_3450;
wire   [63:0] newIndex_fu_1540_p1;
reg   [63:0] newIndex_reg_3454;
wire   [63:0] tmp_44_fu_1588_p2;
reg   [63:0] tmp_44_reg_3470;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_13_fu_1594_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1622_p2;
reg   [12:0] p_Repl2_s_reg_3485;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_15_fu_1628_p2;
reg   [3:0] p_Repl2_15_reg_3491;
wire   [63:0] mask_V_load32_phi_ca_fu_1664_p3;
wire   [0:0] tmp_117_fu_1634_p3;
wire   [1:0] tmp_128_fu_1642_p1;
wire   [63:0] tmp_81_fu_1672_p5;
wire   [63:0] tmp_80_fu_1684_p5;
wire   [63:0] mask_V_load33_phi_ca_fu_1696_p3;
wire   [0:0] tmp_141_fu_1704_p1;
reg   [0:0] tmp_141_reg_3522;
wire   [63:0] newIndex15_fu_1718_p1;
reg   [63:0] newIndex15_reg_3527;
wire   [63:0] r_V_39_fu_1727_p2;
reg   [63:0] r_V_39_reg_3543;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_32_fu_1740_p2;
reg   [63:0] r_V_32_reg_3548;
wire   [31:0] cnt_fu_1746_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_13_fu_1801_p3;
reg   [12:0] tmp_13_reg_3559;
wire   [12:0] r_V_2_fu_1827_p1;
reg   [12:0] r_V_2_reg_3564;
wire   [12:0] loc_tree_V_6_fu_1839_p2;
reg   [12:0] loc_tree_V_6_reg_3569;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1869_p1;
reg   [63:0] newIndex6_reg_3574;
wire   [0:0] tmp_57_fu_1875_p1;
reg   [0:0] tmp_57_reg_3595;
wire    ap_CS_fsm_state16;
wire   [61:0] tmp_24_fu_1890_p2;
reg   [61:0] tmp_24_reg_3599;
reg   [1:0] tmp_26_reg_3604;
wire   [63:0] r_V_41_fu_1906_p3;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_14_fu_1912_p4;
wire   [63:0] r_V_8_fu_1925_p2;
wire   [3:0] now1_V_2_fu_1931_p2;
reg   [3:0] now1_V_2_reg_3624;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1937_p1;
reg   [1:0] rec_bits_V_3_reg_3629;
wire   [0:0] tmp_31_fu_1955_p2;
reg   [0:0] tmp_31_reg_3634;
wire   [63:0] TMP_0_V_3_fu_1995_p2;
reg   [63:0] TMP_0_V_3_reg_3638;
reg   [12:0] p_Result_15_fu_2001_p4;
reg   [12:0] p_Result_15_reg_3644;
wire   [63:0] r_V_9_fu_2014_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] newIndex11_fu_2047_p1;
reg   [63:0] newIndex11_reg_3658;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_61_fu_2031_p2;
wire   [0:0] tmp_109_fu_2067_p1;
reg   [0:0] tmp_109_reg_3674;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_64_fu_2079_p2;
reg   [63:0] tmp_64_reg_3678;
wire   [1:0] rec_bits_V_2_fu_2108_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2112_p2;
wire   [10:0] tmp_68_fu_2128_p1;
wire   [0:0] p_Repl2_5_fu_2136_p2;
reg   [0:0] p_Repl2_5_reg_3700;
wire    ap_CS_fsm_state24;
wire   [63:0] r_V_28_fu_2170_p2;
wire    ap_CS_fsm_state26;
reg   [63:0] p_Result_4_fu_2287_p4;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state31;
wire   [63:0] tmp_V_1_fu_2303_p2;
reg   [63:0] tmp_V_1_reg_3720;
wire    ap_CS_fsm_state32;
reg   [0:0] tmp_20_reg_3728;
wire   [0:0] grp_fu_1278_p3;
reg   [0:0] tmp_86_reg_3732;
wire   [12:0] r_V_15_fu_2328_p1;
wire   [63:0] TMP_0_V_6_fu_2337_p2;
wire   [63:0] newIndex8_fu_2357_p1;
reg   [63:0] newIndex8_reg_3756;
wire    ap_CS_fsm_state35;
wire   [0:0] tmp_101_fu_2375_p1;
reg   [0:0] tmp_101_reg_3772;
wire    ap_CS_fsm_state36;
wire   [63:0] lhs_V_1_fu_2379_p3;
reg   [63:0] lhs_V_1_reg_3776;
wire   [61:0] tmp_102_fu_2387_p1;
reg   [61:0] tmp_102_reg_3781;
wire   [61:0] TMP_0_V_2_fu_2406_p2;
reg   [61:0] TMP_0_V_2_reg_3796;
wire   [63:0] TMP_0_V_2_cast_fu_2412_p1;
reg   [63:0] TMP_0_V_2_cast_reg_3801;
wire   [12:0] r_V_11_fu_2436_p1;
reg   [12:0] r_V_11_reg_3807;
wire   [12:0] r_V_13_fu_2501_p3;
reg   [12:0] r_V_13_reg_3812;
reg   [0:0] tmp_112_reg_3817;
wire    ap_CS_fsm_state40;
wire   [3:0] now1_V_6_fu_2538_p2;
wire   [3:0] now2_V_3_fu_2548_p2;
wire   [63:0] newIndex13_fu_2591_p1;
reg   [63:0] newIndex13_reg_3865;
wire   [0:0] tmp_130_fu_2597_p3;
reg   [0:0] tmp_130_reg_3881;
wire    ap_CS_fsm_state41;
wire   [0:0] op2_assign_3_fu_2611_p2;
reg   [0:0] op2_assign_3_reg_3885;
wire   [0:0] tmp_79_fu_2617_p2;
reg   [0:0] tmp_79_reg_3890;
wire   [63:0] rhs_V_6_fu_2737_p2;
reg   [63:0] rhs_V_6_reg_3894;
wire   [63:0] newIndex17_fu_2753_p1;
reg   [63:0] newIndex17_reg_3900;
wire   [0:0] tmp_92_fu_2759_p2;
reg   [0:0] tmp_92_reg_3916;
wire   [0:0] tmp_157_fu_2765_p1;
reg   [0:0] tmp_157_reg_3920;
wire   [63:0] newIndex23_fu_2779_p1;
reg   [63:0] newIndex23_reg_3925;
wire   [3:0] now1_V_5_fu_2888_p2;
wire    ap_CS_fsm_state42;
wire   [3:0] now2_V_1_fu_2897_p2;
wire   [0:0] tmp_122_fu_2963_p1;
reg   [0:0] tmp_122_reg_3962;
wire    ap_CS_fsm_state46;
wire   [63:0] r_V_38_fu_3025_p2;
reg   [63:0] r_V_38_reg_3966;
wire   [61:0] r_V_38_cast1_fu_3031_p2;
reg   [61:0] r_V_38_cast1_reg_3972;
wire   [29:0] r_V_38_cast2_fu_3037_p2;
reg   [29:0] r_V_38_cast2_reg_3977;
wire   [13:0] r_V_38_cast3_fu_3043_p2;
reg   [13:0] r_V_38_cast3_reg_3982;
wire   [5:0] r_V_38_cast4_fu_3049_p2;
reg   [5:0] r_V_38_cast4_reg_3987;
wire   [1:0] r_V_38_cast_fu_3055_p2;
reg   [1:0] r_V_38_cast_reg_3992;
wire   [63:0] newIndex19_fu_3077_p1;
reg   [63:0] newIndex19_reg_4000;
wire    ap_CS_fsm_state48;
wire   [0:0] tmp_85_fu_3061_p2;
wire   [63:0] newIndex21_fu_3098_p1;
reg   [63:0] newIndex21_reg_4010;
wire   [2:0] now2_V_s_fu_3103_p2;
reg   [2:0] now2_V_s_reg_4020;
wire   [0:0] p_Repl2_10_fu_3109_p2;
reg   [0:0] p_Repl2_10_reg_4025;
wire   [0:0] p_Repl2_11_fu_3123_p2;
reg   [0:0] p_Repl2_11_reg_4030;
wire   [0:0] p_Repl2_12_fu_3138_p2;
reg   [0:0] p_Repl2_12_reg_4035;
wire   [0:0] p_Repl2_13_fu_3153_p2;
reg   [0:0] p_Repl2_13_reg_4040;
wire   [0:0] p_Repl2_14_fu_3168_p2;
reg   [0:0] p_Repl2_14_reg_4045;
wire   [7:0] tmp_91_fu_3209_p1;
wire    ap_CS_fsm_state49;
wire   [31:0] i_assign_1_fu_3228_p1;
reg   [31:0] i_assign_1_reg_4055;
wire    ap_CS_fsm_state50;
reg   [63:0] p_Result_7_fu_3252_p4;
reg   [63:0] p_Result_7_reg_4060;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    grp_log_2_64bit_fu_1174_ap_ready;
reg   [63:0] grp_log_2_64bit_fu_1174_tmp_V;
reg   [3:0] ap_phi_mux_p_5_phi_fu_854_p34;
reg   [3:0] p_5_reg_850;
wire   [0:0] tmp_s_fu_1357_p2;
wire   [15:0] p_4_fu_1367_p2;
reg   [12:0] p_03550_8_in_reg_908;
wire   [0:0] tmp_60_fu_1616_p2;
reg   [3:0] p_03562_1_in_reg_917;
reg   [1:0] p_Val2_3_reg_926;
reg   [3:0] p_03558_2_in_reg_938;
reg   [12:0] p_03542_3_in_reg_947;
reg   [63:0] TMP_0_V_4_reg_956;
reg   [63:0] mask_V_load_phi_reg_978;
reg   [3:0] ap_phi_mux_p_03562_2_in_phi_fu_994_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03566_1_in_phi_fu_1003_p4;
reg   [12:0] ap_phi_mux_p_03538_1_in_in_phi_fu_1012_p4;
reg   [63:0] ap_phi_mux_tmp_V_5_phi_fu_1023_p4;
reg   [10:0] p_Val2_11_reg_1030;
wire    ap_CS_fsm_state20;
reg   [3:0] p_03562_3_reg_1040;
reg   [1:0] p_Val2_2_reg_1052;
reg   [63:0] rhs_V_4_reg_1073;
reg   [63:0] storemerge_reg_1085;
reg   [63:0] buddy_tree_V_load_1_s_reg_1095;
reg   [7:0] ap_phi_mux_p_6_phi_fu_1108_p4;
reg   [7:0] p_6_reg_1104;
reg   [12:0] ap_phi_mux_p_7_phi_fu_1118_p4;
reg   [12:0] p_7_reg_1115;
reg   [63:0] ap_phi_mux_p_8_phi_fu_1127_p4;
reg   [63:0] p_8_reg_1124;
reg   [3:0] p_2_reg_1133;
reg   [3:0] p_3_reg_1143;
reg   [7:0] p_03550_5_in_reg_1153;
wire    ap_CS_fsm_state47;
reg   [2:0] p_03558_1_reg_1163;
wire   [63:0] tmp_7_fu_1398_p1;
wire   [63:0] tmp_19_fu_1441_p1;
wire   [0:0] tmp_73_fu_1459_p1;
wire   [63:0] tmp_23_fu_1855_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_628_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_636_p3;
wire   [63:0] tmp_35_fu_2369_p1;
wire   [63:0] tmp_66_fu_2532_p1;
wire   [63:0] tmp_70_fu_2586_p1;
wire   [0:0] tmp_144_fu_2785_p1;
reg   [7:0] cmd_fu_300;
reg   [31:0] cnt_1_fu_304;
wire   [31:0] cnt_2_fu_2810_p2;
reg   [63:0] rhs_V_3_fu_308;
reg   [12:0] loc2_V_fu_312;
wire   [12:0] loc2_V_2_cast_fu_2562_p1;
wire   [12:0] loc2_V_2_fu_2804_p2;
reg   [12:0] loc1_V_7_fu_316;
wire   [12:0] loc1_V_8_cast_fu_2544_p1;
wire   [12:0] loc1_V_9_fu_2869_p1;
wire   [31:0] output_addr_V_fu_2332_p1;
wire   [31:0] output_addr_V_1_fu_2509_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_23_fu_2142_p2;
wire   [63:0] r_V_26_fu_2156_p2;
reg   [63:0] p_Result_s_fu_2180_p4;
reg   [63:0] p_Result_2_fu_2233_p4;
wire    ap_CS_fsm_state29;
wire   [63:0] tmp_56_fu_2349_p2;
wire   [63:0] r_V_34_fu_2797_p2;
reg   [63:0] p_Result_10_fu_2844_p4;
wire    ap_CS_fsm_state43;
wire   [63:0] r_V_18_fu_2906_p2;
wire    ap_CS_fsm_state45;
wire   [63:0] r_V_20_fu_2919_p2;
wire   [63:0] r_V_22_fu_2931_p2;
reg   [63:0] tmp_154_fu_3188_p4;
reg   [63:0] p_Result_5_fu_3232_p4;
wire    ap_CS_fsm_state51;
reg   [63:0] p_Result_9_fu_3271_p4;
wire   [63:0] r_V_25_fu_2149_p2;
wire   [63:0] r_V_27_fu_2163_p2;
reg   [63:0] p_Result_1_fu_2206_p4;
reg   [63:0] p_Result_3_fu_2260_p4;
wire   [63:0] tmp_65_fu_2525_p2;
wire   [63:0] r_V_19_fu_2913_p2;
wire   [63:0] r_V_21_fu_2925_p2;
reg   [63:0] tmp_155_fu_3217_p4;
reg   [63:0] p_Result_6_fu_3242_p4;
reg   [63:0] p_Result_8_fu_3261_p4;
wire   [63:0] tmp_55_fu_2514_p2;
wire   [15:0] tmp_size_V_fu_1335_p2;
wire   [15:0] p_s_fu_1362_p2;
wire   [2:0] newIndex3_fu_1376_p4;
wire   [2:0] newIndex1_fu_1419_p4;
wire   [3:0] r_V_4_fu_1435_p2;
wire   [31:0] tmp_9_fu_1446_p1;
wire   [31:0] op2_assign_4_fu_1449_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1462_p3;
wire   [63:0] tmp_21_fu_1487_p1;
wire   [63:0] r_V_fu_1491_p2;
wire   [2:0] newIndex9_fu_1530_p4;
wire   [0:0] tmp_87_fu_1546_p3;
wire   [0:0] tmp_100_fu_1554_p1;
wire   [0:0] tmp_39_fu_1558_p2;
wire   [31:0] tmp_40_fu_1564_p1;
wire   [31:0] tmp_41_fu_1568_p1;
wire   [31:0] op2_assign_5_fu_1571_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1581_p3;
wire  signed [63:0] tmp_42_fu_1577_p1;
wire   [63:0] tmp_59_fu_1603_p1;
wire   [63:0] r_V_7_fu_1607_p2;
wire   [1:0] rec_bits_V_1_fu_1612_p1;
wire   [0:0] tmp_129_fu_1656_p3;
wire   [1:0] tmp_81_fu_1672_p4;
wire   [1:0] tmp_80_fu_1684_p4;
wire   [2:0] newIndex14_fu_1708_p4;
wire   [63:0] tmp_83_fu_1724_p1;
wire   [63:0] lhs_V_8_fu_1733_p3;
wire  signed [3:0] r_V_40_fu_1752_p2;
wire   [3:0] tmp_10_fu_1772_p2;
wire   [31:0] tmp_8_fu_1769_p1;
wire  signed [31:0] tmp_12_cast_fu_1778_p1;
wire  signed [15:0] tmp_10_cast_fu_1765_p1;
wire   [31:0] tmp_11_fu_1782_p2;
wire   [15:0] tmp_12_fu_1788_p2;
wire   [0:0] tmp_27_fu_1757_p3;
wire   [12:0] tmp_29_fu_1793_p1;
wire   [12:0] tmp_32_fu_1797_p1;
wire   [3:0] tmp_14_fu_1812_p2;
wire   [15:0] tmp_22_cast_fu_1809_p1;
wire   [15:0] tmp_27_cast_fu_1817_p1;
wire   [15:0] tmp_16_fu_1821_p2;
wire   [12:0] tmp_17_fu_1831_p2;
wire   [12:0] tmp_22_fu_1835_p1;
wire   [13:0] lhs_V_1_cast_fu_1845_p1;
wire   [13:0] r_V_5_fu_1849_p2;
wire   [6:0] newIndex5_fu_1860_p4;
wire   [63:0] lhs_V_fu_1878_p3;
wire   [61:0] tmp_69_fu_1886_p1;
wire   [63:0] tmp_28_fu_1921_p1;
wire   [0:0] tmp_76_fu_1941_p3;
wire   [0:0] tmp_30_fu_1949_p2;
wire   [11:0] p_03538_1_in_fu_1961_p4;
wire   [12:0] tmp_33_fu_1971_p1;
wire   [12:0] loc_tree_V_7_fu_1975_p2;
wire   [31:0] tmp_36_fu_1981_p1;
wire   [31:0] op2_assign_7_fu_1985_p2;
wire  signed [63:0] tmp_37_fu_1991_p1;
wire   [63:0] tmp_38_fu_2011_p1;
wire   [0:0] tmp_58_fu_2019_p2;
wire   [0:0] not_s_fu_2025_p2;
wire   [2:0] newIndex10_fu_2037_p4;
wire   [31:0] tmp_62_fu_2053_p1;
wire   [31:0] op2_assign_8_fu_2057_p2;
wire   [63:0] buddy_tree_V_load_6_s_fu_2071_p3;
wire  signed [63:0] tmp_63_fu_2063_p1;
wire   [12:0] p_Val2_18_cast_fu_2085_p1;
reg   [12:0] p_Result_16_fu_2089_p4;
wire   [63:0] tmp_67_fu_2099_p1;
wire   [63:0] r_V_16_fu_2103_p2;
wire   [9:0] tmp_115_fu_2118_p4;
wire   [1:0] tmp_131_fu_2132_p1;
wire   [31:0] i_assign_fu_2176_p1;
wire   [3:0] tmp_133_fu_2190_p4;
wire   [0:0] p_Repl2_6_fu_2200_p2;
wire   [7:0] tmp_135_fu_2217_p4;
wire   [0:0] p_Repl2_7_fu_2227_p2;
wire   [15:0] tmp_137_fu_2244_p4;
wire   [0:0] p_Repl2_8_fu_2254_p2;
wire   [31:0] tmp_139_fu_2271_p4;
wire   [0:0] p_Repl2_9_fu_2281_p2;
wire   [63:0] tmp_18_fu_2297_p2;
wire   [3:0] grp_fu_1286_p2;
wire   [19:0] tmp_38_cast_fu_2318_p1;
wire   [19:0] tmp_37_cast_fu_2314_p1;
wire   [19:0] tmp_43_fu_2322_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2342_p3;
wire   [6:0] grp_fu_1292_p4;
wire   [3:0] r_V_3_fu_2363_p2;
wire  signed [61:0] rhs_V_cast_fu_2391_p1;
wire   [61:0] r_V_35_fu_2395_p2;
wire   [61:0] tmp_45_fu_2400_p2;
wire   [3:0] tmp_46_fu_2420_p2;
wire   [15:0] tmp_54_cast_fu_2416_p1;
wire   [15:0] tmp_61_cast_fu_2426_p1;
wire   [15:0] tmp_47_fu_2430_p2;
wire   [7:0] loc_tree_V_fu_2440_p0;
wire   [12:0] loc_tree_V_fu_2440_p1;
wire   [12:0] tmp_49_fu_2448_p2;
wire   [12:0] tmp_48_fu_2444_p1;
wire  signed [3:0] tmp_106_fu_2459_p1;
wire  signed [3:0] tmp_50_fu_2467_p0;
wire   [12:0] new_loc1_V_fu_2453_p2;
wire  signed [3:0] tmp_52_fu_2475_p1;
wire   [3:0] tmp_52_fu_2475_p2;
wire  signed [12:0] tmp_72_cast_fu_2481_p1;
wire   [31:0] tmp_51_fu_2471_p1;
wire  signed [31:0] tmp_50_fu_2467_p1;
wire   [31:0] tmp_54_fu_2491_p2;
wire   [0:0] tmp_106_fu_2459_p3;
wire   [12:0] tmp_53_fu_2485_p2;
wire   [12:0] tmp_107_fu_2497_p1;
wire   [63:0] op2_assign_fu_2520_p2;
wire   [8:0] loc2_V_3_fu_2554_p3;
wire   [0:0] rev_fu_2605_p2;
wire   [0:0] tmp_143_fu_2637_p3;
wire   [1:0] tmp_88_fu_2653_p4;
wire   [1:0] tmp_89_fu_2665_p4;
wire   [1:0] tmp_142_fu_2623_p1;
wire   [0:0] sel_tmp_fu_2685_p2;
wire   [63:0] tmp_88_fu_2653_p5;
wire   [63:0] mask_V_load_120_phi_s_fu_2645_p3;
wire   [0:0] sel_tmp2_fu_2699_p2;
wire   [63:0] tmp_89_fu_2665_p5;
wire   [63:0] sel_tmp1_fu_2691_p3;
wire   [0:0] sel_tmp4_fu_2713_p2;
wire   [63:0] mask_V_load_119_phi_s_fu_2677_p3;
wire   [63:0] sel_tmp3_fu_2705_p3;
wire   [63:0] mask_V_load_1_phi_fu_2719_p3;
wire   [63:0] tmp_90_fu_2727_p1;
wire   [63:0] r_V_33_fu_2731_p2;
wire   [2:0] newIndex16_fu_2743_p4;
wire   [2:0] newIndex22_fu_2769_p4;
wire   [63:0] lhs_V_14_fu_2789_p3;
wire   [63:0] p_Val2_22_fu_2837_p3;
wire   [31:0] i_assign_3_fu_2833_p1;
wire   [11:0] loc1_V_6_fu_2859_p4;
wire   [0:0] op2_assign_2_fu_2878_p2;
wire   [3:0] tmp_93_fu_2884_p1;
wire   [3:0] tmp_94_fu_2894_p1;
wire   [63:0] mark_mask_V_load_cas_fu_2937_p1;
wire   [1:0] tmp_121_fu_2953_p1;
wire   [63:0] lhs_V_2_fu_2967_p3;
wire   [5:0] tmp_120_fu_2949_p1;
wire   [13:0] tmp_119_fu_2945_p1;
wire   [29:0] tmp_118_fu_2941_p1;
wire   [63:0] rhs_V_2_fu_2957_p2;
wire   [61:0] tmp_127_fu_3021_p1;
wire   [61:0] tmp_78_fu_3015_p2;
wire   [29:0] tmp_126_fu_3011_p1;
wire   [29:0] tmp_77_fu_3005_p2;
wire   [13:0] tmp_125_fu_3001_p1;
wire   [13:0] tmp_75_fu_2995_p2;
wire   [5:0] tmp_124_fu_2991_p1;
wire   [5:0] tmp_72_fu_2985_p2;
wire   [1:0] tmp_123_fu_2981_p1;
wire   [1:0] tmp_71_fu_2975_p2;
wire   [1:0] newIndex18_fu_3067_p4;
wire   [2:0] now2_V_fu_3082_p2;
wire   [1:0] newIndex20_fu_3088_p4;
wire   [3:0] tmp_146_fu_3114_p4;
wire   [7:0] tmp_148_fu_3129_p4;
wire   [15:0] tmp_150_fu_3144_p4;
wire   [31:0] tmp_152_fu_3159_p4;
wire   [6:0] loc1_V_s_fu_3174_p4;
wire   [31:0] i_assign_2_fu_3184_p1;
wire   [5:0] loc1_V_7_1_fu_3199_p4;
wire   [31:0] i_assign_2_1_fu_3213_p1;
reg   [49:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA_theta_group_tbkb #(
    .DataWidth( 64 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA_theta_group_tbkb #(
    .DataWidth( 64 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA_theta_group_tdEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA_theta_shift_ceOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA_theta_buddy_tfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA_theta_buddy_tg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA_theta_addr_lahbi #(
    .DataWidth( 4 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_5_reg_850),
    .q0(addr_layer_map_V_q0)
);

HTA_theta_addr_tribs #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_1061),
    .q0(addr_tree_map_V_q0)
);

HTA_theta_mark_majbC #(
    .DataWidth( 62 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit grp_log_2_64bit_fu_1174(
    .ap_ready(grp_log_2_64bit_fu_1174_ap_ready),
    .tmp_V(grp_log_2_64bit_fu_1174_tmp_V),
    .ap_return(grp_log_2_64bit_fu_1174_ap_return)
);

HTA_theta_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA_theta_mux_32_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_81_fu_1672_p4),
    .dout(tmp_81_fu_1672_p5)
);

HTA_theta_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA_theta_mux_32_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_80_fu_1684_p4),
    .dout(tmp_80_fu_1684_p5)
);

HTA_theta_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA_theta_mux_32_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_88_fu_2653_p4),
    .dout(tmp_88_fu_2653_p5)
);

HTA_theta_mux_32_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA_theta_mux_32_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_89_fu_2665_p4),
    .dout(tmp_89_fu_2665_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state39)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_4_reg_956 <= r_V_39_reg_3543;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1616_p2 == 1'd0) | (tmp_25_reg_3450 == 1'd1)))) begin
        TMP_0_V_4_reg_956 <= tmp_V_reg_3407;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_load_1_s_reg_1095 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_load_1_s_reg_1095 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_300 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_300 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_3881 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
        cnt_1_fu_304 <= cnt_2_fu_2810_p2;
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        cnt_1_fu_304 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_92_reg_3916 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
                loc1_V_7_fu_316[6 : 0] <= loc1_V_9_fu_2869_p1[6 : 0];
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                loc1_V_7_fu_316[6 : 0] <= loc1_V_8_cast_fu_2544_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_3881 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
                loc2_V_fu_312[12 : 1] <= loc2_V_2_fu_2804_p2[12 : 1];
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                loc2_V_fu_312[12 : 1] <= loc2_V_2_cast_fu_2562_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1634_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_128_fu_1642_p1 == 2'd3)) begin
            mask_V_load_phi_reg_978 <= mask_V_load33_phi_ca_fu_1696_p3;
        end else if ((tmp_128_fu_1642_p1 == 2'd2)) begin
            mask_V_load_phi_reg_978 <= mask_V_load32_phi_ca_fu_1664_p3;
        end else if ((tmp_128_fu_1642_p1 == 2'd1)) begin
            mask_V_load_phi_reg_978 <= tmp_81_fu_1672_p5;
        end else if ((tmp_128_fu_1642_p1 == 2'd0)) begin
            mask_V_load_phi_reg_978 <= tmp_80_fu_1684_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        p_03538_1_in_in_reg_1009 <= p_Result_15_reg_3644;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03538_1_in_in_reg_1009 <= p_Result_14_fu_1912_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03542_3_in_reg_947 <= p_Repl2_s_reg_3485;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1616_p2 == 1'd0) | (tmp_25_reg_3450 == 1'd1)))) begin
        p_03542_3_in_reg_947 <= loc1_V_10_reg_3375;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_03550_5_in_reg_1153 <= reg_1061;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        p_03550_5_in_reg_1153 <= tmp_91_fu_3209_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3450 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1616_p2 == 1'd1))) begin
        p_03550_8_in_reg_908 <= p_Result_13_fu_1594_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03550_8_in_reg_908 <= p_Result_12_fu_1478_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_03558_1_reg_1163 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        p_03558_1_reg_1163 <= now2_V_s_reg_4020;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03558_2_in_reg_938 <= p_Repl2_15_reg_3491;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1616_p2 == 1'd0) | (tmp_25_reg_3450 == 1'd1)))) begin
        p_03558_2_in_reg_938 <= ans_V_reg_3352;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3450 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1616_p2 == 1'd1))) begin
        p_03562_1_in_reg_917 <= now1_V_1_reg_3445;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03562_1_in_reg_917 <= ans_V_reg_3352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        p_03562_2_in_reg_991 <= now1_V_2_reg_3624;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03562_2_in_reg_991 <= ans_V_reg_3352;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03562_3_reg_1040 <= now1_V_3_fu_2112_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03562_3_reg_1040 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        p_03566_1_in_reg_1000 <= r_V_9_fu_2014_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03566_1_in_reg_1000 <= r_V_8_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
        p_2_reg_1133 <= now1_V_5_fu_2888_p2;
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        p_2_reg_1133 <= now1_V_6_fu_2538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
        p_3_reg_1143 <= now2_V_1_fu_2897_p2;
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        p_3_reg_1143 <= now2_V_3_fu_2548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1357_p2 == 1'd1) & (tmp_fu_1351_p2 == 1'd1)) | (~(p_4_fu_1367_p2 == 16'd32768) & ~(p_4_fu_1367_p2 == 16'd16384) & ~(p_4_fu_1367_p2 == 16'd8192) & ~(p_4_fu_1367_p2 == 16'd4096) & ~(p_4_fu_1367_p2 == 16'd2048) & ~(p_4_fu_1367_p2 == 16'd1024) & ~(p_4_fu_1367_p2 == 16'd512) & ~(p_4_fu_1367_p2 == 16'd256) & ~(p_4_fu_1367_p2 == 16'd128) & ~(p_4_fu_1367_p2 == 16'd64) & ~(p_4_fu_1367_p2 == 16'd32) & ~(p_4_fu_1367_p2 == 16'd16) & ~(p_4_fu_1367_p2 == 16'd8) & ~(p_4_fu_1367_p2 == 16'd4) & ~(p_4_fu_1367_p2 == 16'd2) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1)))) begin
        p_5_reg_850 <= 4'd12;
    end else if (((p_4_fu_1367_p2 == 16'd32768) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd11;
    end else if (((p_4_fu_1367_p2 == 16'd16384) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd10;
    end else if (((p_4_fu_1367_p2 == 16'd8192) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd9;
    end else if (((p_4_fu_1367_p2 == 16'd4096) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd8;
    end else if (((p_4_fu_1367_p2 == 16'd2048) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd7;
    end else if (((p_4_fu_1367_p2 == 16'd1024) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd6;
    end else if (((p_4_fu_1367_p2 == 16'd512) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd5;
    end else if (((p_4_fu_1367_p2 == 16'd256) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd4;
    end else if (((p_4_fu_1367_p2 == 16'd128) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd3;
    end else if (((p_4_fu_1367_p2 == 16'd64) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd2;
    end else if (((p_4_fu_1367_p2 == 16'd32) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd1;
    end else if (((p_4_fu_1367_p2 == 16'd16) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd0;
    end else if (((p_4_fu_1367_p2 == 16'd8) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd15;
    end else if (((p_4_fu_1367_p2 == 16'd4) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd14;
    end else if (((p_4_fu_1367_p2 == 16'd2) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        p_5_reg_850 <= 4'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        p_6_reg_1104 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        p_6_reg_1104 <= reg_966;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        p_7_reg_1115 <= r_V_15_fu_2328_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        p_7_reg_1115 <= r_V_13_reg_3812;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        p_8_reg_1124 <= TMP_0_V_6_fu_2337_p2;
    end else if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        p_8_reg_1124 <= TMP_0_V_2_cast_reg_3801;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1030[7 : 0] <= tmp_68_fu_2128_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1030[7 : 0] <= loc1_V_9_cast_cast_reg_3381[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1052 <= rec_bits_V_2_fu_2108_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1052 <= rec_bits_V_3_reg_3629;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3450 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1616_p2 == 1'd1))) begin
        p_Val2_3_reg_926 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_926 <= rec_bits_V_fu_1496_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_117_fu_1634_p3 == 1'd1))) begin
        reg_1061 <= 8'd0;
    end else if (((tmp_61_fu_2031_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        reg_1061 <= addr_tree_map_V_load_reg_3366;
    end else if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        reg_1061 <= grp_log_2_64bit_fu_1174_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_966 <= cnt_fu_1746_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1616_p2 == 1'd0) | (tmp_25_reg_3450 == 1'd1)))) begin
        reg_966 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        reg_966 <= grp_log_2_64bit_fu_1174_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_3881 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1))) begin
        rhs_V_3_fu_308 <= rhs_V_6_reg_3894;
    end else if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        rhs_V_3_fu_308 <= ap_phi_mux_p_8_phi_fu_1127_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_117_fu_1634_p3 == 1'd1))) begin
        rhs_V_4_reg_1073 <= TMP_0_V_4_reg_956;
    end else if (((tmp_61_fu_2031_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        rhs_V_4_reg_1073 <= tmp_V_5_reg_1018;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        storemerge_reg_1085 <= p_Result_4_fu_2287_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        storemerge_reg_1085 <= r_V_28_fu_2170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        tmp_V_5_reg_1018 <= TMP_0_V_3_reg_3638;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_V_5_reg_1018 <= r_V_41_fu_1906_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        TMP_0_V_2_cast_reg_3801[61 : 0] <= TMP_0_V_2_cast_fu_2412_p1[61 : 0];
        r_V_11_reg_3807 <= r_V_11_fu_2436_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        TMP_0_V_2_reg_3796 <= TMP_0_V_2_fu_2406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_fu_1955_p2 == 1'd1))) begin
        TMP_0_V_3_reg_3638 <= TMP_0_V_3_fu_1995_p2;
        p_Result_15_reg_3644 <= p_Result_15_fu_2001_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3366 <= addr_tree_map_V_q0;
        ans_V_reg_3352 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3375[7 : 0] <= loc1_V_10_fu_1411_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3381[7 : 0] <= loc1_V_9_cast_cast_fu_1415_p1[7 : 0];
        tmp_15_reg_3362 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3292 <= free_target_V_fu_1331_p1;
        p_Result_11_reg_3299 <= p_Result_11_fu_1341_p4;
        size_V_reg_3287 <= size_V_fu_1327_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_assign_1_reg_4055[7 : 0] <= i_assign_1_fu_3228_p1[7 : 0];
        p_Result_7_reg_4060 <= p_Result_7_fu_3252_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        lhs_V_1_reg_3776 <= lhs_V_1_fu_2379_p3;
        tmp_101_reg_3772 <= tmp_101_fu_2375_p1;
        tmp_102_reg_3781 <= tmp_102_fu_2387_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3435[11 : 0] <= loc1_V_11_fu_1510_p1[11 : 0];
        loc1_V_reg_3430 <= {{p_03550_8_in_reg_908[12:1]}};
        now1_V_1_reg_3445 <= now1_V_1_fu_1518_p2;
        tmp_25_reg_3450 <= tmp_25_fu_1524_p2;
        tmp_84_reg_3440 <= tmp_84_fu_1514_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_6_reg_3569 <= loc_tree_V_6_fu_1839_p2;
        newIndex6_reg_3574[6 : 0] <= newIndex6_fu_1869_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_61_fu_2031_p2 == 1'd1))) begin
        newIndex11_reg_3658[2 : 0] <= newIndex11_fu_2047_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (grp_fu_1278_p3 == 1'd1))) begin
        newIndex13_reg_3865[6 : 0] <= newIndex13_fu_2591_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_117_fu_1634_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3527[2 : 0] <= newIndex15_fu_1718_p1[2 : 0];
        tmp_141_reg_3522 <= tmp_141_fu_1704_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_fu_2597_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state41) & (tmp_79_fu_2617_p2 == 1'd1))) begin
        newIndex17_reg_3900[2 : 0] <= newIndex17_fu_2753_p1[2 : 0];
        rhs_V_6_reg_3894 <= rhs_V_6_fu_2737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_85_fu_3061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        newIndex19_reg_4000[1 : 0] <= newIndex19_fu_3077_p1[1 : 0];
        newIndex21_reg_4010[1 : 0] <= newIndex21_fu_3098_p1[1 : 0];
        now2_V_s_reg_4020 <= now2_V_s_fu_3103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_92_fu_2759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41) & (tmp_79_fu_2617_p2 == 1'd1))) begin
        newIndex23_reg_3925[2 : 0] <= newIndex23_fu_2779_p1[2 : 0];
        tmp_157_reg_3920 <= tmp_157_fu_2765_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1403_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3386[2 : 0] <= newIndex2_fu_1429_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        newIndex4_reg_3320[2 : 0] <= newIndex4_fu_1386_p1[2 : 0];
        tmp_74_reg_3315 <= tmp_74_fu_1372_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        newIndex8_reg_3756[6 : 0] <= newIndex8_fu_2357_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_1524_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3454[2 : 0] <= newIndex_fu_1540_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3624 <= now1_V_2_fu_1931_p2;
        rec_bits_V_3_reg_3629 <= rec_bits_V_3_fu_1937_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        op2_assign_3_reg_3885 <= op2_assign_3_fu_2611_p2;
        tmp_130_reg_3881 <= p_2_reg_1133[32'd3];
        tmp_79_reg_3890 <= tmp_79_fu_2617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1))) begin
        p_Repl2_10_reg_4025 <= p_Repl2_10_fu_3109_p2;
        p_Repl2_11_reg_4030 <= p_Repl2_11_fu_3123_p2;
        p_Repl2_12_reg_4035 <= p_Repl2_12_fu_3138_p2;
        p_Repl2_13_reg_4040 <= p_Repl2_13_fu_3153_p2;
        p_Repl2_14_reg_4045 <= p_Repl2_14_fu_3168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_15_reg_3491 <= p_Repl2_15_fu_1628_p2;
        p_Repl2_s_reg_3485[12 : 1] <= p_Repl2_s_fu_1622_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3362 == 1'd1))) begin
        p_Repl2_5_reg_3700 <= p_Repl2_5_fu_2136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        r_V_13_reg_3812 <= r_V_13_fu_2501_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_2_reg_3564 <= r_V_2_fu_1827_p1;
        tmp_13_reg_3559 <= tmp_13_fu_1801_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_32_reg_3548 <= r_V_32_fu_1740_p2;
        r_V_39_reg_3543 <= r_V_39_fu_1727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        r_V_38_cast1_reg_3972 <= r_V_38_cast1_fu_3031_p2;
        r_V_38_cast2_reg_3977 <= r_V_38_cast2_fu_3037_p2;
        r_V_38_cast3_reg_3982 <= r_V_38_cast3_fu_3043_p2;
        r_V_38_cast4_reg_3987 <= r_V_38_cast4_fu_3049_p2;
        r_V_38_cast_reg_3992 <= r_V_38_cast_fu_3055_p2;
        r_V_38_reg_3966 <= r_V_38_fu_3025_p2;
        tmp_122_reg_3962 <= tmp_122_fu_2963_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1308 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        reg_1312 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_109_reg_3674 <= tmp_109_fu_2067_p1;
        tmp_64_reg_3678 <= tmp_64_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_112_reg_3817 <= p_5_reg_850[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        tmp_20_reg_3728 <= tmp_20_fu_2309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_24_reg_3599 <= tmp_24_fu_1890_p2;
        tmp_26_reg_3604 <= {{lhs_V_fu_1878_p3[63:62]}};
        tmp_57_reg_3595 <= tmp_57_fu_1875_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_reg_3634 <= tmp_31_fu_1955_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_44_reg_3470 <= tmp_44_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_5_reg_3415 <= tmp_5_fu_1470_p2;
        tmp_V_reg_3407 <= tmp_V_fu_1455_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3338 <= tmp_6_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd0))) begin
        tmp_86_reg_3732 <= p_5_reg_850[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_79_fu_2617_p2 == 1'd1))) begin
        tmp_92_reg_3916 <= tmp_92_fu_2759_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_V_1_reg_3720 <= tmp_V_1_fu_2303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3305 <= tmp_fu_1351_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_layer_map_V_address0 = tmp_66_fu_2532_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_7_fu_1398_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_tree_map_V_address0 = tmp_66_fu_2532_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_7_fu_1398_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        alloc_addr = output_addr_V_1_fu_2509_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        alloc_addr = output_addr_V_fu_2332_p1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state34)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state39)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_31_fu_1955_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        ap_phi_mux_p_03538_1_in_in_phi_fu_1012_p4 = p_Result_15_reg_3644;
    end else begin
        ap_phi_mux_p_03538_1_in_in_phi_fu_1012_p4 = p_03538_1_in_in_reg_1009;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        ap_phi_mux_p_03562_2_in_phi_fu_994_p4 = now1_V_2_reg_3624;
    end else begin
        ap_phi_mux_p_03562_2_in_phi_fu_994_p4 = p_03562_2_in_reg_991;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        ap_phi_mux_p_03566_1_in_phi_fu_1003_p4 = r_V_9_fu_2014_p2;
    end else begin
        ap_phi_mux_p_03566_1_in_phi_fu_1003_p4 = p_03566_1_in_reg_1000;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1357_p2 == 1'd1) & (tmp_fu_1351_p2 == 1'd1)) | (~(p_4_fu_1367_p2 == 16'd32768) & ~(p_4_fu_1367_p2 == 16'd16384) & ~(p_4_fu_1367_p2 == 16'd8192) & ~(p_4_fu_1367_p2 == 16'd4096) & ~(p_4_fu_1367_p2 == 16'd2048) & ~(p_4_fu_1367_p2 == 16'd1024) & ~(p_4_fu_1367_p2 == 16'd512) & ~(p_4_fu_1367_p2 == 16'd256) & ~(p_4_fu_1367_p2 == 16'd128) & ~(p_4_fu_1367_p2 == 16'd64) & ~(p_4_fu_1367_p2 == 16'd32) & ~(p_4_fu_1367_p2 == 16'd16) & ~(p_4_fu_1367_p2 == 16'd8) & ~(p_4_fu_1367_p2 == 16'd4) & ~(p_4_fu_1367_p2 == 16'd2) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1)))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd12;
    end else if (((p_4_fu_1367_p2 == 16'd32768) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd11;
    end else if (((p_4_fu_1367_p2 == 16'd16384) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd10;
    end else if (((p_4_fu_1367_p2 == 16'd8192) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd9;
    end else if (((p_4_fu_1367_p2 == 16'd4096) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd8;
    end else if (((p_4_fu_1367_p2 == 16'd2048) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd7;
    end else if (((p_4_fu_1367_p2 == 16'd1024) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd6;
    end else if (((p_4_fu_1367_p2 == 16'd512) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd5;
    end else if (((p_4_fu_1367_p2 == 16'd256) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd4;
    end else if (((p_4_fu_1367_p2 == 16'd128) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd3;
    end else if (((p_4_fu_1367_p2 == 16'd64) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd2;
    end else if (((p_4_fu_1367_p2 == 16'd32) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd1;
    end else if (((p_4_fu_1367_p2 == 16'd16) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd0;
    end else if (((p_4_fu_1367_p2 == 16'd8) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd15;
    end else if (((p_4_fu_1367_p2 == 16'd4) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd14;
    end else if (((p_4_fu_1367_p2 == 16'd2) & (tmp_s_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 4'd13;
    end else begin
        ap_phi_mux_p_5_phi_fu_854_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        ap_phi_mux_p_6_phi_fu_1108_p4 = reg_966;
    end else begin
        ap_phi_mux_p_6_phi_fu_1108_p4 = p_6_reg_1104;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        ap_phi_mux_p_7_phi_fu_1118_p4 = r_V_13_reg_3812;
    end else begin
        ap_phi_mux_p_7_phi_fu_1118_p4 = p_7_reg_1115;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1127_p4 = TMP_0_V_2_cast_reg_3801;
    end else begin
        ap_phi_mux_p_8_phi_fu_1127_p4 = p_8_reg_1124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_reg_3634 == 1'd1))) begin
        ap_phi_mux_tmp_V_5_phi_fu_1023_p4 = TMP_0_V_3_reg_3638;
    end else begin
        ap_phi_mux_tmp_V_5_phi_fu_1023_p4 = tmp_V_5_reg_1018;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3925;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address0 = newIndex23_fu_2779_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_0_address0 = 3'd6;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state43))) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3362 == 1'd1)) | ((tmp_15_reg_3362 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3658;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2047_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3527;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1718_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3454;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1540_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3386;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1429_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1386_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_4000;
    end else if (((tmp_85_fu_3061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3077_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3900;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_0_address1 = newIndex17_fu_2753_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_0_address1 = buddy_tree_V_0_addr_6_gep_fu_628_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buddy_tree_V_0_address1 = newIndex4_reg_3320;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state29))) begin
        buddy_tree_V_0_address1 = 3'd6;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3362 == 1'd1)) | ((tmp_15_reg_3362 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1)) | ((tmp_85_fu_3061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        buddy_tree_V_0_d0 = p_Result_9_fu_3271_p4;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        buddy_tree_V_0_d0 = r_V_22_fu_2931_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d0 = p_Result_10_fu_2844_p4;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2233_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_0_d0 = r_V_26_fu_2156_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_64_reg_3678;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_32_reg_3548;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_44_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_5_fu_1470_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        buddy_tree_V_0_d1 = p_Result_7_reg_4060;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        buddy_tree_V_0_d1 = p_Result_5_fu_3232_p4;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        buddy_tree_V_0_d1 = tmp_154_fu_3188_p4;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        buddy_tree_V_0_d1 = r_V_20_fu_2919_p2;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        buddy_tree_V_0_d1 = r_V_18_fu_2906_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = r_V_34_fu_2797_p2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_0_d1 = tmp_56_fu_2349_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buddy_tree_V_0_d1 = storemerge_reg_1085;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_0_d1 = p_Result_s_fu_2180_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_0_d1 = r_V_23_fu_2142_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state45) | ((tmp_157_reg_3920 == 1'd0) & (tmp_92_reg_3916 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1)) | ((tmp_109_reg_3674 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_141_reg_3522 == 1'd1)) | ((tmp_25_reg_3450 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_84_reg_3440 == 1'd1)) | ((tmp_73_fu_1459_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_20_reg_3728 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (tmp_112_reg_3817 == 1'd1) & (tmp_reg_3305 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state45) | ((tmp_130_reg_3881 == 1'd0) & (tmp_144_fu_2785_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1)) | ((tmp_74_reg_3315 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((tmp_20_reg_3728 == 1'd0) & (1'b1 == ap_CS_fsm_state51) & (tmp_112_reg_3817 == 1'd1) & (tmp_reg_3305 == 1'd1)) | ((1'b1 == ap_CS_fsm_state29) & (tmp_6_reg_3338 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3925;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address0 = newIndex23_fu_2779_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_1_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3658;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2047_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3527;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1718_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3454;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1540_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3386;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1429_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1386_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_4010;
    end else if (((tmp_85_fu_3061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3900;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        buddy_tree_V_1_address1 = newIndex17_fu_2753_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39))) begin
        buddy_tree_V_1_address1 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_address1 = buddy_tree_V_1_addr_6_gep_fu_636_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buddy_tree_V_1_address1 = newIndex4_reg_3320;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state45) | ((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_address1 = 3'd5;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state45))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state45) | ((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1)) | ((tmp_85_fu_3061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buddy_tree_V_1_d0 = p_Result_8_fu_3261_p4;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        buddy_tree_V_1_d0 = r_V_21_fu_2925_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d0 = p_Result_10_fu_2844_p4;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_1_d0 = p_Result_3_fu_2260_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_1_d0 = r_V_27_fu_2163_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_64_reg_3678;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_32_reg_3548;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_44_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_5_fu_1470_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        buddy_tree_V_1_d1 = p_Result_6_fu_3242_p4;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        buddy_tree_V_1_d1 = tmp_155_fu_3217_p4;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        buddy_tree_V_1_d1 = r_V_19_fu_2913_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = r_V_34_fu_2797_p2;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buddy_tree_V_1_d1 = tmp_65_fu_2525_p2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buddy_tree_V_1_d1 = tmp_56_fu_2349_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_1_d1 = p_Result_1_fu_2206_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buddy_tree_V_1_d1 = r_V_25_fu_2149_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state45) | ((tmp_92_reg_3916 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_157_reg_3920 == 1'd1) & (tmp_79_reg_3890 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_109_reg_3674 == 1'd1)) | ((tmp_141_reg_3522 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_25_reg_3450 == 1'd0) & (tmp_84_reg_3440 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_73_fu_1459_p1 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state45) | ((tmp_130_reg_3881 == 1'd0) & (1'b1 == ap_CS_fsm_state42) & (tmp_79_reg_3890 == 1'd1) & (tmp_144_fu_2785_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state40) & (tmp_86_reg_3732 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34) & (tmp_74_reg_3315 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        group_tree_V_0_address0 = newIndex13_reg_3865;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_fu_2591_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_address0 = newIndex8_reg_3756;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex8_fu_2357_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3574;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1869_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state47) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        group_tree_V_0_d0 = r_V_38_reg_3966;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_0_d0 = tmp_55_fu_2514_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_V_5_reg_1018;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_57_reg_3595 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_101_reg_3772 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_122_reg_3962 == 1'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        group_tree_V_1_address0 = newIndex13_reg_3865;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_fu_2591_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_address0 = newIndex8_reg_3756;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex8_fu_2357_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3574;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1869_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state47) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        group_tree_V_1_d0 = r_V_38_reg_3966;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        group_tree_V_1_d0 = tmp_55_fu_2514_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_V_5_reg_1018;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (tmp_57_reg_3595 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39) & (tmp_101_reg_3772 == 1'd1)) | ((1'b1 == ap_CS_fsm_state47) & (tmp_122_reg_3962 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_log_2_64bit_fu_1174_tmp_V = TMP_0_V_2_cast_fu_2412_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_log_2_64bit_fu_1174_tmp_V = tmp_V_1_reg_3720;
    end else begin
        grp_log_2_64bit_fu_1174_tmp_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        mark_mask_V_address0 = tmp_70_fu_2586_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_23_fu_1855_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        shift_constant_V_address0 = tmp_35_fu_2369_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_19_fu_1441_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_74_fu_1372_p1 == 1'd1) & (tmp_fu_1351_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((tmp_74_fu_1372_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1351_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1392_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_15_fu_1403_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_25_fu_1524_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1616_p2 == 1'd0) | (tmp_25_reg_3450 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_117_fu_1634_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_31_fu_1955_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_31_fu_1955_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_61_fu_2031_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (tmp_15_reg_3362 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (grp_fu_1278_p3 == 1'd1) & (tmp_20_fu_2309_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((grp_fu_1278_p3 == 1'd0) & (1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (tmp_20_fu_2309_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_fu_1278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (tmp_79_fu_2617_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (tmp_85_fu_3061_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_2_cast_fu_2412_p1 = TMP_0_V_2_reg_3796;

assign TMP_0_V_2_fu_2406_p2 = (tmp_45_fu_2400_p2 & r_V_35_fu_2395_p2);

assign TMP_0_V_3_fu_1995_p2 = (tmp_37_fu_1991_p1 | ap_phi_mux_tmp_V_5_phi_fu_1023_p4);

assign TMP_0_V_6_fu_2337_p2 = (tmp_V_1_reg_3720 ^ 64'd18446744073709551615);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state33_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_20_fu_2309_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_628_p3 = newIndex4_reg_3320;

assign buddy_tree_V_1_addr_6_gep_fu_636_p3 = newIndex4_reg_3320;

assign buddy_tree_V_load_2_s_fu_1581_p3 = ((tmp_84_reg_3440[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2342_p3 = ((tmp_74_reg_3315[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign buddy_tree_V_load_6_s_fu_2071_p3 = ((tmp_109_fu_2067_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1462_p3 = ((tmp_73_fu_1459_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2810_p2 = (32'd1 + cnt_1_fu_304);

assign cnt_fu_1746_p2 = (reg_966 + 32'd1);

assign free_target_V_fu_1331_p1 = alloc_free_target[15:0];

assign group_tree_mask_V_address0 = tmp_35_fu_2369_p1;

assign grp_fu_1278_p3 = p_5_reg_850[32'd3];

assign grp_fu_1286_p2 = ($signed(4'd12) - $signed(p_5_reg_850));

assign grp_fu_1292_p4 = {{reg_1061[7:1]}};

assign i_assign_1_fu_3228_p1 = reg_1061;

assign i_assign_2_1_fu_3213_p1 = loc1_V_7_1_fu_3199_p4;

assign i_assign_2_fu_3184_p1 = loc1_V_s_fu_3174_p4;

assign i_assign_3_fu_2833_p1 = loc1_V_7_fu_316;

assign i_assign_fu_2176_p1 = reg_1061;

assign lhs_V_14_fu_2789_p3 = ((tmp_144_fu_2785_p1[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign lhs_V_1_cast_fu_1845_p1 = loc_tree_V_6_fu_1839_p2;

assign lhs_V_1_fu_2379_p3 = ((tmp_101_fu_2375_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign lhs_V_2_fu_2967_p3 = ((tmp_122_fu_2963_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign lhs_V_8_fu_1733_p3 = ((tmp_141_reg_3522[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_fu_1878_p3 = ((tmp_57_fu_1875_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1411_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1510_p1 = loc1_V_fu_1500_p4;

assign loc1_V_6_fu_2859_p4 = {{loc1_V_7_fu_316[12:1]}};

assign loc1_V_7_1_fu_3199_p4 = {{p_03550_5_in_reg_1153[7:2]}};

assign loc1_V_8_cast_fu_2544_p1 = grp_fu_1292_p4;

assign loc1_V_9_cast_cast_fu_1415_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2869_p1 = loc1_V_6_fu_2859_p4;

assign loc1_V_fu_1500_p4 = {{p_03550_8_in_reg_908[12:1]}};

assign loc1_V_s_fu_3174_p4 = {{p_03550_5_in_reg_1153[7:1]}};

assign loc2_V_2_cast_fu_2562_p1 = loc2_V_3_fu_2554_p3;

assign loc2_V_2_fu_2804_p2 = loc2_V_fu_312 << 13'd1;

assign loc2_V_3_fu_2554_p3 = {{reg_1061}, {1'd0}};

assign loc_tree_V_6_fu_1839_p2 = (tmp_17_fu_1831_p2 + tmp_22_fu_1835_p1);

assign loc_tree_V_7_fu_1975_p2 = ($signed(tmp_33_fu_1971_p1) + $signed(13'd8191));

assign loc_tree_V_fu_2440_p0 = reg_966;

assign loc_tree_V_fu_2440_p1 = loc_tree_V_fu_2440_p0;

assign mark_mask_V_load_cas_fu_2937_p1 = mark_mask_V_q0;

assign mask_V_load32_phi_ca_fu_1664_p3 = ((tmp_129_fu_1656_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load33_phi_ca_fu_1696_p3 = ((tmp_129_fu_1656_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_119_phi_s_fu_2677_p3 = ((tmp_143_fu_2637_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_120_phi_s_fu_2645_p3 = ((tmp_143_fu_2637_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2719_p3 = ((sel_tmp4_fu_2713_p2[0:0] === 1'b1) ? mask_V_load_119_phi_s_fu_2677_p3 : sel_tmp3_fu_2705_p3);

assign newIndex10_fu_2037_p4 = {{p_03562_3_reg_1040[3:1]}};

assign newIndex11_fu_2047_p1 = newIndex10_fu_2037_p4;

assign newIndex13_fu_2591_p1 = grp_fu_1292_p4;

assign newIndex14_fu_1708_p4 = {{p_Repl2_15_fu_1628_p2[3:1]}};

assign newIndex15_fu_1718_p1 = newIndex14_fu_1708_p4;

assign newIndex16_fu_2743_p4 = {{p_2_reg_1133[3:1]}};

assign newIndex17_fu_2753_p1 = newIndex16_fu_2743_p4;

assign newIndex18_fu_3067_p4 = {{p_03558_1_reg_1163[2:1]}};

assign newIndex19_fu_3077_p1 = newIndex18_fu_3067_p4;

assign newIndex1_fu_1419_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3088_p4 = {{now2_V_fu_3082_p2[2:1]}};

assign newIndex21_fu_3098_p1 = newIndex20_fu_3088_p4;

assign newIndex22_fu_2769_p4 = {{p_3_reg_1143[3:1]}};

assign newIndex23_fu_2779_p1 = newIndex22_fu_2769_p4;

assign newIndex2_fu_1429_p1 = newIndex1_fu_1419_p4;

assign newIndex3_fu_1376_p4 = {{ap_phi_mux_p_5_phi_fu_854_p34[3:1]}};

assign newIndex4_fu_1386_p1 = newIndex3_fu_1376_p4;

assign newIndex5_fu_1860_p4 = {{addr_tree_map_V_load_reg_3366[7:1]}};

assign newIndex6_fu_1869_p1 = newIndex5_fu_1860_p4;

assign newIndex8_fu_2357_p1 = grp_fu_1292_p4;

assign newIndex9_fu_1530_p4 = {{now1_V_1_fu_1518_p2[3:1]}};

assign newIndex_fu_1540_p1 = newIndex9_fu_1530_p4;

assign new_loc1_V_fu_2453_p2 = (tmp_49_fu_2448_p2 - tmp_48_fu_2444_p1);

assign not_s_fu_2025_p2 = ((p_03562_3_reg_1040 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1518_p2 = ($signed(4'd15) + $signed(p_03562_1_in_reg_917));

assign now1_V_2_fu_1931_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03562_2_in_phi_fu_994_p4));

assign now1_V_3_fu_2112_p2 = ($signed(4'd15) + $signed(p_03562_3_reg_1040));

assign now1_V_5_fu_2888_p2 = (tmp_93_fu_2884_p1 + p_2_reg_1133);

assign now1_V_6_fu_2538_p2 = (p_5_reg_850 + 4'd1);

assign now2_V_1_fu_2897_p2 = (p_3_reg_1143 - tmp_94_fu_2894_p1);

assign now2_V_3_fu_2548_p2 = ($signed(p_5_reg_850) + $signed(4'd15));

assign now2_V_fu_3082_p2 = ($signed(p_03558_1_reg_1163) + $signed(3'd7));

assign now2_V_s_fu_3103_p2 = ($signed(p_03558_1_reg_1163) + $signed(3'd6));

assign op2_assign_2_fu_2878_p2 = ((p_2_reg_1133 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_3_fu_2611_p2 = ((p_3_reg_1143 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_4_fu_1449_p2 = 32'd1 << tmp_9_fu_1446_p1;

assign op2_assign_5_fu_1571_p2 = tmp_40_fu_1564_p1 << tmp_41_fu_1568_p1;

assign op2_assign_7_fu_1985_p2 = 32'd1 << tmp_36_fu_1981_p1;

assign op2_assign_8_fu_2057_p2 = 32'd1 << tmp_62_fu_2053_p1;

assign op2_assign_fu_2520_p2 = (tmp_V_1_reg_3720 ^ 64'd18446744073709551615);

assign output_addr_V_1_fu_2509_p1 = r_V_13_fu_2501_p3;

assign output_addr_V_fu_2332_p1 = r_V_15_fu_2328_p1;

assign p_03538_1_in_fu_1961_p4 = {{ap_phi_mux_p_03538_1_in_in_phi_fu_1012_p4[12:1]}};

assign p_4_fu_1367_p2 = (p_s_fu_1362_p2 & p_Result_11_reg_3299);

assign p_Repl2_10_fu_3109_p2 = ((r_V_38_cast_reg_3992 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_3123_p2 = ((tmp_146_fu_3114_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_12_fu_3138_p2 = ((tmp_148_fu_3129_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_13_fu_3153_p2 = ((tmp_150_fu_3144_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_14_fu_3168_p2 = ((tmp_152_fu_3159_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_15_fu_1628_p2 = (4'd1 + p_03558_2_in_reg_938);

assign p_Repl2_5_fu_2136_p2 = ((tmp_131_fu_2132_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2200_p2 = ((tmp_133_fu_2190_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2227_p2 = ((tmp_135_fu_2217_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_2254_p2 = ((tmp_137_fu_2244_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_2281_p2 = ((tmp_139_fu_2271_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_1622_p2 = p_03542_3_in_reg_947 << 13'd1;

always @ (*) begin
    p_Result_10_fu_2844_p4 = p_Val2_22_fu_2837_p3;
    p_Result_10_fu_2844_p4[i_assign_3_fu_2833_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1335_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_11_fu_1341_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_11_fu_1341_p4[ap_tvar_int_0] = tmp_size_V_fu_1335_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_12_fu_1478_p4 = loc1_V_10_reg_3375;
    p_Result_12_fu_1478_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_13_fu_1594_p4 = loc1_V_11_reg_3435;
    p_Result_13_fu_1594_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_14_fu_1912_p4 = loc_tree_V_6_reg_3569;
    p_Result_14_fu_1912_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_15_fu_2001_p4 = loc_tree_V_7_fu_1975_p2;
    p_Result_15_fu_2001_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_16_fu_2089_p4 = p_Val2_18_cast_fu_2085_p1;
    p_Result_16_fu_2089_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2206_p4 = buddy_tree_V_1_q1;
    p_Result_1_fu_2206_p4[i_assign_fu_2176_p1] = |(p_Repl2_6_fu_2200_p2);
end

always @ (*) begin
    p_Result_2_fu_2233_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2233_p4[i_assign_fu_2176_p1] = |(p_Repl2_7_fu_2227_p2);
end

always @ (*) begin
    p_Result_3_fu_2260_p4 = buddy_tree_V_1_q0;
    p_Result_3_fu_2260_p4[i_assign_fu_2176_p1] = |(p_Repl2_8_fu_2254_p2);
end

always @ (*) begin
    p_Result_4_fu_2287_p4 = buddy_tree_V_0_q0;
    p_Result_4_fu_2287_p4[i_assign_fu_2176_p1] = |(p_Repl2_9_fu_2281_p2);
end

always @ (*) begin
    p_Result_5_fu_3232_p4 = buddy_tree_V_0_q1;
    p_Result_5_fu_3232_p4[i_assign_1_fu_3228_p1] = |(p_Repl2_10_reg_4025);
end

always @ (*) begin
    p_Result_6_fu_3242_p4 = buddy_tree_V_1_q1;
    p_Result_6_fu_3242_p4[i_assign_1_fu_3228_p1] = |(p_Repl2_11_reg_4030);
end

always @ (*) begin
    p_Result_7_fu_3252_p4 = buddy_tree_V_0_q0;
    p_Result_7_fu_3252_p4[i_assign_1_fu_3228_p1] = |(p_Repl2_12_reg_4035);
end

always @ (*) begin
    p_Result_8_fu_3261_p4 = buddy_tree_V_1_q0;
    p_Result_8_fu_3261_p4[i_assign_1_fu_3228_p1] = |(p_Repl2_13_reg_4040);
end

always @ (*) begin
    p_Result_9_fu_3271_p4 = buddy_tree_V_0_q0;
    p_Result_9_fu_3271_p4[i_assign_1_reg_4055] = |(p_Repl2_14_reg_4045);
end

always @ (*) begin
    p_Result_s_fu_2180_p4 = reg_1312;
    p_Result_s_fu_2180_p4[i_assign_fu_2176_p1] = |(p_Repl2_5_reg_3700);
end

assign p_Val2_18_cast_fu_2085_p1 = p_Val2_11_reg_1030;

assign p_Val2_22_fu_2837_p3 = ((tmp_157_reg_3920[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign p_s_fu_1362_p2 = (16'd0 - p_Result_11_reg_3299);

assign r_V_11_fu_2436_p1 = tmp_47_fu_2430_p2[12:0];

assign r_V_13_fu_2501_p3 = ((tmp_106_fu_2459_p3[0:0] === 1'b1) ? tmp_53_fu_2485_p2 : tmp_107_fu_2497_p1);

assign r_V_15_fu_2328_p1 = tmp_43_fu_2322_p2[12:0];

assign r_V_16_fu_2103_p2 = tmp_64_reg_3678 >> tmp_67_fu_2099_p1;

assign r_V_18_fu_2906_p2 = (rhs_V_3_fu_308 & buddy_tree_V_0_q1);

assign r_V_19_fu_2913_p2 = (rhs_V_3_fu_308 & buddy_tree_V_1_q1);

assign r_V_20_fu_2919_p2 = (rhs_V_3_fu_308 & reg_1312);

assign r_V_21_fu_2925_p2 = (rhs_V_3_fu_308 & buddy_tree_V_1_q0);

assign r_V_22_fu_2931_p2 = (rhs_V_3_fu_308 & buddy_tree_V_0_q0);

assign r_V_23_fu_2142_p2 = (rhs_V_4_reg_1073 | reg_1312);

assign r_V_25_fu_2149_p2 = (rhs_V_4_reg_1073 | buddy_tree_V_1_q0);

assign r_V_26_fu_2156_p2 = (rhs_V_4_reg_1073 | buddy_tree_V_0_q0);

assign r_V_27_fu_2163_p2 = (rhs_V_4_reg_1073 | buddy_tree_V_1_q1);

assign r_V_28_fu_2170_p2 = (rhs_V_4_reg_1073 | buddy_tree_V_0_q1);

assign r_V_2_fu_1827_p1 = tmp_16_fu_1821_p2[12:0];

assign r_V_32_fu_1740_p2 = (r_V_39_fu_1727_p2 | lhs_V_8_fu_1733_p3);

assign r_V_33_fu_2731_p2 = mask_V_load_1_phi_fu_2719_p3 << tmp_90_fu_2727_p1;

assign r_V_34_fu_2797_p2 = (rhs_V_6_reg_3894 & lhs_V_14_fu_2789_p3);

assign r_V_35_fu_2395_p2 = (tmp_102_reg_3781 & rhs_V_cast_fu_2391_p1);

assign r_V_38_cast1_fu_3031_p2 = (tmp_78_fu_3015_p2 & tmp_127_fu_3021_p1);

assign r_V_38_cast2_fu_3037_p2 = (tmp_77_fu_3005_p2 & tmp_126_fu_3011_p1);

assign r_V_38_cast3_fu_3043_p2 = (tmp_75_fu_2995_p2 & tmp_125_fu_3001_p1);

assign r_V_38_cast4_fu_3049_p2 = (tmp_72_fu_2985_p2 & tmp_124_fu_2991_p1);

assign r_V_38_cast_fu_3055_p2 = (tmp_71_fu_2975_p2 & tmp_123_fu_2981_p1);

assign r_V_38_fu_3025_p2 = (rhs_V_2_fu_2957_p2 & lhs_V_2_fu_2967_p3);

assign r_V_39_fu_1727_p2 = mask_V_load_phi_reg_978 << tmp_83_fu_1724_p1;

assign r_V_3_fu_2363_p2 = (p_5_reg_850 ^ 4'd8);

assign r_V_40_fu_1752_p2 = ($signed(4'd12) - $signed(ans_V_reg_3352));

assign r_V_41_fu_1906_p3 = {{tmp_26_reg_3604}, {tmp_24_reg_3599}};

assign r_V_4_fu_1435_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_5_fu_1849_p2 = (14'd62 + lhs_V_1_cast_fu_1845_p1);

assign r_V_7_fu_1607_p2 = tmp_44_reg_3470 >> tmp_59_fu_1603_p1;

assign r_V_8_fu_1925_p2 = r_V_41_fu_1906_p3 >> tmp_28_fu_1921_p1;

assign r_V_9_fu_2014_p2 = TMP_0_V_3_reg_3638 >> tmp_38_fu_2011_p1;

assign r_V_fu_1491_p2 = tmp_5_reg_3415 >> tmp_21_fu_1487_p1;

assign rec_bits_V_1_fu_1612_p1 = r_V_7_fu_1607_p2[1:0];

assign rec_bits_V_2_fu_2108_p1 = r_V_16_fu_2103_p2[1:0];

assign rec_bits_V_3_fu_1937_p1 = ap_phi_mux_p_03566_1_in_phi_fu_1003_p4[1:0];

assign rec_bits_V_fu_1496_p1 = r_V_fu_1491_p2[1:0];

assign rev_fu_2605_p2 = (tmp_130_fu_2597_p3 ^ 1'd1);

assign rhs_V_2_fu_2957_p2 = (mark_mask_V_load_cas_fu_2937_p1 ^ 64'd18446744073709551615);

assign rhs_V_6_fu_2737_p2 = (r_V_33_fu_2731_p2 ^ 64'd18446744073709551615);

assign rhs_V_cast_fu_2391_p1 = $signed(group_tree_mask_V_q0);

assign sel_tmp1_fu_2691_p3 = ((sel_tmp_fu_2685_p2[0:0] === 1'b1) ? tmp_88_fu_2653_p5 : mask_V_load_120_phi_s_fu_2645_p3);

assign sel_tmp2_fu_2699_p2 = ((tmp_142_fu_2623_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2705_p3 = ((sel_tmp2_fu_2699_p2[0:0] === 1'b1) ? tmp_89_fu_2665_p5 : sel_tmp1_fu_2691_p3);

assign sel_tmp4_fu_2713_p2 = ((tmp_142_fu_2623_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2685_p2 = ((tmp_142_fu_2623_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1327_p1 = alloc_size[15:0];

assign tmp_100_fu_1554_p1 = p_Val2_3_reg_926[0:0];

assign tmp_101_fu_2375_p1 = reg_1061[0:0];

assign tmp_102_fu_2387_p1 = lhs_V_1_fu_2379_p3[61:0];

assign tmp_106_fu_2459_p1 = grp_fu_1286_p2;

assign tmp_106_fu_2459_p3 = tmp_106_fu_2459_p1[32'd3];

assign tmp_107_fu_2497_p1 = tmp_54_fu_2491_p2[12:0];

assign tmp_109_fu_2067_p1 = p_03562_3_reg_1040[0:0];

assign tmp_10_cast_fu_1765_p1 = r_V_40_fu_1752_p2;

assign tmp_10_fu_1772_p2 = ($signed(4'd0) - $signed(r_V_40_fu_1752_p2));

assign tmp_115_fu_2118_p4 = {{p_Val2_11_reg_1030[10:1]}};

assign tmp_117_fu_1634_p3 = p_Repl2_15_fu_1628_p2[32'd3];

assign tmp_118_fu_2941_p1 = mark_mask_V_q0[29:0];

assign tmp_119_fu_2945_p1 = mark_mask_V_q0[13:0];

assign tmp_11_fu_1782_p2 = tmp_8_fu_1769_p1 << tmp_12_cast_fu_1778_p1;

assign tmp_120_fu_2949_p1 = mark_mask_V_q0[5:0];

assign tmp_121_fu_2953_p1 = mark_mask_V_q0[1:0];

assign tmp_122_fu_2963_p1 = reg_1061[0:0];

assign tmp_123_fu_2981_p1 = lhs_V_2_fu_2967_p3[1:0];

assign tmp_124_fu_2991_p1 = lhs_V_2_fu_2967_p3[5:0];

assign tmp_125_fu_3001_p1 = lhs_V_2_fu_2967_p3[13:0];

assign tmp_126_fu_3011_p1 = lhs_V_2_fu_2967_p3[29:0];

assign tmp_127_fu_3021_p1 = lhs_V_2_fu_2967_p3[61:0];

assign tmp_128_fu_1642_p1 = reg_966[1:0];

assign tmp_129_fu_1656_p3 = reg_966[32'd2];

assign tmp_12_cast_fu_1778_p1 = $signed(tmp_10_fu_1772_p2);

assign tmp_12_fu_1788_p2 = free_target_V_reg_3292 >> tmp_10_cast_fu_1765_p1;

assign tmp_130_fu_2597_p3 = p_2_reg_1133[32'd3];

assign tmp_131_fu_2132_p1 = rhs_V_4_reg_1073[1:0];

assign tmp_133_fu_2190_p4 = {{rhs_V_4_reg_1073[5:2]}};

assign tmp_135_fu_2217_p4 = {{rhs_V_4_reg_1073[13:6]}};

assign tmp_137_fu_2244_p4 = {{rhs_V_4_reg_1073[29:14]}};

assign tmp_139_fu_2271_p4 = {{rhs_V_4_reg_1073[61:30]}};

assign tmp_13_fu_1801_p3 = ((tmp_27_fu_1757_p3[0:0] === 1'b1) ? tmp_29_fu_1793_p1 : tmp_32_fu_1797_p1);

assign tmp_141_fu_1704_p1 = p_03558_2_in_reg_938[0:0];

assign tmp_142_fu_2623_p1 = cnt_1_fu_304[1:0];

assign tmp_143_fu_2637_p3 = cnt_1_fu_304[32'd2];

assign tmp_144_fu_2785_p1 = p_2_reg_1133[0:0];

assign tmp_146_fu_3114_p4 = {{r_V_38_cast4_reg_3987[5:2]}};

assign tmp_148_fu_3129_p4 = {{r_V_38_cast3_reg_3982[13:6]}};

assign tmp_14_fu_1812_p2 = ($signed(4'd9) + $signed(ans_V_reg_3352));

assign tmp_150_fu_3144_p4 = {{r_V_38_cast2_reg_3977[29:14]}};

assign tmp_152_fu_3159_p4 = {{r_V_38_cast1_reg_3972[61:30]}};

always @ (*) begin
    tmp_154_fu_3188_p4 = buddy_tree_V_0_q1;
    tmp_154_fu_3188_p4[i_assign_2_fu_3184_p1] = |(1'd0);
end

always @ (*) begin
    tmp_155_fu_3217_p4 = buddy_tree_V_1_q1;
    tmp_155_fu_3217_p4[i_assign_2_1_fu_3213_p1] = |(1'd0);
end

assign tmp_157_fu_2765_p1 = p_3_reg_1143[0:0];

assign tmp_15_fu_1403_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_16_fu_1821_p2 = tmp_22_cast_fu_1809_p1 << tmp_27_cast_fu_1817_p1;

assign tmp_17_fu_1831_p2 = (tmp_13_reg_3559 - r_V_2_reg_3564);

assign tmp_18_fu_2297_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1095);

assign tmp_19_fu_1441_p1 = r_V_4_fu_1435_p2;

assign tmp_20_fu_2309_p2 = ((tmp_V_1_reg_3720 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_1487_p1 = p_Result_12_fu_1478_p4;

assign tmp_22_cast_fu_1809_p1 = addr_tree_map_V_load_reg_3366;

assign tmp_22_fu_1835_p1 = reg_1308;

assign tmp_23_fu_1855_p1 = r_V_5_fu_1849_p2;

assign tmp_24_fu_1890_p2 = (tmp_69_fu_1886_p1 | mark_mask_V_q0);

assign tmp_25_fu_1524_p2 = ((now1_V_1_fu_1518_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_27_cast_fu_1817_p1 = tmp_14_fu_1812_p2;

assign tmp_27_fu_1757_p3 = r_V_40_fu_1752_p2[32'd3];

assign tmp_28_fu_1921_p1 = p_Result_14_fu_1912_p4;

assign tmp_29_fu_1793_p1 = tmp_11_fu_1782_p2[12:0];

assign tmp_30_fu_1949_p2 = ((rec_bits_V_3_fu_1937_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_31_fu_1955_p2 = (tmp_76_fu_1941_p3 & tmp_30_fu_1949_p2);

assign tmp_32_fu_1797_p1 = tmp_12_fu_1788_p2[12:0];

assign tmp_33_fu_1971_p1 = p_03538_1_in_fu_1961_p4;

assign tmp_35_fu_2369_p1 = r_V_3_fu_2363_p2;

assign tmp_36_fu_1981_p1 = loc_tree_V_7_fu_1975_p2;

assign tmp_37_cast_fu_2314_p1 = grp_fu_1286_p2;

assign tmp_37_fu_1991_p1 = $signed(op2_assign_7_fu_1985_p2);

assign tmp_38_cast_fu_2318_p1 = reg_1061;

assign tmp_38_fu_2011_p1 = p_Result_15_reg_3644;

assign tmp_39_fu_1558_p2 = (tmp_87_fu_1546_p3 & tmp_100_fu_1554_p1);

assign tmp_40_fu_1564_p1 = tmp_39_fu_1558_p2;

assign tmp_41_fu_1568_p1 = loc1_V_reg_3430;

assign tmp_42_fu_1577_p1 = $signed(op2_assign_5_fu_1571_p2);

assign tmp_43_fu_2322_p2 = tmp_38_cast_fu_2318_p1 << tmp_37_cast_fu_2314_p1;

assign tmp_44_fu_1588_p2 = (tmp_42_fu_1577_p1 | buddy_tree_V_load_2_s_fu_1581_p3);

assign tmp_45_fu_2400_p2 = (62'd0 - r_V_35_fu_2395_p2);

assign tmp_46_fu_2420_p2 = ($signed(4'd9) + $signed(p_5_reg_850));

assign tmp_47_fu_2430_p2 = tmp_54_cast_fu_2416_p1 << tmp_61_cast_fu_2426_p1;

assign tmp_48_fu_2444_p1 = reg_1308;

assign tmp_49_fu_2448_p2 = (r_V_11_reg_3807 + loc_tree_V_fu_2440_p1);

assign tmp_50_fu_2467_p0 = grp_fu_1286_p2;

assign tmp_50_fu_2467_p1 = tmp_50_fu_2467_p0;

assign tmp_51_fu_2471_p1 = new_loc1_V_fu_2453_p2;

assign tmp_52_fu_2475_p1 = grp_fu_1286_p2;

assign tmp_52_fu_2475_p2 = ($signed(4'd0) - $signed(tmp_52_fu_2475_p1));

assign tmp_53_fu_2485_p2 = new_loc1_V_fu_2453_p2 >> tmp_72_cast_fu_2481_p1;

assign tmp_54_cast_fu_2416_p1 = reg_1061;

assign tmp_54_fu_2491_p2 = tmp_51_fu_2471_p1 << tmp_50_fu_2467_p1;

assign tmp_55_fu_2514_p2 = (lhs_V_1_reg_3776 ^ TMP_0_V_2_cast_reg_3801);

assign tmp_56_fu_2349_p2 = (buddy_tree_V_load_3_s_fu_2342_p3 & TMP_0_V_6_fu_2337_p2);

assign tmp_57_fu_1875_p1 = addr_tree_map_V_load_reg_3366[0:0];

assign tmp_58_fu_2019_p2 = ((p_Val2_2_reg_1052 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_59_fu_1603_p1 = p_Result_13_fu_1594_p4;

assign tmp_5_fu_1470_p2 = (tmp_V_fu_1455_p1 | buddy_tree_V_load_ph_fu_1462_p3);

assign tmp_60_fu_1616_p2 = ((rec_bits_V_1_fu_1612_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_61_cast_fu_2426_p1 = tmp_46_fu_2420_p2;

assign tmp_61_fu_2031_p2 = (tmp_58_fu_2019_p2 & not_s_fu_2025_p2);

assign tmp_62_fu_2053_p1 = p_Val2_11_reg_1030;

assign tmp_63_fu_2063_p1 = $signed(op2_assign_8_fu_2057_p2);

assign tmp_64_fu_2079_p2 = (tmp_63_fu_2063_p1 | buddy_tree_V_load_6_s_fu_2071_p3);

assign tmp_65_fu_2525_p2 = (op2_assign_fu_2520_p2 & buddy_tree_V_1_q1);

assign tmp_66_fu_2532_p1 = ap_phi_mux_p_7_phi_fu_1118_p4;

assign tmp_67_fu_2099_p1 = p_Result_16_fu_2089_p4;

assign tmp_68_fu_2128_p1 = tmp_115_fu_2118_p4;

assign tmp_69_fu_1886_p1 = lhs_V_fu_1878_p3[61:0];

assign tmp_6_fu_1392_p2 = ((cmd_fu_300 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2586_p1 = ap_phi_mux_p_6_phi_fu_1108_p4;

assign tmp_71_fu_2975_p2 = (tmp_121_fu_2953_p1 ^ 2'd3);

assign tmp_72_cast_fu_2481_p1 = $signed(tmp_52_fu_2475_p2);

assign tmp_72_fu_2985_p2 = (tmp_120_fu_2949_p1 ^ 6'd60);

assign tmp_73_fu_1459_p1 = ans_V_reg_3352[0:0];

assign tmp_74_fu_1372_p1 = ap_phi_mux_p_5_phi_fu_854_p34[0:0];

assign tmp_75_fu_2995_p2 = (tmp_119_fu_2945_p1 ^ 14'd16320);

assign tmp_76_fu_1941_p3 = now1_V_2_fu_1931_p2[32'd3];

assign tmp_77_fu_3005_p2 = (tmp_118_fu_2941_p1 ^ 30'd1073725440);

assign tmp_78_fu_3015_p2 = (mark_mask_V_q0 ^ 62'd4611686017353646080);

assign tmp_79_fu_2617_p2 = (rev_fu_2605_p2 | op2_assign_3_fu_2611_p2);

assign tmp_7_fu_1398_p1 = free_target_V_reg_3292;

assign tmp_80_fu_1684_p4 = {{reg_966[3:2]}};

assign tmp_81_fu_1672_p4 = {{reg_966[3:2]}};

assign tmp_83_fu_1724_p1 = p_Repl2_s_reg_3485;

assign tmp_84_fu_1514_p1 = p_03562_1_in_reg_917[0:0];

assign tmp_85_fu_3061_p2 = ((p_03558_1_reg_1163 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_87_fu_1546_p3 = p_Val2_3_reg_926[32'd1];

assign tmp_88_fu_2653_p4 = {{cnt_1_fu_304[3:2]}};

assign tmp_89_fu_2665_p4 = {{cnt_1_fu_304[3:2]}};

assign tmp_8_fu_1769_p1 = free_target_V_reg_3292;

assign tmp_90_fu_2727_p1 = loc2_V_fu_312;

assign tmp_91_fu_3209_p1 = loc1_V_7_1_fu_3199_p4;

assign tmp_92_fu_2759_p2 = ((p_3_reg_1143 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_93_fu_2884_p1 = op2_assign_2_fu_2878_p2;

assign tmp_94_fu_2894_p1 = op2_assign_3_reg_3885;

assign tmp_9_fu_1446_p1 = addr_tree_map_V_load_reg_3366;

assign tmp_V_1_fu_2303_p2 = (tmp_18_fu_2297_p2 & buddy_tree_V_load_1_s_reg_1095);

assign tmp_V_fu_1455_p1 = $signed(op2_assign_4_fu_1449_p2);

assign tmp_fu_1351_p2 = ((cmd_fu_300 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1357_p2 = ((size_V_reg_3287 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1335_p2 = ($signed(16'd65535) + $signed(size_V_fu_1327_p1));

always @ (posedge ap_clk) begin
    newIndex4_reg_3320[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3375[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3381[10:8] <= 3'b000;
    newIndex2_reg_3386[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3435[12] <= 1'b0;
    newIndex_reg_3454[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3485[0] <= 1'b0;
    newIndex15_reg_3527[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3574[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3658[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3756[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    TMP_0_V_2_cast_reg_3801[63:62] <= 2'b00;
    newIndex13_reg_3865[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3900[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3925[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_4000[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_4010[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    i_assign_1_reg_4055[31:8] <= 24'b000000000000000000000000;
    p_Val2_11_reg_1030[10:8] <= 3'b000;
    loc2_V_fu_312[0] <= 1'b0;
    loc1_V_7_fu_316[12:7] <= 6'b000000;
end

endmodule //HTA_theta
