module top_module(
    output wire one);  // added wire keyword

assign one = 1'b1;  // assigned logic high value to output wire

endmodule
