<stg><name>loadSlidingWindow</name>


<trans_list>

<trans id="2295" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="10" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="19" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2356" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2357" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2359" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2360" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2361" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2364" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2365" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2366" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2367" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2368" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2369" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2372" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="121" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_11, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_10, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_9, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_8, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_7, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_6, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_5, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_4, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_3, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_2, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_1, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_0, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="64">
<![CDATA[
:24 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="64">
<![CDATA[
:25 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="64">
<![CDATA[
:26 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="64">
<![CDATA[
:27 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="64">
<![CDATA[
:28 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="64">
<![CDATA[
:29 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="64">
<![CDATA[
:30 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="64">
<![CDATA[
:31 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="64">
<![CDATA[
:32 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="64">
<![CDATA[
:33 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="64">
<![CDATA[
:34 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="64">
<![CDATA[
:35 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="64">
<![CDATA[
:36 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="64">
<![CDATA[
:37 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="64">
<![CDATA[
:38 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="64">
<![CDATA[
:39 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="64">
<![CDATA[
:40 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="20" op_0_bw="64">
<![CDATA[
:41 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="64">
<![CDATA[
:42 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="64">
<![CDATA[
:43 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="20" op_0_bw="64">
<![CDATA[
:44 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="64">
<![CDATA[
:45 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="20" op_0_bw="64">
<![CDATA[
:46 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="64">
<![CDATA[
:47 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64">
<![CDATA[
:48 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="64">
<![CDATA[
:49 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="64">
<![CDATA[
:50 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="64">
<![CDATA[
:51 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="64">
<![CDATA[
:52 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="64">
<![CDATA[
:53 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="64">
<![CDATA[
:54 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="64">
<![CDATA[
:55 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="64">
<![CDATA[
:56 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="64">
<![CDATA[
:57 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="64">
<![CDATA[
:58 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="64">
<![CDATA[
:59 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="64">
<![CDATA[
:60 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="64">
<![CDATA[
:61 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="20" op_0_bw="64">
<![CDATA[
:62 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="20" op_0_bw="64">
<![CDATA[
:63 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="64">
<![CDATA[
:64 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="64">
<![CDATA[
:65 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="64">
<![CDATA[
:66 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="64">
<![CDATA[
:67 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="64">
<![CDATA[
:68 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="64">
<![CDATA[
:69 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="64">
<![CDATA[
:70 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="64">
<![CDATA[
:71 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:72 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln92, void %.split16, i4 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln92 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln92 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln92 = br i1 %icmp_ln92, void %.split16, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="4">
<![CDATA[
.split16:2 %trunc_ln95 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
.split16:3 %zext_ln95 = zext i3 %trunc_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:6 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:8 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:10 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:14 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:18 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:20 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:22 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:24 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:26 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.split16:5 %buffer_in_0_load = load i3 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
.split16:7 %buffer_in_1_load = load i3 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
.split16:9 %buffer_in_2_load = load i3 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
.split16:11 %buffer_in_3_load = load i3 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
.split16:13 %buffer_in_4_load = load i3 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
.split16:15 %buffer_in_5_load = load i3 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
.split16:17 %buffer_in_6_load = load i3 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
.split16:19 %buffer_in_7_load = load i3 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
.split16:21 %buffer_in_8_load = load i3 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
.split16:23 %buffer_in_9_load = load i3 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
.split16:25 %buffer_in_10_load = load i3 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
.split16:27 %buffer_in_11_load = load i3 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="32">
<![CDATA[
.split16:28 %trunc_ln302 = trunc i32 %buffer_in_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:29 %trunc_ln302_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_0_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32">
<![CDATA[
.split16:30 %trunc_ln302_2 = trunc i32 %buffer_in_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:31 %trunc_ln302_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_1_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_s"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32">
<![CDATA[
.split16:32 %trunc_ln302_3 = trunc i32 %buffer_in_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_3"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:33 %trunc_ln302_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_2_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_4"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32">
<![CDATA[
.split16:34 %trunc_ln302_5 = trunc i32 %buffer_in_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:35 %trunc_ln302_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_3_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_6"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32">
<![CDATA[
.split16:36 %trunc_ln302_7 = trunc i32 %buffer_in_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_7"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:37 %trunc_ln302_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_4_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_8"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32">
<![CDATA[
.split16:38 %trunc_ln302_9 = trunc i32 %buffer_in_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_9"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:39 %trunc_ln302_10 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_5_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_10"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32">
<![CDATA[
.split16:40 %trunc_ln302_11 = trunc i32 %buffer_in_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_11"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:41 %trunc_ln302_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_6_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_12"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32">
<![CDATA[
.split16:42 %trunc_ln302_13 = trunc i32 %buffer_in_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_13"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:43 %trunc_ln302_14 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_7_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_14"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32">
<![CDATA[
.split16:44 %trunc_ln302_15 = trunc i32 %buffer_in_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_15"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:45 %trunc_ln302_16 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_8_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_16"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32">
<![CDATA[
.split16:46 %trunc_ln302_17 = trunc i32 %buffer_in_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_17"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:47 %trunc_ln302_18 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_9_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_18"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32">
<![CDATA[
.split16:48 %trunc_ln302_19 = trunc i32 %buffer_in_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_19"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:49 %trunc_ln302_20 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_10_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_20"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32">
<![CDATA[
.split16:50 %trunc_ln302_21 = trunc i32 %buffer_in_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_21"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:51 %trunc_ln302_22 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_11_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_22"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:52 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:53 %store_ln121 = store i12 %trunc_ln302, i3 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:54 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:55 %store_ln121 = store i12 %trunc_ln302_2, i3 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:56 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:57 %store_ln121 = store i12 %trunc_ln302_3, i3 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:58 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:59 %store_ln121 = store i12 %trunc_ln302_5, i3 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:60 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:61 %store_ln121 = store i12 %trunc_ln302_7, i3 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:62 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:63 %store_ln121 = store i12 %trunc_ln302_9, i3 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:64 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:65 %store_ln121 = store i12 %trunc_ln302_11, i3 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:66 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:67 %store_ln121 = store i12 %trunc_ln302_13, i3 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:68 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:69 %store_ln121 = store i12 %trunc_ln302_15, i3 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:70 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:71 %store_ln121 = store i12 %trunc_ln302_17, i3 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:72 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:73 %store_ln121 = store i12 %trunc_ln302_19, i3 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:74 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split16:75 %store_ln121 = store i12 %trunc_ln302_21, i3 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:76 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:77 %store_ln121 = store i20 %trunc_ln302_1, i3 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:78 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:79 %store_ln121 = store i20 %trunc_ln302_s, i3 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:80 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:81 %store_ln121 = store i20 %trunc_ln302_4, i3 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:82 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:83 %store_ln121 = store i20 %trunc_ln302_6, i3 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:84 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:85 %store_ln121 = store i20 %trunc_ln302_8, i3 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:86 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:87 %store_ln121 = store i20 %trunc_ln302_10, i3 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:88 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:89 %store_ln121 = store i20 %trunc_ln302_12, i3 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:90 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:91 %store_ln121 = store i20 %trunc_ln302_14, i3 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:92 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:93 %store_ln121 = store i20 %trunc_ln302_16, i3 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:94 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:95 %store_ln121 = store i20 %trunc_ln302_18, i3 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:96 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:97 %store_ln121 = store i20 %trunc_ln302_20, i3 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:98 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split16:99 %store_ln121 = store i20 %trunc_ln302_22, i3 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.split16:100 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln19 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %i_4 = phi i4 %add_ln19, void %.split, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln19 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="4">
<![CDATA[
.preheader:2 %zext_ln19 = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln19 = icmp_eq  i4 %i_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void %_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:0 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:2 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:4 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:6 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:8 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:10 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:12 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:14 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:16 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:18 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:20 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:22 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:24 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:26 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:28 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:30 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:32 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:34 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:36 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:38 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:40 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:42 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:44 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:46 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:48 %sample_period_samples_0_sample_V_addr_1 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:50 %sample_period_samples_1_sample_V_addr_1 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:52 %sample_period_samples_2_sample_V_addr_1 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:54 %sample_period_samples_3_sample_V_addr_1 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:56 %sample_period_samples_4_sample_V_addr_1 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:58 %sample_period_samples_5_sample_V_addr_1 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:60 %sample_period_samples_6_sample_V_addr_1 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:62 %sample_period_samples_7_sample_V_addr_1 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:64 %sample_period_samples_8_sample_V_addr_1 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:66 %sample_period_samples_9_sample_V_addr_1 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:68 %sample_period_samples_10_sample_V_addr_1 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:70 %sample_period_samples_11_sample_V_addr_1 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:72 %sample_period_samples_0_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:74 %sample_period_samples_1_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:76 %sample_period_samples_2_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:78 %sample_period_samples_3_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:80 %sample_period_samples_4_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:82 %sample_period_samples_5_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:84 %sample_period_samples_6_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:86 %sample_period_samples_7_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:88 %sample_period_samples_8_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:90 %sample_period_samples_9_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:92 %sample_period_samples_10_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:94 %sample_period_samples_11_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="3">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i3 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="3">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i3 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="3">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i3 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="3">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i3 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="3">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i3 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="3">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i3 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="3">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i3 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="3">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i3 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="3">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i3 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="3">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i3 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="3">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i3 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="3">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i3 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="3">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i3 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="3">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i3 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="3">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i3 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="3">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i3 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="3">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i3 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="3">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i3 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="20" op_0_bw="3">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i3 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="20" op_0_bw="3">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i3 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="20" op_0_bw="3">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i3 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="3">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i3 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="20" op_0_bw="3">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i3 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="3">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i3 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %sample_period_samples_0_sample_V_addr_8 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:50 %store_ln24 = store i12 %samples_0_sample_V_load, i3 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %sample_period_samples_1_sample_V_addr_8 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:52 %store_ln24 = store i12 %samples_1_sample_V_load, i3 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %sample_period_samples_2_sample_V_addr_8 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:54 %store_ln24 = store i12 %samples_2_sample_V_load, i3 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %sample_period_samples_3_sample_V_addr_8 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:56 %store_ln24 = store i12 %samples_3_sample_V_load, i3 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %sample_period_samples_4_sample_V_addr_8 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:58 %store_ln24 = store i12 %samples_4_sample_V_load, i3 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %sample_period_samples_5_sample_V_addr_8 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:60 %store_ln24 = store i12 %samples_5_sample_V_load, i3 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %sample_period_samples_6_sample_V_addr_8 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:62 %store_ln24 = store i12 %samples_6_sample_V_load, i3 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %sample_period_samples_7_sample_V_addr_8 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:64 %store_ln24 = store i12 %samples_7_sample_V_load, i3 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %sample_period_samples_8_sample_V_addr_8 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:66 %store_ln24 = store i12 %samples_8_sample_V_load, i3 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %sample_period_samples_9_sample_V_addr_8 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:68 %store_ln24 = store i12 %samples_9_sample_V_load, i3 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %sample_period_samples_10_sample_V_addr_8 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:70 %store_ln24 = store i12 %samples_10_sample_V_load, i3 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %sample_period_samples_11_sample_V_addr_8 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split:72 %store_ln24 = store i12 %samples_11_sample_V_load, i3 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %sample_period_samples_0_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:74 %store_ln24 = store i20 %samples_0_timestamp_V_load, i3 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %sample_period_samples_1_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:76 %store_ln24 = store i20 %samples_1_timestamp_V_load, i3 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_samples_2_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:78 %store_ln24 = store i20 %samples_2_timestamp_V_load, i3 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %sample_period_samples_3_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:80 %store_ln24 = store i20 %samples_3_timestamp_V_load, i3 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %sample_period_samples_4_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:82 %store_ln24 = store i20 %samples_4_timestamp_V_load, i3 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_samples_5_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:84 %store_ln24 = store i20 %samples_5_timestamp_V_load, i3 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %sample_period_samples_6_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:86 %store_ln24 = store i20 %samples_6_timestamp_V_load, i3 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %sample_period_samples_7_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:88 %store_ln24 = store i20 %samples_7_timestamp_V_load, i3 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %sample_period_samples_8_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:90 %store_ln24 = store i20 %samples_8_timestamp_V_load, i3 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %sample_period_samples_9_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:92 %store_ln24 = store i20 %samples_9_timestamp_V_load, i3 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %sample_period_samples_10_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:94 %store_ln24 = store i20 %samples_10_timestamp_V_load, i3 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %sample_period_samples_11_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="20" op_1_bw="3">
<![CDATA[
.split:96 %store_ln24 = store i20 %samples_11_timestamp_V_load, i3 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.split:97 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="539" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:1 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:3 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:5 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:7 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:9 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:11 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:13 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:15 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:17 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:19 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:21 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:23 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:25 %sample_period_samples_0_timestamp_V_load = load i3 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:27 %sample_period_samples_1_timestamp_V_load = load i3 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:29 %sample_period_samples_2_timestamp_V_load = load i3 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:31 %sample_period_samples_3_timestamp_V_load = load i3 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:33 %sample_period_samples_4_timestamp_V_load = load i3 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:35 %sample_period_samples_5_timestamp_V_load = load i3 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:37 %sample_period_samples_6_timestamp_V_load = load i3 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:39 %sample_period_samples_7_timestamp_V_load = load i3 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:41 %sample_period_samples_8_timestamp_V_load = load i3 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:43 %sample_period_samples_9_timestamp_V_load = load i3 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:45 %sample_period_samples_10_timestamp_V_load = load i3 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:47 %sample_period_samples_11_timestamp_V_load = load i3 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:49 %sample_period_samples_0_sample_V_load_1 = load i3 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:51 %sample_period_samples_1_sample_V_load_1 = load i3 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:53 %sample_period_samples_2_sample_V_load_1 = load i3 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:55 %sample_period_samples_3_sample_V_load_1 = load i3 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:57 %sample_period_samples_4_sample_V_load_1 = load i3 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:59 %sample_period_samples_5_sample_V_load_1 = load i3 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:61 %sample_period_samples_6_sample_V_load_1 = load i3 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:63 %sample_period_samples_7_sample_V_load_1 = load i3 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:65 %sample_period_samples_8_sample_V_load_1 = load i3 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:67 %sample_period_samples_9_sample_V_load_1 = load i3 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:69 %sample_period_samples_10_sample_V_load_1 = load i3 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:71 %sample_period_samples_11_sample_V_load_1 = load i3 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i3 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i3 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i3 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i3 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i3 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i3 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i3 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i3 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i3 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i3 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i3 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i3 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:96 %sample_period_samples_0_sample_V_addr_2 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:98 %sample_period_samples_1_sample_V_addr_2 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:100 %sample_period_samples_2_sample_V_addr_2 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:102 %sample_period_samples_3_sample_V_addr_2 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:104 %sample_period_samples_4_sample_V_addr_2 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:106 %sample_period_samples_5_sample_V_addr_2 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:108 %sample_period_samples_6_sample_V_addr_2 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:110 %sample_period_samples_7_sample_V_addr_2 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:112 %sample_period_samples_8_sample_V_addr_2 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:114 %sample_period_samples_9_sample_V_addr_2 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:116 %sample_period_samples_10_sample_V_addr_2 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:118 %sample_period_samples_11_sample_V_addr_2 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:120 %sample_period_samples_0_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:122 %sample_period_samples_1_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:124 %sample_period_samples_2_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:126 %sample_period_samples_3_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:128 %sample_period_samples_4_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:130 %sample_period_samples_5_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:132 %sample_period_samples_6_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:134 %sample_period_samples_7_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:136 %sample_period_samples_8_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:138 %sample_period_samples_9_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:140 %sample_period_samples_10_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:142 %sample_period_samples_11_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:144 %sample_period_samples_0_sample_V_addr_3 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:146 %sample_period_samples_1_sample_V_addr_3 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:148 %sample_period_samples_2_sample_V_addr_3 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:150 %sample_period_samples_3_sample_V_addr_3 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:152 %sample_period_samples_4_sample_V_addr_3 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:154 %sample_period_samples_5_sample_V_addr_3 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:156 %sample_period_samples_6_sample_V_addr_3 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:158 %sample_period_samples_7_sample_V_addr_3 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:160 %sample_period_samples_8_sample_V_addr_3 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:162 %sample_period_samples_9_sample_V_addr_3 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:164 %sample_period_samples_10_sample_V_addr_3 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:166 %sample_period_samples_11_sample_V_addr_3 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:168 %sample_period_samples_0_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:170 %sample_period_samples_1_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:172 %sample_period_samples_2_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:174 %sample_period_samples_3_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:176 %sample_period_samples_4_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:178 %sample_period_samples_5_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:180 %sample_period_samples_6_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:182 %sample_period_samples_7_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:184 %sample_period_samples_8_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:186 %sample_period_samples_9_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:188 %sample_period_samples_10_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:190 %sample_period_samples_11_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="683" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:97 %sample_period_samples_0_sample_V_load_2 = load i3 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:99 %sample_period_samples_1_sample_V_load_2 = load i3 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:101 %sample_period_samples_2_sample_V_load_2 = load i3 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:103 %sample_period_samples_3_sample_V_load_2 = load i3 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:105 %sample_period_samples_4_sample_V_load_2 = load i3 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:107 %sample_period_samples_5_sample_V_load_2 = load i3 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:109 %sample_period_samples_6_sample_V_load_2 = load i3 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:111 %sample_period_samples_7_sample_V_load_2 = load i3 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:113 %sample_period_samples_8_sample_V_load_2 = load i3 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:115 %sample_period_samples_9_sample_V_load_2 = load i3 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:117 %sample_period_samples_10_sample_V_load_2 = load i3 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:119 %sample_period_samples_11_sample_V_load_2 = load i3 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i3 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i3 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i3 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i3 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i3 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i3 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i3 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i3 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i3 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i3 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i3 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i3 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:145 %sample_period_samples_0_sample_V_load_3 = load i3 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:147 %sample_period_samples_1_sample_V_load_3 = load i3 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:149 %sample_period_samples_2_sample_V_load_3 = load i3 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:151 %sample_period_samples_3_sample_V_load_3 = load i3 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:153 %sample_period_samples_4_sample_V_load_3 = load i3 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:155 %sample_period_samples_5_sample_V_load_3 = load i3 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:157 %sample_period_samples_6_sample_V_load_3 = load i3 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:159 %sample_period_samples_7_sample_V_load_3 = load i3 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:161 %sample_period_samples_8_sample_V_load_3 = load i3 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:163 %sample_period_samples_9_sample_V_load_3 = load i3 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:165 %sample_period_samples_10_sample_V_load_3 = load i3 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:167 %sample_period_samples_11_sample_V_load_3 = load i3 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i3 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i3 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i3 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i3 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i3 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i3 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i3 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i3 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i3 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i3 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i3 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i3 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:192 %sample_period_samples_0_sample_V_addr_4 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:194 %sample_period_samples_1_sample_V_addr_4 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:196 %sample_period_samples_2_sample_V_addr_4 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:198 %sample_period_samples_3_sample_V_addr_4 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:200 %sample_period_samples_4_sample_V_addr_4 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:202 %sample_period_samples_5_sample_V_addr_4 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:204 %sample_period_samples_6_sample_V_addr_4 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:206 %sample_period_samples_7_sample_V_addr_4 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:208 %sample_period_samples_8_sample_V_addr_4 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:210 %sample_period_samples_9_sample_V_addr_4 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:212 %sample_period_samples_10_sample_V_addr_4 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:214 %sample_period_samples_11_sample_V_addr_4 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:216 %sample_period_samples_0_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:218 %sample_period_samples_1_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:220 %sample_period_samples_2_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:222 %sample_period_samples_3_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:224 %sample_period_samples_4_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:226 %sample_period_samples_5_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:228 %sample_period_samples_6_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:230 %sample_period_samples_7_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:232 %sample_period_samples_8_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:234 %sample_period_samples_9_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:236 %sample_period_samples_10_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:238 %sample_period_samples_11_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:240 %sample_period_samples_0_sample_V_addr_5 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:242 %sample_period_samples_1_sample_V_addr_5 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:244 %sample_period_samples_2_sample_V_addr_5 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:246 %sample_period_samples_3_sample_V_addr_5 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:248 %sample_period_samples_4_sample_V_addr_5 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:250 %sample_period_samples_5_sample_V_addr_5 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:252 %sample_period_samples_6_sample_V_addr_5 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:254 %sample_period_samples_7_sample_V_addr_5 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:256 %sample_period_samples_8_sample_V_addr_5 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:258 %sample_period_samples_9_sample_V_addr_5 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:260 %sample_period_samples_10_sample_V_addr_5 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:262 %sample_period_samples_11_sample_V_addr_5 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:264 %sample_period_samples_0_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:266 %sample_period_samples_1_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:268 %sample_period_samples_2_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:270 %sample_period_samples_3_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:272 %sample_period_samples_4_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:274 %sample_period_samples_5_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:276 %sample_period_samples_6_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:278 %sample_period_samples_7_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:280 %sample_period_samples_8_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:282 %sample_period_samples_9_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:284 %sample_period_samples_10_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:286 %sample_period_samples_11_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="827" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:193 %sample_period_samples_0_sample_V_load_4 = load i3 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:195 %sample_period_samples_1_sample_V_load_4 = load i3 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:197 %sample_period_samples_2_sample_V_load_4 = load i3 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:199 %sample_period_samples_3_sample_V_load_4 = load i3 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:201 %sample_period_samples_4_sample_V_load_4 = load i3 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:203 %sample_period_samples_5_sample_V_load_4 = load i3 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:205 %sample_period_samples_6_sample_V_load_4 = load i3 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:207 %sample_period_samples_7_sample_V_load_4 = load i3 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:209 %sample_period_samples_8_sample_V_load_4 = load i3 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:211 %sample_period_samples_9_sample_V_load_4 = load i3 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:213 %sample_period_samples_10_sample_V_load_4 = load i3 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:215 %sample_period_samples_11_sample_V_load_4 = load i3 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i3 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i3 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i3 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i3 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i3 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i3 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i3 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i3 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i3 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i3 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i3 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i3 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:241 %sample_period_samples_0_sample_V_load_5 = load i3 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:243 %sample_period_samples_1_sample_V_load_5 = load i3 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:245 %sample_period_samples_2_sample_V_load_5 = load i3 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:247 %sample_period_samples_3_sample_V_load_5 = load i3 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:249 %sample_period_samples_4_sample_V_load_5 = load i3 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:251 %sample_period_samples_5_sample_V_load_5 = load i3 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:253 %sample_period_samples_6_sample_V_load_5 = load i3 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:255 %sample_period_samples_7_sample_V_load_5 = load i3 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:257 %sample_period_samples_8_sample_V_load_5 = load i3 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:259 %sample_period_samples_9_sample_V_load_5 = load i3 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:261 %sample_period_samples_10_sample_V_load_5 = load i3 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:263 %sample_period_samples_11_sample_V_load_5 = load i3 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i3 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i3 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i3 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i3 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i3 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i3 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i3 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i3 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i3 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i3 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i3 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i3 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:288 %sample_period_samples_0_sample_V_addr_6 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:290 %sample_period_samples_1_sample_V_addr_6 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:292 %sample_period_samples_2_sample_V_addr_6 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:294 %sample_period_samples_3_sample_V_addr_6 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:296 %sample_period_samples_4_sample_V_addr_6 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:298 %sample_period_samples_5_sample_V_addr_6 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:300 %sample_period_samples_6_sample_V_addr_6 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:302 %sample_period_samples_7_sample_V_addr_6 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:304 %sample_period_samples_8_sample_V_addr_6 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:306 %sample_period_samples_9_sample_V_addr_6 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:308 %sample_period_samples_10_sample_V_addr_6 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:310 %sample_period_samples_11_sample_V_addr_6 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:312 %sample_period_samples_0_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="900" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:314 %sample_period_samples_1_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:316 %sample_period_samples_2_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:318 %sample_period_samples_3_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="906" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="907" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:320 %sample_period_samples_4_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="908" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:322 %sample_period_samples_5_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="910" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="911" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:324 %sample_period_samples_6_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="912" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:326 %sample_period_samples_7_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="914" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="915" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:328 %sample_period_samples_8_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="916" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="917" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:330 %sample_period_samples_9_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="918" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="919" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:332 %sample_period_samples_10_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="920" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="921" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:334 %sample_period_samples_11_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="922" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:336 %sample_period_samples_0_sample_V_addr_7 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="924" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="925" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:338 %sample_period_samples_1_sample_V_addr_7 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="926" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="927" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:340 %sample_period_samples_2_sample_V_addr_7 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="928" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="929" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:342 %sample_period_samples_3_sample_V_addr_7 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="930" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:344 %sample_period_samples_4_sample_V_addr_7 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:346 %sample_period_samples_5_sample_V_addr_7 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:348 %sample_period_samples_6_sample_V_addr_7 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:350 %sample_period_samples_7_sample_V_addr_7 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:352 %sample_period_samples_8_sample_V_addr_7 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:354 %sample_period_samples_9_sample_V_addr_7 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:356 %sample_period_samples_10_sample_V_addr_7 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:358 %sample_period_samples_11_sample_V_addr_7 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:360 %sample_period_samples_0_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:362 %sample_period_samples_1_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:364 %sample_period_samples_2_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:366 %sample_period_samples_3_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:368 %sample_period_samples_4_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:370 %sample_period_samples_5_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:372 %sample_period_samples_6_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:374 %sample_period_samples_7_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:376 %sample_period_samples_8_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:378 %sample_period_samples_9_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:380 %sample_period_samples_10_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:382 %sample_period_samples_11_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="971" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:289 %sample_period_samples_0_sample_V_load_6 = load i3 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:291 %sample_period_samples_1_sample_V_load_6 = load i3 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:293 %sample_period_samples_2_sample_V_load_6 = load i3 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:295 %sample_period_samples_3_sample_V_load_6 = load i3 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:297 %sample_period_samples_4_sample_V_load_6 = load i3 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:299 %sample_period_samples_5_sample_V_load_6 = load i3 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:301 %sample_period_samples_6_sample_V_load_6 = load i3 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:303 %sample_period_samples_7_sample_V_load_6 = load i3 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:305 %sample_period_samples_8_sample_V_load_6 = load i3 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:307 %sample_period_samples_9_sample_V_load_6 = load i3 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:309 %sample_period_samples_10_sample_V_load_6 = load i3 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:311 %sample_period_samples_11_sample_V_load_6 = load i3 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i3 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i3 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i3 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i3 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i3 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i3 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i3 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i3 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i3 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i3 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i3 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i3 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:337 %sample_period_samples_0_sample_V_load_7 = load i3 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:339 %sample_period_samples_1_sample_V_load_7 = load i3 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:341 %sample_period_samples_2_sample_V_load_7 = load i3 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:343 %sample_period_samples_3_sample_V_load_7 = load i3 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:345 %sample_period_samples_4_sample_V_load_7 = load i3 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:347 %sample_period_samples_5_sample_V_load_7 = load i3 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:349 %sample_period_samples_6_sample_V_load_7 = load i3 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:351 %sample_period_samples_7_sample_V_load_7 = load i3 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:353 %sample_period_samples_8_sample_V_load_7 = load i3 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:355 %sample_period_samples_9_sample_V_load_7 = load i3 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:357 %sample_period_samples_10_sample_V_load_7 = load i3 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:359 %sample_period_samples_11_sample_V_load_7 = load i3 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i3 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i3 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i3 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i3 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i3 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i3 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i3 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i3 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i3 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i3 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i3 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="20" op_0_bw="3">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i3 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:384 %sliding_window_size_load = load i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sliding_window_size_load"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:385 %icmp_ln52 = icmp_eq  i32 %sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="5">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:386 %sliding_window_front_ptr_load = load i5 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="5">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:387 %sext_ln52 = sext i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12SamplePeriodILi8EEC2EP8sample_ti.exit:388 %br_ln52 = br i1 %icmp_ln52, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln61 = add i6 %sext_ln52, i6 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="5">
<![CDATA[
:2 %trunc_ln54 = trunc i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:3 %tmp_19_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln54, i7 0

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:4 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %sliding_window_front_ptr_load, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %sub_ln54 = sub i10 %tmp_19_cast, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="10">
<![CDATA[
:6 %zext_ln54_1 = zext i10 %sub_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sliding_window_buffer_samples_sample_V_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8 %or_ln54 = or i10 %sub_ln54, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="10">
<![CDATA[
:9 %zext_ln54_2 = zext i10 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %sliding_window_buffer_samples_sample_V_addr_12 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:424 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:425 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1037" st_id="11" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1038" st_id="12" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1039" st_id="13" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1040" st_id="14" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1041" st_id="15" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1042" st_id="16" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1043" st_id="17" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1044" st_id="18" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1045" st_id="19" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="1046" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="5" op_0_bw="5">
<![CDATA[
:2 %trunc_ln61 = trunc i5 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="1047" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="5">
<![CDATA[
:3 %sliding_window_back_ptr_load = load i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="1048" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln63 = icmp_eq  i5 %trunc_ln61, i5 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="1049" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1050" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln65 = add i5 %trunc_ln61, i5 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1051" st_id="19" stage="9" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1052" st_id="20" stage="8" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1053" st_id="21" stage="7" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1054" st_id="22" stage="6" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1055" st_id="23" stage="5" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1056" st_id="24" stage="4" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1057" st_id="25" stage="3" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1058" st_id="26" stage="2" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1059" st_id="27" stage="1" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>

<operation id="1060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln65 = store i5 %srem_ln65, i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1061" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="1062" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln69 = icmp_slt  i32 %sliding_window_size_load, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="1063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln69 = br i1 %icmp_ln69, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1064" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln71 = add i32 %sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1065" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln71 = store i32 %add_ln71, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1066" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln73 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1067" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %trunc_ln75 = trunc i5 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="1068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
._crit_edge1:1 %tmp_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln75, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge1:2 %zext_ln75 = zext i7 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="3" op_0_bw="5">
<![CDATA[
._crit_edge1:3 %trunc_ln75_1 = trunc i5 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
._crit_edge1:4 %tmp_31_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln75_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
._crit_edge1:5 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln75, i5 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge1:6 %zext_ln75_1 = zext i9 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:7 %sub_ln75 = sub i10 %tmp_31_cast, i10 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:8 %zext_ln75_2 = zext i10 %sub_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:9 %sliding_window_buffer_samples_sample_V_addr_107 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_107"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:10 %or_ln75 = or i10 %sub_ln75, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="1078" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:11 %zext_ln75_3 = zext i10 %or_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="1079" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:12 %sliding_window_buffer_samples_sample_V_addr_108 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_108"/></StgValue>
</operation>

<operation id="1080" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:43 %or_ln75_11 = or i7 %tmp_10, i7 1

]]></Node>
<StgValue><ssdm name="or_ln75_11"/></StgValue>
</operation>

<operation id="1081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:44 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1082" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:45 %trunc_ln75_2 = trunc i7 %or_ln75_11

]]></Node>
<StgValue><ssdm name="trunc_ln75_2"/></StgValue>
</operation>

<operation id="1083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:46 %p_shl14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1084" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:47 %p_shl15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_11, i2 0

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1085" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:48 %sub_ln75_1 = sub i10 %p_shl14_cast, i10 %p_shl15_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_1"/></StgValue>
</operation>

<operation id="1086" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:330 %sliding_window_buffer_samples_timestamp_V_0_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_8"/></StgValue>
</operation>

<operation id="1087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:331 %sliding_window_buffer_samples_timestamp_V_0_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_9"/></StgValue>
</operation>

<operation id="1088" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:338 %sliding_window_buffer_samples_timestamp_V_1_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_8"/></StgValue>
</operation>

<operation id="1089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:339 %sliding_window_buffer_samples_timestamp_V_1_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_9"/></StgValue>
</operation>

<operation id="1090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:346 %sliding_window_buffer_samples_timestamp_V_10_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_8"/></StgValue>
</operation>

<operation id="1091" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:347 %sliding_window_buffer_samples_timestamp_V_10_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_9"/></StgValue>
</operation>

<operation id="1092" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:354 %sliding_window_buffer_samples_timestamp_V_11_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_8"/></StgValue>
</operation>

<operation id="1093" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:355 %sliding_window_buffer_samples_timestamp_V_11_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_9"/></StgValue>
</operation>

<operation id="1094" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:362 %sliding_window_buffer_samples_timestamp_V_2_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_8"/></StgValue>
</operation>

<operation id="1095" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:363 %sliding_window_buffer_samples_timestamp_V_2_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_9"/></StgValue>
</operation>

<operation id="1096" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:370 %sliding_window_buffer_samples_timestamp_V_3_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_8"/></StgValue>
</operation>

<operation id="1097" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:371 %sliding_window_buffer_samples_timestamp_V_3_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_9"/></StgValue>
</operation>

<operation id="1098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:378 %sliding_window_buffer_samples_timestamp_V_4_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_8"/></StgValue>
</operation>

<operation id="1099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:379 %sliding_window_buffer_samples_timestamp_V_4_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_9"/></StgValue>
</operation>

<operation id="1100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:386 %sliding_window_buffer_samples_timestamp_V_5_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_8"/></StgValue>
</operation>

<operation id="1101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:387 %sliding_window_buffer_samples_timestamp_V_5_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_9"/></StgValue>
</operation>

<operation id="1102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:394 %sliding_window_buffer_samples_timestamp_V_6_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_8"/></StgValue>
</operation>

<operation id="1103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:395 %sliding_window_buffer_samples_timestamp_V_6_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_9"/></StgValue>
</operation>

<operation id="1104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:402 %sliding_window_buffer_samples_timestamp_V_7_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_8"/></StgValue>
</operation>

<operation id="1105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:403 %sliding_window_buffer_samples_timestamp_V_7_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_9"/></StgValue>
</operation>

<operation id="1106" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:410 %sliding_window_buffer_samples_timestamp_V_8_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_8"/></StgValue>
</operation>

<operation id="1107" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:411 %sliding_window_buffer_samples_timestamp_V_8_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_9"/></StgValue>
</operation>

<operation id="1108" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:418 %sliding_window_buffer_samples_timestamp_V_9_addr_8 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_8"/></StgValue>
</operation>

<operation id="1109" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:419 %sliding_window_buffer_samples_timestamp_V_9_addr_9 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_9"/></StgValue>
</operation>

<operation id="1110" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:426 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_107

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1111" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:427 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_108

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1112" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:438 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1113" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:439 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1114" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:440 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1115" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:441 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1116" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:442 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1117" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:443 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1118" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:444 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1119" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:445 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1120" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:446 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1121" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:447 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1122" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:448 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1123" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:449 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_8

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1124" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:462 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1125" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:463 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1126" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:464 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1127" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:465 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1128" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:466 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1129" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:467 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1130" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:468 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1131" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:469 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1132" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:470 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:471 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:472 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:473 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_9

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
._crit_edge1:618 %store_ln76 = store i5 %trunc_ln61, i5 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:13 %or_ln75_1 = or i10 %sub_ln75, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_1"/></StgValue>
</operation>

<operation id="1138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:14 %zext_ln75_4 = zext i10 %or_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_4"/></StgValue>
</operation>

<operation id="1139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:15 %sliding_window_buffer_samples_sample_V_addr_109 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_109"/></StgValue>
</operation>

<operation id="1140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:16 %or_ln75_2 = or i10 %sub_ln75, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_2"/></StgValue>
</operation>

<operation id="1141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:17 %zext_ln75_5 = zext i10 %or_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln75_5"/></StgValue>
</operation>

<operation id="1142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:18 %sliding_window_buffer_samples_sample_V_addr_110 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_110"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:84 %or_ln75_15 = or i7 %tmp_10, i7 2

]]></Node>
<StgValue><ssdm name="or_ln75_15"/></StgValue>
</operation>

<operation id="1144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:85 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:86 %trunc_ln75_3 = trunc i7 %or_ln75_15

]]></Node>
<StgValue><ssdm name="trunc_ln75_3"/></StgValue>
</operation>

<operation id="1146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:87 %p_shl26_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="1147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:88 %p_shl27_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_15, i2 0

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="1148" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:89 %sub_ln75_2 = sub i10 %p_shl26_cast, i10 %p_shl27_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_2"/></StgValue>
</operation>

<operation id="1149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:125 %or_ln75_23 = or i7 %tmp_10, i7 3

]]></Node>
<StgValue><ssdm name="or_ln75_23"/></StgValue>
</operation>

<operation id="1150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:126 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:127 %trunc_ln75_4 = trunc i7 %or_ln75_23

]]></Node>
<StgValue><ssdm name="trunc_ln75_4"/></StgValue>
</operation>

<operation id="1152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:128 %p_shl24_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="1153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:129 %p_shl25_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_23, i2 0

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="1154" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:130 %sub_ln75_3 = sub i10 %p_shl24_cast, i10 %p_shl25_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_3"/></StgValue>
</operation>

<operation id="1155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:332 %sliding_window_buffer_samples_timestamp_V_0_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_10"/></StgValue>
</operation>

<operation id="1156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:333 %sliding_window_buffer_samples_timestamp_V_0_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_11"/></StgValue>
</operation>

<operation id="1157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:340 %sliding_window_buffer_samples_timestamp_V_1_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_10"/></StgValue>
</operation>

<operation id="1158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:341 %sliding_window_buffer_samples_timestamp_V_1_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_11"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:348 %sliding_window_buffer_samples_timestamp_V_10_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_10"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:349 %sliding_window_buffer_samples_timestamp_V_10_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_11"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:356 %sliding_window_buffer_samples_timestamp_V_11_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_10"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:357 %sliding_window_buffer_samples_timestamp_V_11_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_11"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:364 %sliding_window_buffer_samples_timestamp_V_2_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_10"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:365 %sliding_window_buffer_samples_timestamp_V_2_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_11"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:372 %sliding_window_buffer_samples_timestamp_V_3_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_10"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:373 %sliding_window_buffer_samples_timestamp_V_3_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_11"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:380 %sliding_window_buffer_samples_timestamp_V_4_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_10"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:381 %sliding_window_buffer_samples_timestamp_V_4_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_11"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:388 %sliding_window_buffer_samples_timestamp_V_5_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_10"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:389 %sliding_window_buffer_samples_timestamp_V_5_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_11"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:396 %sliding_window_buffer_samples_timestamp_V_6_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_10"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:397 %sliding_window_buffer_samples_timestamp_V_6_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_11"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:404 %sliding_window_buffer_samples_timestamp_V_7_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_10"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:405 %sliding_window_buffer_samples_timestamp_V_7_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_11"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:412 %sliding_window_buffer_samples_timestamp_V_8_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_10"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:413 %sliding_window_buffer_samples_timestamp_V_8_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_11"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:420 %sliding_window_buffer_samples_timestamp_V_9_addr_10 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_10"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:421 %sliding_window_buffer_samples_timestamp_V_9_addr_11 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_11"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:428 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_109

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:429 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_110

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:486 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:487 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:488 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:489 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:490 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:491 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:492 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:493 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:494 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:495 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:496 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:497 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:510 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:511 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:512 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:513 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:514 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:515 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:516 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:517 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:518 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:519 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:520 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:521 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_11

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:19 %or_ln75_3 = or i10 %sub_ln75, i10 4

]]></Node>
<StgValue><ssdm name="or_ln75_3"/></StgValue>
</operation>

<operation id="1206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:20 %zext_ln75_6 = zext i10 %or_ln75_3

]]></Node>
<StgValue><ssdm name="zext_ln75_6"/></StgValue>
</operation>

<operation id="1207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:21 %sliding_window_buffer_samples_sample_V_addr_111 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_111"/></StgValue>
</operation>

<operation id="1208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:22 %or_ln75_4 = or i10 %sub_ln75, i10 5

]]></Node>
<StgValue><ssdm name="or_ln75_4"/></StgValue>
</operation>

<operation id="1209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:23 %zext_ln75_7 = zext i10 %or_ln75_4

]]></Node>
<StgValue><ssdm name="zext_ln75_7"/></StgValue>
</operation>

<operation id="1210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:24 %sliding_window_buffer_samples_sample_V_addr_112 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_112"/></StgValue>
</operation>

<operation id="1211" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:166 %or_ln75_27 = or i7 %tmp_10, i7 4

]]></Node>
<StgValue><ssdm name="or_ln75_27"/></StgValue>
</operation>

<operation id="1212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:167 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:168 %trunc_ln75_5 = trunc i7 %or_ln75_27

]]></Node>
<StgValue><ssdm name="trunc_ln75_5"/></StgValue>
</operation>

<operation id="1214" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:169 %p_shl22_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_5, i4 0

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="1215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:170 %p_shl23_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_27, i2 0

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="1216" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:171 %sub_ln75_4 = sub i10 %p_shl22_cast, i10 %p_shl23_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_4"/></StgValue>
</operation>

<operation id="1217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:207 %or_ln75_39 = or i7 %tmp_10, i7 5

]]></Node>
<StgValue><ssdm name="or_ln75_39"/></StgValue>
</operation>

<operation id="1218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:208 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:209 %trunc_ln75_6 = trunc i7 %or_ln75_39

]]></Node>
<StgValue><ssdm name="trunc_ln75_6"/></StgValue>
</operation>

<operation id="1220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:210 %p_shl20_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_6, i4 0

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:211 %p_shl21_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_39, i2 0

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:212 %sub_ln75_5 = sub i10 %p_shl20_cast, i10 %p_shl21_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_5"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:334 %sliding_window_buffer_samples_timestamp_V_0_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_12"/></StgValue>
</operation>

<operation id="1224" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:335 %sliding_window_buffer_samples_timestamp_V_0_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_13"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:342 %sliding_window_buffer_samples_timestamp_V_1_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_12"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:343 %sliding_window_buffer_samples_timestamp_V_1_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_13"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:350 %sliding_window_buffer_samples_timestamp_V_10_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_12"/></StgValue>
</operation>

<operation id="1228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:351 %sliding_window_buffer_samples_timestamp_V_10_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_13"/></StgValue>
</operation>

<operation id="1229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:358 %sliding_window_buffer_samples_timestamp_V_11_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_12"/></StgValue>
</operation>

<operation id="1230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:359 %sliding_window_buffer_samples_timestamp_V_11_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_13"/></StgValue>
</operation>

<operation id="1231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:366 %sliding_window_buffer_samples_timestamp_V_2_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_12"/></StgValue>
</operation>

<operation id="1232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:367 %sliding_window_buffer_samples_timestamp_V_2_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_13"/></StgValue>
</operation>

<operation id="1233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:374 %sliding_window_buffer_samples_timestamp_V_3_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_12"/></StgValue>
</operation>

<operation id="1234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:375 %sliding_window_buffer_samples_timestamp_V_3_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_13"/></StgValue>
</operation>

<operation id="1235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:382 %sliding_window_buffer_samples_timestamp_V_4_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_12"/></StgValue>
</operation>

<operation id="1236" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:383 %sliding_window_buffer_samples_timestamp_V_4_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_13"/></StgValue>
</operation>

<operation id="1237" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:390 %sliding_window_buffer_samples_timestamp_V_5_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_12"/></StgValue>
</operation>

<operation id="1238" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:391 %sliding_window_buffer_samples_timestamp_V_5_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_13"/></StgValue>
</operation>

<operation id="1239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:398 %sliding_window_buffer_samples_timestamp_V_6_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_12"/></StgValue>
</operation>

<operation id="1240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:399 %sliding_window_buffer_samples_timestamp_V_6_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_13"/></StgValue>
</operation>

<operation id="1241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:406 %sliding_window_buffer_samples_timestamp_V_7_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_12"/></StgValue>
</operation>

<operation id="1242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:407 %sliding_window_buffer_samples_timestamp_V_7_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_13"/></StgValue>
</operation>

<operation id="1243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:414 %sliding_window_buffer_samples_timestamp_V_8_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_12"/></StgValue>
</operation>

<operation id="1244" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:415 %sliding_window_buffer_samples_timestamp_V_8_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_13"/></StgValue>
</operation>

<operation id="1245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:422 %sliding_window_buffer_samples_timestamp_V_9_addr_12 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_12"/></StgValue>
</operation>

<operation id="1246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:423 %sliding_window_buffer_samples_timestamp_V_9_addr_13 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_13"/></StgValue>
</operation>

<operation id="1247" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:430 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_111

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1248" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:431 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_112

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1249" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:534 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1250" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:535 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1251" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:536 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1252" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:537 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1253" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:538 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1254" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:539 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1255" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:540 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1256" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:541 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1257" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:542 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1258" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:543 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1259" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:544 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1260" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:545 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_12

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1261" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:558 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1262" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:559 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1263" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:560 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1264" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:561 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1265" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:562 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1266" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:563 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1267" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:564 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1268" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:565 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1269" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:566 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1270" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:567 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1271" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:568 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1272" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:569 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_13

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:25 %or_ln75_5 = or i10 %sub_ln75, i10 6

]]></Node>
<StgValue><ssdm name="or_ln75_5"/></StgValue>
</operation>

<operation id="1274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:26 %zext_ln75_8 = zext i10 %or_ln75_5

]]></Node>
<StgValue><ssdm name="zext_ln75_8"/></StgValue>
</operation>

<operation id="1275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:27 %sliding_window_buffer_samples_sample_V_addr_113 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_113"/></StgValue>
</operation>

<operation id="1276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:28 %or_ln75_6 = or i10 %sub_ln75, i10 7

]]></Node>
<StgValue><ssdm name="or_ln75_6"/></StgValue>
</operation>

<operation id="1277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:29 %zext_ln75_9 = zext i10 %or_ln75_6

]]></Node>
<StgValue><ssdm name="zext_ln75_9"/></StgValue>
</operation>

<operation id="1278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:30 %sliding_window_buffer_samples_sample_V_addr_114 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_114"/></StgValue>
</operation>

<operation id="1279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:248 %or_ln75_43 = or i7 %tmp_10, i7 6

]]></Node>
<StgValue><ssdm name="or_ln75_43"/></StgValue>
</operation>

<operation id="1280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:249 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_43

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:250 %trunc_ln75_7 = trunc i7 %or_ln75_43

]]></Node>
<StgValue><ssdm name="trunc_ln75_7"/></StgValue>
</operation>

<operation id="1282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:251 %p_shl18_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_7, i4 0

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:252 %p_shl19_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_43, i2 0

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1284" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:253 %sub_ln75_6 = sub i10 %p_shl18_cast, i10 %p_shl19_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_6"/></StgValue>
</operation>

<operation id="1285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:289 %or_ln75_51 = or i7 %tmp_10, i7 7

]]></Node>
<StgValue><ssdm name="or_ln75_51"/></StgValue>
</operation>

<operation id="1286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
._crit_edge1:290 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln75_51

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="7">
<![CDATA[
._crit_edge1:291 %trunc_ln75_8 = trunc i7 %or_ln75_51

]]></Node>
<StgValue><ssdm name="trunc_ln75_8"/></StgValue>
</operation>

<operation id="1288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge1:292 %p_shl16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln75_8, i4 0

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="7" op_3_bw="2">
<![CDATA[
._crit_edge1:293 %p_shl17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 0, i7 %or_ln75_51, i2 0

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1290" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:294 %sub_ln75_7 = sub i10 %p_shl16_cast, i10 %p_shl17_cast

]]></Node>
<StgValue><ssdm name="sub_ln75_7"/></StgValue>
</operation>

<operation id="1291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:336 %sliding_window_buffer_samples_timestamp_V_0_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_14"/></StgValue>
</operation>

<operation id="1292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:337 %sliding_window_buffer_samples_timestamp_V_0_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_15"/></StgValue>
</operation>

<operation id="1293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:344 %sliding_window_buffer_samples_timestamp_V_1_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_14"/></StgValue>
</operation>

<operation id="1294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:345 %sliding_window_buffer_samples_timestamp_V_1_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_15"/></StgValue>
</operation>

<operation id="1295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:352 %sliding_window_buffer_samples_timestamp_V_10_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_14"/></StgValue>
</operation>

<operation id="1296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:353 %sliding_window_buffer_samples_timestamp_V_10_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_15"/></StgValue>
</operation>

<operation id="1297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:360 %sliding_window_buffer_samples_timestamp_V_11_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_14"/></StgValue>
</operation>

<operation id="1298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:361 %sliding_window_buffer_samples_timestamp_V_11_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_15"/></StgValue>
</operation>

<operation id="1299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:368 %sliding_window_buffer_samples_timestamp_V_2_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_14"/></StgValue>
</operation>

<operation id="1300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:369 %sliding_window_buffer_samples_timestamp_V_2_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_15"/></StgValue>
</operation>

<operation id="1301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:376 %sliding_window_buffer_samples_timestamp_V_3_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_14"/></StgValue>
</operation>

<operation id="1302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:377 %sliding_window_buffer_samples_timestamp_V_3_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_15"/></StgValue>
</operation>

<operation id="1303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:384 %sliding_window_buffer_samples_timestamp_V_4_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_14"/></StgValue>
</operation>

<operation id="1304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:385 %sliding_window_buffer_samples_timestamp_V_4_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_15"/></StgValue>
</operation>

<operation id="1305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:392 %sliding_window_buffer_samples_timestamp_V_5_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_14"/></StgValue>
</operation>

<operation id="1306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:393 %sliding_window_buffer_samples_timestamp_V_5_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_15"/></StgValue>
</operation>

<operation id="1307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:400 %sliding_window_buffer_samples_timestamp_V_6_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_14"/></StgValue>
</operation>

<operation id="1308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:401 %sliding_window_buffer_samples_timestamp_V_6_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_15"/></StgValue>
</operation>

<operation id="1309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:408 %sliding_window_buffer_samples_timestamp_V_7_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_14"/></StgValue>
</operation>

<operation id="1310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:409 %sliding_window_buffer_samples_timestamp_V_7_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_15"/></StgValue>
</operation>

<operation id="1311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:416 %sliding_window_buffer_samples_timestamp_V_8_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_14"/></StgValue>
</operation>

<operation id="1312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:417 %sliding_window_buffer_samples_timestamp_V_8_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_15"/></StgValue>
</operation>

<operation id="1313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:424 %sliding_window_buffer_samples_timestamp_V_9_addr_14 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_14"/></StgValue>
</operation>

<operation id="1314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:425 %sliding_window_buffer_samples_timestamp_V_9_addr_15 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_15"/></StgValue>
</operation>

<operation id="1315" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:432 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_113

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1316" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:433 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_114

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1317" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:582 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1318" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:583 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1319" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:584 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1320" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:585 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1321" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:586 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:587 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1323" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:588 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1324" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:589 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1325" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:590 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1326" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:591 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1327" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:592 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1328" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:593 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_14

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1329" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:606 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1330" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:607 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1331" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:608 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1332" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:609 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1333" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:610 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1334" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:611 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1335" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:612 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1336" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:613 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1337" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:614 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1338" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:615 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1339" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:616 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1340" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge1:617 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_15

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:31 %or_ln75_7 = or i10 %sub_ln75, i10 8

]]></Node>
<StgValue><ssdm name="or_ln75_7"/></StgValue>
</operation>

<operation id="1342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:32 %zext_ln75_10 = zext i10 %or_ln75_7

]]></Node>
<StgValue><ssdm name="zext_ln75_10"/></StgValue>
</operation>

<operation id="1343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:33 %sliding_window_buffer_samples_sample_V_addr_115 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_115"/></StgValue>
</operation>

<operation id="1344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:34 %or_ln75_8 = or i10 %sub_ln75, i10 9

]]></Node>
<StgValue><ssdm name="or_ln75_8"/></StgValue>
</operation>

<operation id="1345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:35 %zext_ln75_11 = zext i10 %or_ln75_8

]]></Node>
<StgValue><ssdm name="zext_ln75_11"/></StgValue>
</operation>

<operation id="1346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:36 %sliding_window_buffer_samples_sample_V_addr_116 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_116"/></StgValue>
</operation>

<operation id="1347" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:434 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_115

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1348" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:435 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_116

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1349" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:37 %or_ln75_9 = or i10 %sub_ln75, i10 10

]]></Node>
<StgValue><ssdm name="or_ln75_9"/></StgValue>
</operation>

<operation id="1350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:38 %zext_ln75_12 = zext i10 %or_ln75_9

]]></Node>
<StgValue><ssdm name="zext_ln75_12"/></StgValue>
</operation>

<operation id="1351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:39 %sliding_window_buffer_samples_sample_V_addr_117 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_117"/></StgValue>
</operation>

<operation id="1352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:40 %or_ln75_10 = or i10 %sub_ln75, i10 11

]]></Node>
<StgValue><ssdm name="or_ln75_10"/></StgValue>
</operation>

<operation id="1353" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:41 %zext_ln75_13 = zext i10 %or_ln75_10

]]></Node>
<StgValue><ssdm name="zext_ln75_13"/></StgValue>
</operation>

<operation id="1354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:42 %sliding_window_buffer_samples_sample_V_addr_118 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_118"/></StgValue>
</operation>

<operation id="1355" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:436 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_117

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1356" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:437 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_118

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:49 %zext_ln75_14 = zext i10 %sub_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_14"/></StgValue>
</operation>

<operation id="1358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:50 %sliding_window_buffer_samples_sample_V_addr_119 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_119"/></StgValue>
</operation>

<operation id="1359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:51 %or_ln75_12 = or i10 %sub_ln75_1, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_12"/></StgValue>
</operation>

<operation id="1360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:52 %zext_ln75_15 = zext i10 %or_ln75_12

]]></Node>
<StgValue><ssdm name="zext_ln75_15"/></StgValue>
</operation>

<operation id="1361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:53 %sliding_window_buffer_samples_sample_V_addr_120 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_120"/></StgValue>
</operation>

<operation id="1362" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:450 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_119

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1363" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:451 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_120

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:54 %or_ln75_13 = or i10 %sub_ln75_1, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_13"/></StgValue>
</operation>

<operation id="1365" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:55 %zext_ln75_16 = zext i10 %or_ln75_13

]]></Node>
<StgValue><ssdm name="zext_ln75_16"/></StgValue>
</operation>

<operation id="1366" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:56 %sliding_window_buffer_samples_sample_V_addr_121 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_121"/></StgValue>
</operation>

<operation id="1367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:57 %or_ln75_14 = or i10 %sub_ln75_1, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_14"/></StgValue>
</operation>

<operation id="1368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:58 %zext_ln75_17 = zext i10 %or_ln75_14

]]></Node>
<StgValue><ssdm name="zext_ln75_17"/></StgValue>
</operation>

<operation id="1369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:59 %sliding_window_buffer_samples_sample_V_addr_122 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_122"/></StgValue>
</operation>

<operation id="1370" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:452 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_121

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1371" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:453 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_122

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1372" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:60 %add_ln75 = add i10 %sub_ln75_1, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="1373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:61 %zext_ln75_18 = zext i10 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_18"/></StgValue>
</operation>

<operation id="1374" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:62 %sliding_window_buffer_samples_sample_V_addr_123 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_123"/></StgValue>
</operation>

<operation id="1375" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:63 %add_ln75_1 = add i10 %sub_ln75_1, i10 5

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="1376" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:64 %zext_ln75_19 = zext i10 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_19"/></StgValue>
</operation>

<operation id="1377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:65 %sliding_window_buffer_samples_sample_V_addr_124 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_19

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_124"/></StgValue>
</operation>

<operation id="1378" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:454 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_123

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1379" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:455 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_124

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1380" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:66 %add_ln75_2 = add i10 %sub_ln75_1, i10 6

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="1381" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:67 %zext_ln75_20 = zext i10 %add_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln75_20"/></StgValue>
</operation>

<operation id="1382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:68 %sliding_window_buffer_samples_sample_V_addr_125 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_20

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_125"/></StgValue>
</operation>

<operation id="1383" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:69 %add_ln75_3 = add i10 %sub_ln75_1, i10 7

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="1384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:70 %zext_ln75_21 = zext i10 %add_ln75_3

]]></Node>
<StgValue><ssdm name="zext_ln75_21"/></StgValue>
</operation>

<operation id="1385" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:71 %sliding_window_buffer_samples_sample_V_addr_126 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_21

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_126"/></StgValue>
</operation>

<operation id="1386" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:456 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_125

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1387" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:457 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_126

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1388" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:72 %add_ln75_4 = add i10 %sub_ln75_1, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_4"/></StgValue>
</operation>

<operation id="1389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:73 %zext_ln75_22 = zext i10 %add_ln75_4

]]></Node>
<StgValue><ssdm name="zext_ln75_22"/></StgValue>
</operation>

<operation id="1390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:74 %sliding_window_buffer_samples_sample_V_addr_127 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_22

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_127"/></StgValue>
</operation>

<operation id="1391" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:75 %add_ln75_5 = add i10 %sub_ln75_1, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_5"/></StgValue>
</operation>

<operation id="1392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:76 %zext_ln75_23 = zext i10 %add_ln75_5

]]></Node>
<StgValue><ssdm name="zext_ln75_23"/></StgValue>
</operation>

<operation id="1393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:77 %sliding_window_buffer_samples_sample_V_addr_128 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_23

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_128"/></StgValue>
</operation>

<operation id="1394" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:458 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_127

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1395" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:459 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_128

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1396" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:78 %add_ln75_6 = add i10 %sub_ln75_1, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="1397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:79 %zext_ln75_24 = zext i10 %add_ln75_6

]]></Node>
<StgValue><ssdm name="zext_ln75_24"/></StgValue>
</operation>

<operation id="1398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:80 %sliding_window_buffer_samples_sample_V_addr_129 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_24

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_129"/></StgValue>
</operation>

<operation id="1399" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:81 %add_ln75_7 = add i10 %sub_ln75_1, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_7"/></StgValue>
</operation>

<operation id="1400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:82 %zext_ln75_25 = zext i10 %add_ln75_7

]]></Node>
<StgValue><ssdm name="zext_ln75_25"/></StgValue>
</operation>

<operation id="1401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:83 %sliding_window_buffer_samples_sample_V_addr_130 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_25

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_130"/></StgValue>
</operation>

<operation id="1402" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:460 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_129

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1403" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:461 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_130

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1404" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:90 %zext_ln75_26 = zext i10 %sub_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln75_26"/></StgValue>
</operation>

<operation id="1405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:91 %sliding_window_buffer_samples_sample_V_addr_131 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_26

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_131"/></StgValue>
</operation>

<operation id="1406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:92 %or_ln75_16 = or i10 %sub_ln75_2, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_16"/></StgValue>
</operation>

<operation id="1407" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:93 %zext_ln75_27 = zext i10 %or_ln75_16

]]></Node>
<StgValue><ssdm name="zext_ln75_27"/></StgValue>
</operation>

<operation id="1408" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:94 %sliding_window_buffer_samples_sample_V_addr_132 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_27

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_132"/></StgValue>
</operation>

<operation id="1409" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:474 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_131

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1410" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:475 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_132

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:95 %or_ln75_17 = or i10 %sub_ln75_2, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_17"/></StgValue>
</operation>

<operation id="1412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:96 %zext_ln75_28 = zext i10 %or_ln75_17

]]></Node>
<StgValue><ssdm name="zext_ln75_28"/></StgValue>
</operation>

<operation id="1413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:97 %sliding_window_buffer_samples_sample_V_addr_133 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_28

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_133"/></StgValue>
</operation>

<operation id="1414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:98 %or_ln75_18 = or i10 %sub_ln75_2, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_18"/></StgValue>
</operation>

<operation id="1415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:99 %zext_ln75_29 = zext i10 %or_ln75_18

]]></Node>
<StgValue><ssdm name="zext_ln75_29"/></StgValue>
</operation>

<operation id="1416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:100 %sliding_window_buffer_samples_sample_V_addr_134 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_29

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_134"/></StgValue>
</operation>

<operation id="1417" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:476 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_133

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1418" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:477 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_134

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1419" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:101 %or_ln75_19 = or i10 %sub_ln75_2, i10 4

]]></Node>
<StgValue><ssdm name="or_ln75_19"/></StgValue>
</operation>

<operation id="1420" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:102 %zext_ln75_30 = zext i10 %or_ln75_19

]]></Node>
<StgValue><ssdm name="zext_ln75_30"/></StgValue>
</operation>

<operation id="1421" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:103 %sliding_window_buffer_samples_sample_V_addr_135 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_30

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_135"/></StgValue>
</operation>

<operation id="1422" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:104 %or_ln75_20 = or i10 %sub_ln75_2, i10 5

]]></Node>
<StgValue><ssdm name="or_ln75_20"/></StgValue>
</operation>

<operation id="1423" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:105 %zext_ln75_31 = zext i10 %or_ln75_20

]]></Node>
<StgValue><ssdm name="zext_ln75_31"/></StgValue>
</operation>

<operation id="1424" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:106 %sliding_window_buffer_samples_sample_V_addr_136 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_31

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_136"/></StgValue>
</operation>

<operation id="1425" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:478 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_135

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1426" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:479 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_136

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1427" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:107 %or_ln75_21 = or i10 %sub_ln75_2, i10 6

]]></Node>
<StgValue><ssdm name="or_ln75_21"/></StgValue>
</operation>

<operation id="1428" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:108 %zext_ln75_32 = zext i10 %or_ln75_21

]]></Node>
<StgValue><ssdm name="zext_ln75_32"/></StgValue>
</operation>

<operation id="1429" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:109 %sliding_window_buffer_samples_sample_V_addr_137 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_32

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_137"/></StgValue>
</operation>

<operation id="1430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:110 %or_ln75_22 = or i10 %sub_ln75_2, i10 7

]]></Node>
<StgValue><ssdm name="or_ln75_22"/></StgValue>
</operation>

<operation id="1431" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:111 %zext_ln75_33 = zext i10 %or_ln75_22

]]></Node>
<StgValue><ssdm name="zext_ln75_33"/></StgValue>
</operation>

<operation id="1432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:112 %sliding_window_buffer_samples_sample_V_addr_138 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_33

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_138"/></StgValue>
</operation>

<operation id="1433" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:480 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_137

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1434" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:481 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_138

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1435" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:113 %add_ln75_8 = add i10 %sub_ln75_2, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="1436" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:114 %zext_ln75_34 = zext i10 %add_ln75_8

]]></Node>
<StgValue><ssdm name="zext_ln75_34"/></StgValue>
</operation>

<operation id="1437" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:115 %sliding_window_buffer_samples_sample_V_addr_139 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_139"/></StgValue>
</operation>

<operation id="1438" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:116 %add_ln75_9 = add i10 %sub_ln75_2, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_9"/></StgValue>
</operation>

<operation id="1439" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:117 %zext_ln75_35 = zext i10 %add_ln75_9

]]></Node>
<StgValue><ssdm name="zext_ln75_35"/></StgValue>
</operation>

<operation id="1440" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:118 %sliding_window_buffer_samples_sample_V_addr_140 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_35

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_140"/></StgValue>
</operation>

<operation id="1441" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:482 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_139

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1442" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:483 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_140

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1443" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:119 %add_ln75_10 = add i10 %sub_ln75_2, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_10"/></StgValue>
</operation>

<operation id="1444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:120 %zext_ln75_36 = zext i10 %add_ln75_10

]]></Node>
<StgValue><ssdm name="zext_ln75_36"/></StgValue>
</operation>

<operation id="1445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:121 %sliding_window_buffer_samples_sample_V_addr_141 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_36

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_141"/></StgValue>
</operation>

<operation id="1446" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:122 %add_ln75_11 = add i10 %sub_ln75_2, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_11"/></StgValue>
</operation>

<operation id="1447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:123 %zext_ln75_37 = zext i10 %add_ln75_11

]]></Node>
<StgValue><ssdm name="zext_ln75_37"/></StgValue>
</operation>

<operation id="1448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:124 %sliding_window_buffer_samples_sample_V_addr_142 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_37

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_142"/></StgValue>
</operation>

<operation id="1449" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:484 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_141

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1450" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:485 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_142

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1451" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:131 %zext_ln75_38 = zext i10 %sub_ln75_3

]]></Node>
<StgValue><ssdm name="zext_ln75_38"/></StgValue>
</operation>

<operation id="1452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:132 %sliding_window_buffer_samples_sample_V_addr_143 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_38

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_143"/></StgValue>
</operation>

<operation id="1453" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:133 %or_ln75_24 = or i10 %sub_ln75_3, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_24"/></StgValue>
</operation>

<operation id="1454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:134 %zext_ln75_39 = zext i10 %or_ln75_24

]]></Node>
<StgValue><ssdm name="zext_ln75_39"/></StgValue>
</operation>

<operation id="1455" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:135 %sliding_window_buffer_samples_sample_V_addr_144 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_39

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_144"/></StgValue>
</operation>

<operation id="1456" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:498 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_143

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1457" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:499 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_144

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1458" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:136 %or_ln75_25 = or i10 %sub_ln75_3, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_25"/></StgValue>
</operation>

<operation id="1459" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:137 %zext_ln75_40 = zext i10 %or_ln75_25

]]></Node>
<StgValue><ssdm name="zext_ln75_40"/></StgValue>
</operation>

<operation id="1460" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:138 %sliding_window_buffer_samples_sample_V_addr_145 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_40

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_145"/></StgValue>
</operation>

<operation id="1461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:139 %or_ln75_26 = or i10 %sub_ln75_3, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_26"/></StgValue>
</operation>

<operation id="1462" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:140 %zext_ln75_41 = zext i10 %or_ln75_26

]]></Node>
<StgValue><ssdm name="zext_ln75_41"/></StgValue>
</operation>

<operation id="1463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:141 %sliding_window_buffer_samples_sample_V_addr_146 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_41

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_146"/></StgValue>
</operation>

<operation id="1464" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:500 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_145

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1465" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:501 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_146

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1466" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:142 %add_ln75_12 = add i10 %sub_ln75_3, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="1467" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:143 %zext_ln75_42 = zext i10 %add_ln75_12

]]></Node>
<StgValue><ssdm name="zext_ln75_42"/></StgValue>
</operation>

<operation id="1468" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:144 %sliding_window_buffer_samples_sample_V_addr_147 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_42

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_147"/></StgValue>
</operation>

<operation id="1469" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:145 %add_ln75_13 = add i10 %sub_ln75_3, i10 5

]]></Node>
<StgValue><ssdm name="add_ln75_13"/></StgValue>
</operation>

<operation id="1470" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:146 %zext_ln75_43 = zext i10 %add_ln75_13

]]></Node>
<StgValue><ssdm name="zext_ln75_43"/></StgValue>
</operation>

<operation id="1471" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:147 %sliding_window_buffer_samples_sample_V_addr_148 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_43

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_148"/></StgValue>
</operation>

<operation id="1472" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:502 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_147

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1473" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:503 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_148

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1474" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:148 %add_ln75_14 = add i10 %sub_ln75_3, i10 6

]]></Node>
<StgValue><ssdm name="add_ln75_14"/></StgValue>
</operation>

<operation id="1475" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:149 %zext_ln75_44 = zext i10 %add_ln75_14

]]></Node>
<StgValue><ssdm name="zext_ln75_44"/></StgValue>
</operation>

<operation id="1476" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:150 %sliding_window_buffer_samples_sample_V_addr_149 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_44

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_149"/></StgValue>
</operation>

<operation id="1477" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:151 %add_ln75_15 = add i10 %sub_ln75_3, i10 7

]]></Node>
<StgValue><ssdm name="add_ln75_15"/></StgValue>
</operation>

<operation id="1478" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:152 %zext_ln75_45 = zext i10 %add_ln75_15

]]></Node>
<StgValue><ssdm name="zext_ln75_45"/></StgValue>
</operation>

<operation id="1479" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:153 %sliding_window_buffer_samples_sample_V_addr_150 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_45

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_150"/></StgValue>
</operation>

<operation id="1480" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:504 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_149

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1481" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:505 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_150

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1482" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:154 %add_ln75_16 = add i10 %sub_ln75_3, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_16"/></StgValue>
</operation>

<operation id="1483" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:155 %zext_ln75_46 = zext i10 %add_ln75_16

]]></Node>
<StgValue><ssdm name="zext_ln75_46"/></StgValue>
</operation>

<operation id="1484" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:156 %sliding_window_buffer_samples_sample_V_addr_151 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_151"/></StgValue>
</operation>

<operation id="1485" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:157 %add_ln75_17 = add i10 %sub_ln75_3, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_17"/></StgValue>
</operation>

<operation id="1486" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:158 %zext_ln75_47 = zext i10 %add_ln75_17

]]></Node>
<StgValue><ssdm name="zext_ln75_47"/></StgValue>
</operation>

<operation id="1487" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:159 %sliding_window_buffer_samples_sample_V_addr_152 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_47

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_152"/></StgValue>
</operation>

<operation id="1488" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:506 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_151

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1489" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:507 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_152

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1490" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:160 %add_ln75_18 = add i10 %sub_ln75_3, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_18"/></StgValue>
</operation>

<operation id="1491" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:161 %zext_ln75_48 = zext i10 %add_ln75_18

]]></Node>
<StgValue><ssdm name="zext_ln75_48"/></StgValue>
</operation>

<operation id="1492" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:162 %sliding_window_buffer_samples_sample_V_addr_153 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_48

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_153"/></StgValue>
</operation>

<operation id="1493" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:163 %add_ln75_19 = add i10 %sub_ln75_3, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_19"/></StgValue>
</operation>

<operation id="1494" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:164 %zext_ln75_49 = zext i10 %add_ln75_19

]]></Node>
<StgValue><ssdm name="zext_ln75_49"/></StgValue>
</operation>

<operation id="1495" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:165 %sliding_window_buffer_samples_sample_V_addr_154 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_49

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_154"/></StgValue>
</operation>

<operation id="1496" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:508 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_153

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1497" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:509 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_154

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1498" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:172 %zext_ln75_50 = zext i10 %sub_ln75_4

]]></Node>
<StgValue><ssdm name="zext_ln75_50"/></StgValue>
</operation>

<operation id="1499" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:173 %sliding_window_buffer_samples_sample_V_addr_155 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_50

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_155"/></StgValue>
</operation>

<operation id="1500" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:174 %or_ln75_28 = or i10 %sub_ln75_4, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_28"/></StgValue>
</operation>

<operation id="1501" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:175 %zext_ln75_51 = zext i10 %or_ln75_28

]]></Node>
<StgValue><ssdm name="zext_ln75_51"/></StgValue>
</operation>

<operation id="1502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:176 %sliding_window_buffer_samples_sample_V_addr_156 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_51

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_156"/></StgValue>
</operation>

<operation id="1503" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:522 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_155

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:523 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_156

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1505" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:177 %or_ln75_29 = or i10 %sub_ln75_4, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_29"/></StgValue>
</operation>

<operation id="1506" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:178 %zext_ln75_52 = zext i10 %or_ln75_29

]]></Node>
<StgValue><ssdm name="zext_ln75_52"/></StgValue>
</operation>

<operation id="1507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:179 %sliding_window_buffer_samples_sample_V_addr_157 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_52

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_157"/></StgValue>
</operation>

<operation id="1508" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:180 %or_ln75_30 = or i10 %sub_ln75_4, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_30"/></StgValue>
</operation>

<operation id="1509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:181 %zext_ln75_53 = zext i10 %or_ln75_30

]]></Node>
<StgValue><ssdm name="zext_ln75_53"/></StgValue>
</operation>

<operation id="1510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:182 %sliding_window_buffer_samples_sample_V_addr_158 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_53

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_158"/></StgValue>
</operation>

<operation id="1511" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:524 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_157

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1512" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:525 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_158

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1513" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:183 %or_ln75_31 = or i10 %sub_ln75_4, i10 4

]]></Node>
<StgValue><ssdm name="or_ln75_31"/></StgValue>
</operation>

<operation id="1514" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:184 %zext_ln75_54 = zext i10 %or_ln75_31

]]></Node>
<StgValue><ssdm name="zext_ln75_54"/></StgValue>
</operation>

<operation id="1515" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:185 %sliding_window_buffer_samples_sample_V_addr_159 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_159"/></StgValue>
</operation>

<operation id="1516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:186 %or_ln75_32 = or i10 %sub_ln75_4, i10 5

]]></Node>
<StgValue><ssdm name="or_ln75_32"/></StgValue>
</operation>

<operation id="1517" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:187 %zext_ln75_55 = zext i10 %or_ln75_32

]]></Node>
<StgValue><ssdm name="zext_ln75_55"/></StgValue>
</operation>

<operation id="1518" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:188 %sliding_window_buffer_samples_sample_V_addr_160 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_55

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_160"/></StgValue>
</operation>

<operation id="1519" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:526 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_159

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1520" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:527 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_160

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1521" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:189 %or_ln75_33 = or i10 %sub_ln75_4, i10 6

]]></Node>
<StgValue><ssdm name="or_ln75_33"/></StgValue>
</operation>

<operation id="1522" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:190 %zext_ln75_56 = zext i10 %or_ln75_33

]]></Node>
<StgValue><ssdm name="zext_ln75_56"/></StgValue>
</operation>

<operation id="1523" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:191 %sliding_window_buffer_samples_sample_V_addr_161 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_56

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_161"/></StgValue>
</operation>

<operation id="1524" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:192 %or_ln75_34 = or i10 %sub_ln75_4, i10 7

]]></Node>
<StgValue><ssdm name="or_ln75_34"/></StgValue>
</operation>

<operation id="1525" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:193 %zext_ln75_57 = zext i10 %or_ln75_34

]]></Node>
<StgValue><ssdm name="zext_ln75_57"/></StgValue>
</operation>

<operation id="1526" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:194 %sliding_window_buffer_samples_sample_V_addr_162 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_57

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_162"/></StgValue>
</operation>

<operation id="1527" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:528 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_161

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1528" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:529 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_162

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1529" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:195 %or_ln75_35 = or i10 %sub_ln75_4, i10 8

]]></Node>
<StgValue><ssdm name="or_ln75_35"/></StgValue>
</operation>

<operation id="1530" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:196 %zext_ln75_58 = zext i10 %or_ln75_35

]]></Node>
<StgValue><ssdm name="zext_ln75_58"/></StgValue>
</operation>

<operation id="1531" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:197 %sliding_window_buffer_samples_sample_V_addr_163 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_58

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_163"/></StgValue>
</operation>

<operation id="1532" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:198 %or_ln75_36 = or i10 %sub_ln75_4, i10 9

]]></Node>
<StgValue><ssdm name="or_ln75_36"/></StgValue>
</operation>

<operation id="1533" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:199 %zext_ln75_59 = zext i10 %or_ln75_36

]]></Node>
<StgValue><ssdm name="zext_ln75_59"/></StgValue>
</operation>

<operation id="1534" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:200 %sliding_window_buffer_samples_sample_V_addr_164 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_59

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_164"/></StgValue>
</operation>

<operation id="1535" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:530 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_163

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1536" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:531 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_164

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1537" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:201 %or_ln75_37 = or i10 %sub_ln75_4, i10 10

]]></Node>
<StgValue><ssdm name="or_ln75_37"/></StgValue>
</operation>

<operation id="1538" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:202 %zext_ln75_60 = zext i10 %or_ln75_37

]]></Node>
<StgValue><ssdm name="zext_ln75_60"/></StgValue>
</operation>

<operation id="1539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:203 %sliding_window_buffer_samples_sample_V_addr_165 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_60

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_165"/></StgValue>
</operation>

<operation id="1540" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:204 %or_ln75_38 = or i10 %sub_ln75_4, i10 11

]]></Node>
<StgValue><ssdm name="or_ln75_38"/></StgValue>
</operation>

<operation id="1541" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:205 %zext_ln75_61 = zext i10 %or_ln75_38

]]></Node>
<StgValue><ssdm name="zext_ln75_61"/></StgValue>
</operation>

<operation id="1542" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:206 %sliding_window_buffer_samples_sample_V_addr_166 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_61

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_166"/></StgValue>
</operation>

<operation id="1543" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:532 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_165

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1544" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:533 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_166

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1545" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:213 %zext_ln75_62 = zext i10 %sub_ln75_5

]]></Node>
<StgValue><ssdm name="zext_ln75_62"/></StgValue>
</operation>

<operation id="1546" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:214 %sliding_window_buffer_samples_sample_V_addr_167 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_62

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_167"/></StgValue>
</operation>

<operation id="1547" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:215 %or_ln75_40 = or i10 %sub_ln75_5, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_40"/></StgValue>
</operation>

<operation id="1548" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:216 %zext_ln75_63 = zext i10 %or_ln75_40

]]></Node>
<StgValue><ssdm name="zext_ln75_63"/></StgValue>
</operation>

<operation id="1549" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:217 %sliding_window_buffer_samples_sample_V_addr_168 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_63

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_168"/></StgValue>
</operation>

<operation id="1550" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:546 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_167

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1551" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:547 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_168

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:218 %or_ln75_41 = or i10 %sub_ln75_5, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_41"/></StgValue>
</operation>

<operation id="1553" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:219 %zext_ln75_64 = zext i10 %or_ln75_41

]]></Node>
<StgValue><ssdm name="zext_ln75_64"/></StgValue>
</operation>

<operation id="1554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:220 %sliding_window_buffer_samples_sample_V_addr_169 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_64

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_169"/></StgValue>
</operation>

<operation id="1555" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:221 %or_ln75_42 = or i10 %sub_ln75_5, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_42"/></StgValue>
</operation>

<operation id="1556" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:222 %zext_ln75_65 = zext i10 %or_ln75_42

]]></Node>
<StgValue><ssdm name="zext_ln75_65"/></StgValue>
</operation>

<operation id="1557" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:223 %sliding_window_buffer_samples_sample_V_addr_170 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_65

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_170"/></StgValue>
</operation>

<operation id="1558" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:548 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_169

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1559" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:549 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_170

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1560" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:224 %add_ln75_20 = add i10 %sub_ln75_5, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_20"/></StgValue>
</operation>

<operation id="1561" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:225 %zext_ln75_66 = zext i10 %add_ln75_20

]]></Node>
<StgValue><ssdm name="zext_ln75_66"/></StgValue>
</operation>

<operation id="1562" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:226 %sliding_window_buffer_samples_sample_V_addr_171 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_66

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_171"/></StgValue>
</operation>

<operation id="1563" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:227 %add_ln75_21 = add i10 %sub_ln75_5, i10 5

]]></Node>
<StgValue><ssdm name="add_ln75_21"/></StgValue>
</operation>

<operation id="1564" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:228 %zext_ln75_67 = zext i10 %add_ln75_21

]]></Node>
<StgValue><ssdm name="zext_ln75_67"/></StgValue>
</operation>

<operation id="1565" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:229 %sliding_window_buffer_samples_sample_V_addr_172 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_67

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_172"/></StgValue>
</operation>

<operation id="1566" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:550 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_171

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1567" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:551 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_172

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1568" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:230 %add_ln75_22 = add i10 %sub_ln75_5, i10 6

]]></Node>
<StgValue><ssdm name="add_ln75_22"/></StgValue>
</operation>

<operation id="1569" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:231 %zext_ln75_68 = zext i10 %add_ln75_22

]]></Node>
<StgValue><ssdm name="zext_ln75_68"/></StgValue>
</operation>

<operation id="1570" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:232 %sliding_window_buffer_samples_sample_V_addr_173 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_68

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_173"/></StgValue>
</operation>

<operation id="1571" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:233 %add_ln75_23 = add i10 %sub_ln75_5, i10 7

]]></Node>
<StgValue><ssdm name="add_ln75_23"/></StgValue>
</operation>

<operation id="1572" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:234 %zext_ln75_69 = zext i10 %add_ln75_23

]]></Node>
<StgValue><ssdm name="zext_ln75_69"/></StgValue>
</operation>

<operation id="1573" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:235 %sliding_window_buffer_samples_sample_V_addr_174 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_69

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_174"/></StgValue>
</operation>

<operation id="1574" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:552 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_173

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1575" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:553 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_174

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1576" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:236 %add_ln75_24 = add i10 %sub_ln75_5, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_24"/></StgValue>
</operation>

<operation id="1577" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:237 %zext_ln75_70 = zext i10 %add_ln75_24

]]></Node>
<StgValue><ssdm name="zext_ln75_70"/></StgValue>
</operation>

<operation id="1578" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:238 %sliding_window_buffer_samples_sample_V_addr_175 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_70

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_175"/></StgValue>
</operation>

<operation id="1579" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:239 %add_ln75_25 = add i10 %sub_ln75_5, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_25"/></StgValue>
</operation>

<operation id="1580" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:240 %zext_ln75_71 = zext i10 %add_ln75_25

]]></Node>
<StgValue><ssdm name="zext_ln75_71"/></StgValue>
</operation>

<operation id="1581" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:241 %sliding_window_buffer_samples_sample_V_addr_176 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_71

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_176"/></StgValue>
</operation>

<operation id="1582" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:554 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_175

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1583" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:555 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_176

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1584" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:242 %add_ln75_26 = add i10 %sub_ln75_5, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_26"/></StgValue>
</operation>

<operation id="1585" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:243 %zext_ln75_72 = zext i10 %add_ln75_26

]]></Node>
<StgValue><ssdm name="zext_ln75_72"/></StgValue>
</operation>

<operation id="1586" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:244 %sliding_window_buffer_samples_sample_V_addr_177 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_72

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_177"/></StgValue>
</operation>

<operation id="1587" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:245 %add_ln75_27 = add i10 %sub_ln75_5, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_27"/></StgValue>
</operation>

<operation id="1588" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:246 %zext_ln75_73 = zext i10 %add_ln75_27

]]></Node>
<StgValue><ssdm name="zext_ln75_73"/></StgValue>
</operation>

<operation id="1589" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:247 %sliding_window_buffer_samples_sample_V_addr_178 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_73

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_178"/></StgValue>
</operation>

<operation id="1590" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:556 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_177

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1591" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:557 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_178

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1592" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:254 %zext_ln75_74 = zext i10 %sub_ln75_6

]]></Node>
<StgValue><ssdm name="zext_ln75_74"/></StgValue>
</operation>

<operation id="1593" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:255 %sliding_window_buffer_samples_sample_V_addr_179 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_179"/></StgValue>
</operation>

<operation id="1594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:256 %or_ln75_44 = or i10 %sub_ln75_6, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_44"/></StgValue>
</operation>

<operation id="1595" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:257 %zext_ln75_75 = zext i10 %or_ln75_44

]]></Node>
<StgValue><ssdm name="zext_ln75_75"/></StgValue>
</operation>

<operation id="1596" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:258 %sliding_window_buffer_samples_sample_V_addr_180 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_180"/></StgValue>
</operation>

<operation id="1597" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:570 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_179

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1598" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:571 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_180

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:259 %or_ln75_45 = or i10 %sub_ln75_6, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_45"/></StgValue>
</operation>

<operation id="1600" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:260 %zext_ln75_76 = zext i10 %or_ln75_45

]]></Node>
<StgValue><ssdm name="zext_ln75_76"/></StgValue>
</operation>

<operation id="1601" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:261 %sliding_window_buffer_samples_sample_V_addr_181 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_76

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_181"/></StgValue>
</operation>

<operation id="1602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:262 %or_ln75_46 = or i10 %sub_ln75_6, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_46"/></StgValue>
</operation>

<operation id="1603" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:263 %zext_ln75_77 = zext i10 %or_ln75_46

]]></Node>
<StgValue><ssdm name="zext_ln75_77"/></StgValue>
</operation>

<operation id="1604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:264 %sliding_window_buffer_samples_sample_V_addr_182 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_77

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_182"/></StgValue>
</operation>

<operation id="1605" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:572 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_181

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1606" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:573 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_182

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1607" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:265 %or_ln75_47 = or i10 %sub_ln75_6, i10 4

]]></Node>
<StgValue><ssdm name="or_ln75_47"/></StgValue>
</operation>

<operation id="1608" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:266 %zext_ln75_78 = zext i10 %or_ln75_47

]]></Node>
<StgValue><ssdm name="zext_ln75_78"/></StgValue>
</operation>

<operation id="1609" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:267 %sliding_window_buffer_samples_sample_V_addr_183 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_78

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_183"/></StgValue>
</operation>

<operation id="1610" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:268 %or_ln75_48 = or i10 %sub_ln75_6, i10 5

]]></Node>
<StgValue><ssdm name="or_ln75_48"/></StgValue>
</operation>

<operation id="1611" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:269 %zext_ln75_79 = zext i10 %or_ln75_48

]]></Node>
<StgValue><ssdm name="zext_ln75_79"/></StgValue>
</operation>

<operation id="1612" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:270 %sliding_window_buffer_samples_sample_V_addr_184 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_79

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_184"/></StgValue>
</operation>

<operation id="1613" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:574 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_183

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1614" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:575 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_184

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:271 %or_ln75_49 = or i10 %sub_ln75_6, i10 6

]]></Node>
<StgValue><ssdm name="or_ln75_49"/></StgValue>
</operation>

<operation id="1616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:272 %zext_ln75_80 = zext i10 %or_ln75_49

]]></Node>
<StgValue><ssdm name="zext_ln75_80"/></StgValue>
</operation>

<operation id="1617" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:273 %sliding_window_buffer_samples_sample_V_addr_185 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_80

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_185"/></StgValue>
</operation>

<operation id="1618" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:274 %or_ln75_50 = or i10 %sub_ln75_6, i10 7

]]></Node>
<StgValue><ssdm name="or_ln75_50"/></StgValue>
</operation>

<operation id="1619" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:275 %zext_ln75_81 = zext i10 %or_ln75_50

]]></Node>
<StgValue><ssdm name="zext_ln75_81"/></StgValue>
</operation>

<operation id="1620" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:276 %sliding_window_buffer_samples_sample_V_addr_186 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_81

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_186"/></StgValue>
</operation>

<operation id="1621" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:576 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_185

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1622" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:577 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_186

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1623" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:277 %add_ln75_28 = add i10 %sub_ln75_6, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_28"/></StgValue>
</operation>

<operation id="1624" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:278 %zext_ln75_82 = zext i10 %add_ln75_28

]]></Node>
<StgValue><ssdm name="zext_ln75_82"/></StgValue>
</operation>

<operation id="1625" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:279 %sliding_window_buffer_samples_sample_V_addr_187 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_82

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_187"/></StgValue>
</operation>

<operation id="1626" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:280 %add_ln75_29 = add i10 %sub_ln75_6, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_29"/></StgValue>
</operation>

<operation id="1627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:281 %zext_ln75_83 = zext i10 %add_ln75_29

]]></Node>
<StgValue><ssdm name="zext_ln75_83"/></StgValue>
</operation>

<operation id="1628" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:282 %sliding_window_buffer_samples_sample_V_addr_188 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_83

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_188"/></StgValue>
</operation>

<operation id="1629" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:578 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_187

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1630" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:579 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_188

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1631" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:283 %add_ln75_30 = add i10 %sub_ln75_6, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_30"/></StgValue>
</operation>

<operation id="1632" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:284 %zext_ln75_84 = zext i10 %add_ln75_30

]]></Node>
<StgValue><ssdm name="zext_ln75_84"/></StgValue>
</operation>

<operation id="1633" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:285 %sliding_window_buffer_samples_sample_V_addr_189 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_84

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_189"/></StgValue>
</operation>

<operation id="1634" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:286 %add_ln75_31 = add i10 %sub_ln75_6, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_31"/></StgValue>
</operation>

<operation id="1635" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:287 %zext_ln75_85 = zext i10 %add_ln75_31

]]></Node>
<StgValue><ssdm name="zext_ln75_85"/></StgValue>
</operation>

<operation id="1636" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:288 %sliding_window_buffer_samples_sample_V_addr_190 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_85

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_190"/></StgValue>
</operation>

<operation id="1637" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:580 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_189

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1638" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:581 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_190

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1639" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:295 %zext_ln75_86 = zext i10 %sub_ln75_7

]]></Node>
<StgValue><ssdm name="zext_ln75_86"/></StgValue>
</operation>

<operation id="1640" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:296 %sliding_window_buffer_samples_sample_V_addr_191 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_86

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_191"/></StgValue>
</operation>

<operation id="1641" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:297 %or_ln75_52 = or i10 %sub_ln75_7, i10 1

]]></Node>
<StgValue><ssdm name="or_ln75_52"/></StgValue>
</operation>

<operation id="1642" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:298 %zext_ln75_87 = zext i10 %or_ln75_52

]]></Node>
<StgValue><ssdm name="zext_ln75_87"/></StgValue>
</operation>

<operation id="1643" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:299 %sliding_window_buffer_samples_sample_V_addr_192 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_87

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_192"/></StgValue>
</operation>

<operation id="1644" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:594 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_191

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1645" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:595 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_192

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1646" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:300 %or_ln75_53 = or i10 %sub_ln75_7, i10 2

]]></Node>
<StgValue><ssdm name="or_ln75_53"/></StgValue>
</operation>

<operation id="1647" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:301 %zext_ln75_88 = zext i10 %or_ln75_53

]]></Node>
<StgValue><ssdm name="zext_ln75_88"/></StgValue>
</operation>

<operation id="1648" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:302 %sliding_window_buffer_samples_sample_V_addr_193 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_88

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_193"/></StgValue>
</operation>

<operation id="1649" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:303 %or_ln75_54 = or i10 %sub_ln75_7, i10 3

]]></Node>
<StgValue><ssdm name="or_ln75_54"/></StgValue>
</operation>

<operation id="1650" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:304 %zext_ln75_89 = zext i10 %or_ln75_54

]]></Node>
<StgValue><ssdm name="zext_ln75_89"/></StgValue>
</operation>

<operation id="1651" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:305 %sliding_window_buffer_samples_sample_V_addr_194 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_89

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_194"/></StgValue>
</operation>

<operation id="1652" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:596 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_193

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1653" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:597 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_194

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1654" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:306 %add_ln75_32 = add i10 %sub_ln75_7, i10 4

]]></Node>
<StgValue><ssdm name="add_ln75_32"/></StgValue>
</operation>

<operation id="1655" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:307 %zext_ln75_90 = zext i10 %add_ln75_32

]]></Node>
<StgValue><ssdm name="zext_ln75_90"/></StgValue>
</operation>

<operation id="1656" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:308 %sliding_window_buffer_samples_sample_V_addr_195 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_90

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_195"/></StgValue>
</operation>

<operation id="1657" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:309 %add_ln75_33 = add i10 %sub_ln75_7, i10 5

]]></Node>
<StgValue><ssdm name="add_ln75_33"/></StgValue>
</operation>

<operation id="1658" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:310 %zext_ln75_91 = zext i10 %add_ln75_33

]]></Node>
<StgValue><ssdm name="zext_ln75_91"/></StgValue>
</operation>

<operation id="1659" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:311 %sliding_window_buffer_samples_sample_V_addr_196 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_91

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_196"/></StgValue>
</operation>

<operation id="1660" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:598 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_195

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1661" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:599 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_196

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1662" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:312 %add_ln75_34 = add i10 %sub_ln75_7, i10 6

]]></Node>
<StgValue><ssdm name="add_ln75_34"/></StgValue>
</operation>

<operation id="1663" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:313 %zext_ln75_92 = zext i10 %add_ln75_34

]]></Node>
<StgValue><ssdm name="zext_ln75_92"/></StgValue>
</operation>

<operation id="1664" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:314 %sliding_window_buffer_samples_sample_V_addr_197 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_92

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_197"/></StgValue>
</operation>

<operation id="1665" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:315 %add_ln75_35 = add i10 %sub_ln75_7, i10 7

]]></Node>
<StgValue><ssdm name="add_ln75_35"/></StgValue>
</operation>

<operation id="1666" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:316 %zext_ln75_93 = zext i10 %add_ln75_35

]]></Node>
<StgValue><ssdm name="zext_ln75_93"/></StgValue>
</operation>

<operation id="1667" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:317 %sliding_window_buffer_samples_sample_V_addr_198 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_93

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_198"/></StgValue>
</operation>

<operation id="1668" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:600 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_197

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1669" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:601 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_198

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1670" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:318 %add_ln75_36 = add i10 %sub_ln75_7, i10 8

]]></Node>
<StgValue><ssdm name="add_ln75_36"/></StgValue>
</operation>

<operation id="1671" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:319 %zext_ln75_94 = zext i10 %add_ln75_36

]]></Node>
<StgValue><ssdm name="zext_ln75_94"/></StgValue>
</operation>

<operation id="1672" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:320 %sliding_window_buffer_samples_sample_V_addr_199 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_94

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_199"/></StgValue>
</operation>

<operation id="1673" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:321 %add_ln75_37 = add i10 %sub_ln75_7, i10 9

]]></Node>
<StgValue><ssdm name="add_ln75_37"/></StgValue>
</operation>

<operation id="1674" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:322 %zext_ln75_95 = zext i10 %add_ln75_37

]]></Node>
<StgValue><ssdm name="zext_ln75_95"/></StgValue>
</operation>

<operation id="1675" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:323 %sliding_window_buffer_samples_sample_V_addr_200 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_95

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_200"/></StgValue>
</operation>

<operation id="1676" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:602 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_199

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1677" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:603 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_200

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1678" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:324 %add_ln75_38 = add i10 %sub_ln75_7, i10 10

]]></Node>
<StgValue><ssdm name="add_ln75_38"/></StgValue>
</operation>

<operation id="1679" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:325 %zext_ln75_96 = zext i10 %add_ln75_38

]]></Node>
<StgValue><ssdm name="zext_ln75_96"/></StgValue>
</operation>

<operation id="1680" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:326 %sliding_window_buffer_samples_sample_V_addr_201 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_96

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_201"/></StgValue>
</operation>

<operation id="1681" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1:327 %add_ln75_39 = add i10 %sub_ln75_7, i10 11

]]></Node>
<StgValue><ssdm name="add_ln75_39"/></StgValue>
</operation>

<operation id="1682" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1:328 %zext_ln75_97 = zext i10 %add_ln75_39

]]></Node>
<StgValue><ssdm name="zext_ln75_97"/></StgValue>
</operation>

<operation id="1683" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:329 %sliding_window_buffer_samples_sample_V_addr_202 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln75_97

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_202"/></StgValue>
</operation>

<operation id="1684" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:604 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_201

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1685" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
._crit_edge1:605 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_202

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1686" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:619 %br_ln78 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="1687" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EE4PushES1_.exit:0 %ret_ln129 = ret

]]></Node>
<StgValue><ssdm name="ret_ln129"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1688" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11 %or_ln54_1 = or i10 %sub_ln54, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="1689" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="10">
<![CDATA[
:12 %zext_ln54_3 = zext i10 %or_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="1690" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sliding_window_buffer_samples_sample_V_addr_13 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1691" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14 %or_ln54_2 = or i10 %sub_ln54, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="1692" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="10">
<![CDATA[
:15 %zext_ln54_4 = zext i10 %or_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="1693" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %sliding_window_buffer_samples_sample_V_addr_14 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1694" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:426 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1695" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:427 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1696" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17 %or_ln54_3 = or i10 %sub_ln54, i10 4

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="1697" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="10">
<![CDATA[
:18 %zext_ln54_5 = zext i10 %or_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="1698" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sliding_window_buffer_samples_sample_V_addr_15 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1699" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20 %or_ln54_4 = or i10 %sub_ln54, i10 5

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="1700" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="10">
<![CDATA[
:21 %zext_ln54_6 = zext i10 %or_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="1701" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %sliding_window_buffer_samples_sample_V_addr_16 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1702" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:428 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1703" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:429 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1704" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23 %or_ln54_5 = or i10 %sub_ln54, i10 6

]]></Node>
<StgValue><ssdm name="or_ln54_5"/></StgValue>
</operation>

<operation id="1705" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="10">
<![CDATA[
:24 %zext_ln54_7 = zext i10 %or_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="1706" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sliding_window_buffer_samples_sample_V_addr_17 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1707" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26 %or_ln54_6 = or i10 %sub_ln54, i10 7

]]></Node>
<StgValue><ssdm name="or_ln54_6"/></StgValue>
</operation>

<operation id="1708" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="10">
<![CDATA[
:27 %zext_ln54_8 = zext i10 %or_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="1709" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %sliding_window_buffer_samples_sample_V_addr_18 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_18"/></StgValue>
</operation>

<operation id="1710" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:430 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1711" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:431 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1712" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:29 %or_ln54_7 = or i10 %sub_ln54, i10 8

]]></Node>
<StgValue><ssdm name="or_ln54_7"/></StgValue>
</operation>

<operation id="1713" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="10">
<![CDATA[
:30 %zext_ln54_9 = zext i10 %or_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="1714" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sliding_window_buffer_samples_sample_V_addr_19 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_19"/></StgValue>
</operation>

<operation id="1715" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32 %or_ln54_8 = or i10 %sub_ln54, i10 9

]]></Node>
<StgValue><ssdm name="or_ln54_8"/></StgValue>
</operation>

<operation id="1716" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="10">
<![CDATA[
:33 %zext_ln54_10 = zext i10 %or_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="1717" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %sliding_window_buffer_samples_sample_V_addr_20 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_20"/></StgValue>
</operation>

<operation id="1718" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:432 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1719" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:433 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1720" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35 %or_ln54_9 = or i10 %sub_ln54, i10 10

]]></Node>
<StgValue><ssdm name="or_ln54_9"/></StgValue>
</operation>

<operation id="1721" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="10">
<![CDATA[
:36 %zext_ln54_11 = zext i10 %or_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="1722" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sliding_window_buffer_samples_sample_V_addr_21 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_21"/></StgValue>
</operation>

<operation id="1723" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38 %or_ln54_10 = or i10 %sub_ln54, i10 11

]]></Node>
<StgValue><ssdm name="or_ln54_10"/></StgValue>
</operation>

<operation id="1724" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="10">
<![CDATA[
:39 %zext_ln54_12 = zext i10 %or_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="1725" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %sliding_window_buffer_samples_sample_V_addr_22 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_22"/></StgValue>
</operation>

<operation id="1726" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:434 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1727" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:435 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load, i10 %sliding_window_buffer_samples_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1728" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sliding_window_front_ptr_load, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1729" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41 %or_ln54_11 = or i8 %tmp, i8 1

]]></Node>
<StgValue><ssdm name="or_ln54_11"/></StgValue>
</operation>

<operation id="1730" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:42 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1731" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="6" op_0_bw="8">
<![CDATA[
:43 %trunc_ln54_1 = trunc i8 %or_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="1732" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:44 %p_shl12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="1733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:45 %p_shl13_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_11, i2 0

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1734" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:46 %sub_ln54_1 = sub i10 %p_shl12_cast, i10 %p_shl13_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="1735" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="10">
<![CDATA[
:47 %zext_ln54_13 = zext i10 %sub_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="1736" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %sliding_window_buffer_samples_sample_V_addr_23 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_23"/></StgValue>
</operation>

<operation id="1737" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:49 %or_ln54_12 = or i10 %sub_ln54_1, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_12"/></StgValue>
</operation>

<operation id="1738" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="10">
<![CDATA[
:50 %zext_ln54_14 = zext i10 %or_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="1739" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sliding_window_buffer_samples_sample_V_addr_24 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_24"/></StgValue>
</operation>

<operation id="1740" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %sliding_window_buffer_samples_timestamp_V_0_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_1"/></StgValue>
</operation>

<operation id="1741" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %sliding_window_buffer_samples_timestamp_V_1_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_1"/></StgValue>
</operation>

<operation id="1742" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345 %sliding_window_buffer_samples_timestamp_V_10_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_1"/></StgValue>
</operation>

<operation id="1743" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353 %sliding_window_buffer_samples_timestamp_V_11_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_1"/></StgValue>
</operation>

<operation id="1744" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361 %sliding_window_buffer_samples_timestamp_V_2_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_1"/></StgValue>
</operation>

<operation id="1745" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369 %sliding_window_buffer_samples_timestamp_V_3_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_1"/></StgValue>
</operation>

<operation id="1746" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %sliding_window_buffer_samples_timestamp_V_4_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_1"/></StgValue>
</operation>

<operation id="1747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385 %sliding_window_buffer_samples_timestamp_V_5_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_1"/></StgValue>
</operation>

<operation id="1748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393 %sliding_window_buffer_samples_timestamp_V_6_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_1"/></StgValue>
</operation>

<operation id="1749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401 %sliding_window_buffer_samples_timestamp_V_7_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_1"/></StgValue>
</operation>

<operation id="1750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409 %sliding_window_buffer_samples_timestamp_V_8_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_1"/></StgValue>
</operation>

<operation id="1751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417 %sliding_window_buffer_samples_timestamp_V_9_addr_1 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_1"/></StgValue>
</operation>

<operation id="1752" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:448 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1753" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:449 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1754" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:460 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1755" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:461 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1756" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:462 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1757" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:463 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1758" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:464 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1759" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:465 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1760" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:466 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1761" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:467 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1762" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:468 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1763" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:469 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1764" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:470 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1765" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:471 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_1, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1766" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:52 %or_ln54_13 = or i10 %sub_ln54_1, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_13"/></StgValue>
</operation>

<operation id="1767" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="10">
<![CDATA[
:53 %zext_ln54_15 = zext i10 %or_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="1768" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %sliding_window_buffer_samples_sample_V_addr_25 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_25"/></StgValue>
</operation>

<operation id="1769" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:55 %or_ln54_14 = or i10 %sub_ln54_1, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_14"/></StgValue>
</operation>

<operation id="1770" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="10">
<![CDATA[
:56 %zext_ln54_16 = zext i10 %or_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="1771" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sliding_window_buffer_samples_sample_V_addr_26 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_26"/></StgValue>
</operation>

<operation id="1772" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:450 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1773" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:451 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1774" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:58 %add_ln54 = add i10 %sub_ln54_1, i10 4

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="1775" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="10">
<![CDATA[
:59 %zext_ln54_17 = zext i10 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="1776" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %sliding_window_buffer_samples_sample_V_addr_27 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_27"/></StgValue>
</operation>

<operation id="1777" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:61 %add_ln54_1 = add i10 %sub_ln54_1, i10 5

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="1778" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="10">
<![CDATA[
:62 %zext_ln54_18 = zext i10 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="1779" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sliding_window_buffer_samples_sample_V_addr_28 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_28"/></StgValue>
</operation>

<operation id="1780" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:452 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1781" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:453 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1782" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:64 %add_ln54_2 = add i10 %sub_ln54_1, i10 6

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="1783" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="10">
<![CDATA[
:65 %zext_ln54_19 = zext i10 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="1784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %sliding_window_buffer_samples_sample_V_addr_29 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_29"/></StgValue>
</operation>

<operation id="1785" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:67 %add_ln54_3 = add i10 %sub_ln54_1, i10 7

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="1786" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="10">
<![CDATA[
:68 %zext_ln54_20 = zext i10 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="1787" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sliding_window_buffer_samples_sample_V_addr_30 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_30"/></StgValue>
</operation>

<operation id="1788" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:454 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1789" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:455 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1790" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:70 %add_ln54_4 = add i10 %sub_ln54_1, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="1791" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="10">
<![CDATA[
:71 %zext_ln54_21 = zext i10 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="1792" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %sliding_window_buffer_samples_sample_V_addr_31 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_31"/></StgValue>
</operation>

<operation id="1793" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:73 %add_ln54_5 = add i10 %sub_ln54_1, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="1794" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="10">
<![CDATA[
:74 %zext_ln54_22 = zext i10 %add_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="1795" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sliding_window_buffer_samples_sample_V_addr_32 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_32"/></StgValue>
</operation>

<operation id="1796" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:456 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1797" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:457 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1798" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln54 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="1799" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:76 %add_ln54_6 = add i10 %sub_ln54_1, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="1800" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="10">
<![CDATA[
:77 %zext_ln54_23 = zext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="1801" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %sliding_window_buffer_samples_sample_V_addr_33 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_33"/></StgValue>
</operation>

<operation id="1802" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:79 %add_ln54_7 = add i10 %sub_ln54_1, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="1803" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="10">
<![CDATA[
:80 %zext_ln54_24 = zext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="1804" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sliding_window_buffer_samples_sample_V_addr_34 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_34"/></StgValue>
</operation>

<operation id="1805" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328 %sliding_window_buffer_samples_timestamp_V_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr"/></StgValue>
</operation>

<operation id="1806" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:336 %sliding_window_buffer_samples_timestamp_V_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr"/></StgValue>
</operation>

<operation id="1807" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344 %sliding_window_buffer_samples_timestamp_V_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr"/></StgValue>
</operation>

<operation id="1808" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352 %sliding_window_buffer_samples_timestamp_V_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr"/></StgValue>
</operation>

<operation id="1809" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:360 %sliding_window_buffer_samples_timestamp_V_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr"/></StgValue>
</operation>

<operation id="1810" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368 %sliding_window_buffer_samples_timestamp_V_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr"/></StgValue>
</operation>

<operation id="1811" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:376 %sliding_window_buffer_samples_timestamp_V_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr"/></StgValue>
</operation>

<operation id="1812" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:384 %sliding_window_buffer_samples_timestamp_V_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr"/></StgValue>
</operation>

<operation id="1813" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392 %sliding_window_buffer_samples_timestamp_V_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr"/></StgValue>
</operation>

<operation id="1814" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:400 %sliding_window_buffer_samples_timestamp_V_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr"/></StgValue>
</operation>

<operation id="1815" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408 %sliding_window_buffer_samples_timestamp_V_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr"/></StgValue>
</operation>

<operation id="1816" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:416 %sliding_window_buffer_samples_timestamp_V_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr"/></StgValue>
</operation>

<operation id="1817" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:436 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1818" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:437 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1819" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:438 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1820" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:439 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1821" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:440 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1822" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:441 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1823" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:442 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1824" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:443 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1825" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:444 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1826" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:445 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1827" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:446 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1828" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:447 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load, i7 %sliding_window_buffer_samples_timestamp_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1829" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:458 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1830" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:459 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_1, i10 %sliding_window_buffer_samples_sample_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1831" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82 %or_ln54_15 = or i8 %tmp, i8 2

]]></Node>
<StgValue><ssdm name="or_ln54_15"/></StgValue>
</operation>

<operation id="1832" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:83 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1833" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="6" op_0_bw="8">
<![CDATA[
:84 %trunc_ln54_2 = trunc i8 %or_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="1834" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:85 %p_shl10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1835" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:86 %p_shl11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_15, i2 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1836" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:87 %sub_ln54_2 = sub i10 %p_shl10_cast, i10 %p_shl11_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="1837" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="10">
<![CDATA[
:88 %zext_ln54_25 = zext i10 %sub_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="1838" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sliding_window_buffer_samples_sample_V_addr_35 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_35"/></StgValue>
</operation>

<operation id="1839" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:90 %or_ln54_16 = or i10 %sub_ln54_2, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_16"/></StgValue>
</operation>

<operation id="1840" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="10">
<![CDATA[
:91 %zext_ln54_26 = zext i10 %or_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="1841" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %sliding_window_buffer_samples_sample_V_addr_36 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_36"/></StgValue>
</operation>

<operation id="1842" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:330 %sliding_window_buffer_samples_timestamp_V_0_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_2"/></StgValue>
</operation>

<operation id="1843" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338 %sliding_window_buffer_samples_timestamp_V_1_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_2"/></StgValue>
</operation>

<operation id="1844" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346 %sliding_window_buffer_samples_timestamp_V_10_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_2"/></StgValue>
</operation>

<operation id="1845" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:354 %sliding_window_buffer_samples_timestamp_V_11_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_2"/></StgValue>
</operation>

<operation id="1846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362 %sliding_window_buffer_samples_timestamp_V_2_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_2"/></StgValue>
</operation>

<operation id="1847" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370 %sliding_window_buffer_samples_timestamp_V_3_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_2"/></StgValue>
</operation>

<operation id="1848" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:378 %sliding_window_buffer_samples_timestamp_V_4_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_2"/></StgValue>
</operation>

<operation id="1849" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386 %sliding_window_buffer_samples_timestamp_V_5_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_2"/></StgValue>
</operation>

<operation id="1850" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394 %sliding_window_buffer_samples_timestamp_V_6_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_2"/></StgValue>
</operation>

<operation id="1851" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:402 %sliding_window_buffer_samples_timestamp_V_7_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_2"/></StgValue>
</operation>

<operation id="1852" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:410 %sliding_window_buffer_samples_timestamp_V_8_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_2"/></StgValue>
</operation>

<operation id="1853" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418 %sliding_window_buffer_samples_timestamp_V_9_addr_2 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_2"/></StgValue>
</operation>

<operation id="1854" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:472 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_35

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1855" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:473 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_36

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1856" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:484 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1857" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:485 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1858" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:486 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1859" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:487 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1860" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:488 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1861" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:489 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1862" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:490 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1863" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:491 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1864" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:492 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1865" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:493 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1866" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:494 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1867" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:495 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_2, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1868" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:93 %or_ln54_17 = or i10 %sub_ln54_2, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_17"/></StgValue>
</operation>

<operation id="1869" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="10">
<![CDATA[
:94 %zext_ln54_27 = zext i10 %or_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1870" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sliding_window_buffer_samples_sample_V_addr_37 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_37"/></StgValue>
</operation>

<operation id="1871" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:96 %or_ln54_18 = or i10 %sub_ln54_2, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_18"/></StgValue>
</operation>

<operation id="1872" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="10">
<![CDATA[
:97 %zext_ln54_28 = zext i10 %or_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="1873" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %sliding_window_buffer_samples_sample_V_addr_38 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_38"/></StgValue>
</operation>

<operation id="1874" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:474 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_37

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1875" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:475 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_38

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1876" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:99 %or_ln54_19 = or i10 %sub_ln54_2, i10 4

]]></Node>
<StgValue><ssdm name="or_ln54_19"/></StgValue>
</operation>

<operation id="1877" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="10">
<![CDATA[
:100 %zext_ln54_29 = zext i10 %or_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="1878" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sliding_window_buffer_samples_sample_V_addr_39 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_39"/></StgValue>
</operation>

<operation id="1879" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:102 %or_ln54_20 = or i10 %sub_ln54_2, i10 5

]]></Node>
<StgValue><ssdm name="or_ln54_20"/></StgValue>
</operation>

<operation id="1880" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="10">
<![CDATA[
:103 %zext_ln54_30 = zext i10 %or_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="1881" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %sliding_window_buffer_samples_sample_V_addr_40 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_40"/></StgValue>
</operation>

<operation id="1882" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:476 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_39

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1883" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:477 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_40

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1884" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:105 %or_ln54_21 = or i10 %sub_ln54_2, i10 6

]]></Node>
<StgValue><ssdm name="or_ln54_21"/></StgValue>
</operation>

<operation id="1885" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="10">
<![CDATA[
:106 %zext_ln54_31 = zext i10 %or_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="1886" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sliding_window_buffer_samples_sample_V_addr_41 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_41"/></StgValue>
</operation>

<operation id="1887" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:108 %or_ln54_22 = or i10 %sub_ln54_2, i10 7

]]></Node>
<StgValue><ssdm name="or_ln54_22"/></StgValue>
</operation>

<operation id="1888" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="10">
<![CDATA[
:109 %zext_ln54_32 = zext i10 %or_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="1889" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %sliding_window_buffer_samples_sample_V_addr_42 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_42"/></StgValue>
</operation>

<operation id="1890" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:478 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_41

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1891" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:479 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_42

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1892" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:111 %add_ln54_8 = add i10 %sub_ln54_2, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="1893" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="10">
<![CDATA[
:112 %zext_ln54_33 = zext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="1894" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %sliding_window_buffer_samples_sample_V_addr_43 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_43"/></StgValue>
</operation>

<operation id="1895" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:114 %add_ln54_9 = add i10 %sub_ln54_2, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="1896" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="10">
<![CDATA[
:115 %zext_ln54_34 = zext i10 %add_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="1897" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %sliding_window_buffer_samples_sample_V_addr_44 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_44"/></StgValue>
</operation>

<operation id="1898" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:480 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_43

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1899" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:481 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_44

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1900" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:117 %add_ln54_10 = add i10 %sub_ln54_2, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="1901" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="10">
<![CDATA[
:118 %zext_ln54_35 = zext i10 %add_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="1902" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %sliding_window_buffer_samples_sample_V_addr_45 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_45"/></StgValue>
</operation>

<operation id="1903" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:120 %add_ln54_11 = add i10 %sub_ln54_2, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="1904" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="10">
<![CDATA[
:121 %zext_ln54_36 = zext i10 %add_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="1905" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %sliding_window_buffer_samples_sample_V_addr_46 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_46"/></StgValue>
</operation>

<operation id="1906" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:482 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_45

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1907" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:483 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_2, i10 %sliding_window_buffer_samples_sample_V_addr_46

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1908" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:123 %or_ln54_23 = or i8 %tmp, i8 3

]]></Node>
<StgValue><ssdm name="or_ln54_23"/></StgValue>
</operation>

<operation id="1909" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:124 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1910" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="8">
<![CDATA[
:125 %trunc_ln54_3 = trunc i8 %or_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="1911" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:126 %p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="1912" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:127 %p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_23, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="1913" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:128 %sub_ln54_3 = sub i10 %p_shl8_cast, i10 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="1914" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="10">
<![CDATA[
:129 %zext_ln54_37 = zext i10 %sub_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="1915" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %sliding_window_buffer_samples_sample_V_addr_47 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_47"/></StgValue>
</operation>

<operation id="1916" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:131 %or_ln54_24 = or i10 %sub_ln54_3, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_24"/></StgValue>
</operation>

<operation id="1917" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="10">
<![CDATA[
:132 %zext_ln54_38 = zext i10 %or_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1918" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %sliding_window_buffer_samples_sample_V_addr_48 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_48"/></StgValue>
</operation>

<operation id="1919" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %sliding_window_buffer_samples_timestamp_V_0_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_3"/></StgValue>
</operation>

<operation id="1920" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %sliding_window_buffer_samples_timestamp_V_1_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_3"/></StgValue>
</operation>

<operation id="1921" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %sliding_window_buffer_samples_timestamp_V_10_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_3"/></StgValue>
</operation>

<operation id="1922" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %sliding_window_buffer_samples_timestamp_V_11_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_3"/></StgValue>
</operation>

<operation id="1923" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363 %sliding_window_buffer_samples_timestamp_V_2_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_3"/></StgValue>
</operation>

<operation id="1924" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371 %sliding_window_buffer_samples_timestamp_V_3_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_3"/></StgValue>
</operation>

<operation id="1925" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379 %sliding_window_buffer_samples_timestamp_V_4_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_3"/></StgValue>
</operation>

<operation id="1926" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387 %sliding_window_buffer_samples_timestamp_V_5_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_3"/></StgValue>
</operation>

<operation id="1927" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395 %sliding_window_buffer_samples_timestamp_V_6_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_3"/></StgValue>
</operation>

<operation id="1928" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403 %sliding_window_buffer_samples_timestamp_V_7_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_3"/></StgValue>
</operation>

<operation id="1929" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411 %sliding_window_buffer_samples_timestamp_V_8_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_3"/></StgValue>
</operation>

<operation id="1930" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419 %sliding_window_buffer_samples_timestamp_V_9_addr_3 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_3"/></StgValue>
</operation>

<operation id="1931" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:496 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_47

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1932" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:497 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_48

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1933" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:508 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1934" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:509 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1935" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:510 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1936" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:511 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1937" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:512 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1938" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:513 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1939" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:514 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1940" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:515 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1941" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:516 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1942" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:517 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1943" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:518 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1944" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:519 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_3, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1945" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:134 %or_ln54_25 = or i10 %sub_ln54_3, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_25"/></StgValue>
</operation>

<operation id="1946" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="10">
<![CDATA[
:135 %zext_ln54_39 = zext i10 %or_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="1947" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %sliding_window_buffer_samples_sample_V_addr_49 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_49"/></StgValue>
</operation>

<operation id="1948" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:137 %or_ln54_26 = or i10 %sub_ln54_3, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_26"/></StgValue>
</operation>

<operation id="1949" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="10">
<![CDATA[
:138 %zext_ln54_40 = zext i10 %or_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="1950" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %sliding_window_buffer_samples_sample_V_addr_50 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_50"/></StgValue>
</operation>

<operation id="1951" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:164 %or_ln54_27 = or i8 %tmp, i8 4

]]></Node>
<StgValue><ssdm name="or_ln54_27"/></StgValue>
</operation>

<operation id="1952" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:165 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_27

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1953" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="6" op_0_bw="8">
<![CDATA[
:166 %trunc_ln54_4 = trunc i8 %or_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>

<operation id="1954" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:167 %p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1955" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:168 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_27, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1956" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:169 %sub_ln54_4 = sub i10 %p_shl6_cast, i10 %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="1957" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:205 %or_ln54_39 = or i8 %tmp, i8 5

]]></Node>
<StgValue><ssdm name="or_ln54_39"/></StgValue>
</operation>

<operation id="1958" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:206 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1959" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="8">
<![CDATA[
:207 %trunc_ln54_5 = trunc i8 %or_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="1960" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:208 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_5, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1961" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:209 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_39, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1962" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:210 %sub_ln54_5 = sub i10 %p_shl4_cast, i10 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="1963" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332 %sliding_window_buffer_samples_timestamp_V_0_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_4"/></StgValue>
</operation>

<operation id="1964" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %sliding_window_buffer_samples_timestamp_V_0_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_5"/></StgValue>
</operation>

<operation id="1965" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340 %sliding_window_buffer_samples_timestamp_V_1_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_4"/></StgValue>
</operation>

<operation id="1966" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %sliding_window_buffer_samples_timestamp_V_1_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_5"/></StgValue>
</operation>

<operation id="1967" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:348 %sliding_window_buffer_samples_timestamp_V_10_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_4"/></StgValue>
</operation>

<operation id="1968" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349 %sliding_window_buffer_samples_timestamp_V_10_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_5"/></StgValue>
</operation>

<operation id="1969" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356 %sliding_window_buffer_samples_timestamp_V_11_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_4"/></StgValue>
</operation>

<operation id="1970" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %sliding_window_buffer_samples_timestamp_V_11_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_5"/></StgValue>
</operation>

<operation id="1971" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364 %sliding_window_buffer_samples_timestamp_V_2_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_4"/></StgValue>
</operation>

<operation id="1972" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %sliding_window_buffer_samples_timestamp_V_2_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_5"/></StgValue>
</operation>

<operation id="1973" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372 %sliding_window_buffer_samples_timestamp_V_3_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_4"/></StgValue>
</operation>

<operation id="1974" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373 %sliding_window_buffer_samples_timestamp_V_3_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_5"/></StgValue>
</operation>

<operation id="1975" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380 %sliding_window_buffer_samples_timestamp_V_4_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_4"/></StgValue>
</operation>

<operation id="1976" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381 %sliding_window_buffer_samples_timestamp_V_4_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_5"/></StgValue>
</operation>

<operation id="1977" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:388 %sliding_window_buffer_samples_timestamp_V_5_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_4"/></StgValue>
</operation>

<operation id="1978" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389 %sliding_window_buffer_samples_timestamp_V_5_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_5"/></StgValue>
</operation>

<operation id="1979" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:396 %sliding_window_buffer_samples_timestamp_V_6_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_4"/></StgValue>
</operation>

<operation id="1980" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397 %sliding_window_buffer_samples_timestamp_V_6_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_5"/></StgValue>
</operation>

<operation id="1981" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:404 %sliding_window_buffer_samples_timestamp_V_7_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_4"/></StgValue>
</operation>

<operation id="1982" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405 %sliding_window_buffer_samples_timestamp_V_7_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_5"/></StgValue>
</operation>

<operation id="1983" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:412 %sliding_window_buffer_samples_timestamp_V_8_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_4"/></StgValue>
</operation>

<operation id="1984" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413 %sliding_window_buffer_samples_timestamp_V_8_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_5"/></StgValue>
</operation>

<operation id="1985" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:420 %sliding_window_buffer_samples_timestamp_V_9_addr_4 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_4"/></StgValue>
</operation>

<operation id="1986" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421 %sliding_window_buffer_samples_timestamp_V_9_addr_5 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_5"/></StgValue>
</operation>

<operation id="1987" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:498 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_49

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1988" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:499 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_50

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1989" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:532 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1990" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:533 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1991" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:534 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1992" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:535 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1993" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:536 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1994" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:537 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1995" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:538 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1996" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:539 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1997" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:540 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1998" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:541 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1999" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:542 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2000" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:543 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_4, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2001" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:556 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2002" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:557 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2003" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:558 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2004" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:559 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2005" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:560 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2006" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:561 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2007" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:562 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2008" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:563 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2009" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:564 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2010" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:565 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2011" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:566 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2012" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:567 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_5, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2013" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:140 %add_ln54_12 = add i10 %sub_ln54_3, i10 4

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="2014" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="10">
<![CDATA[
:141 %zext_ln54_41 = zext i10 %add_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="2015" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %sliding_window_buffer_samples_sample_V_addr_51 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_51"/></StgValue>
</operation>

<operation id="2016" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:143 %add_ln54_13 = add i10 %sub_ln54_3, i10 5

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="2017" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="10">
<![CDATA[
:144 %zext_ln54_42 = zext i10 %add_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="2018" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %sliding_window_buffer_samples_sample_V_addr_52 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_52"/></StgValue>
</operation>

<operation id="2019" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:246 %or_ln54_43 = or i8 %tmp, i8 6

]]></Node>
<StgValue><ssdm name="or_ln54_43"/></StgValue>
</operation>

<operation id="2020" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:247 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_43

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2021" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="8">
<![CDATA[
:248 %trunc_ln54_6 = trunc i8 %or_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln54_6"/></StgValue>
</operation>

<operation id="2022" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:249 %p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_6, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="2023" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:250 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_43, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="2024" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:251 %sub_ln54_6 = sub i10 %p_shl2_cast, i10 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="2025" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:287 %or_ln54_51 = or i8 %tmp, i8 7

]]></Node>
<StgValue><ssdm name="or_ln54_51"/></StgValue>
</operation>

<operation id="2026" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:288 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln54_51

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2027" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="6" op_0_bw="8">
<![CDATA[
:289 %trunc_ln54_7 = trunc i8 %or_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln54_7"/></StgValue>
</operation>

<operation id="2028" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:290 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln54_7, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2029" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:291 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %or_ln54_51, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="2030" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:292 %sub_ln54_7 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="2031" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334 %sliding_window_buffer_samples_timestamp_V_0_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_6"/></StgValue>
</operation>

<operation id="2032" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %sliding_window_buffer_samples_timestamp_V_0_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr_7"/></StgValue>
</operation>

<operation id="2033" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342 %sliding_window_buffer_samples_timestamp_V_1_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_6"/></StgValue>
</operation>

<operation id="2034" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343 %sliding_window_buffer_samples_timestamp_V_1_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr_7"/></StgValue>
</operation>

<operation id="2035" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350 %sliding_window_buffer_samples_timestamp_V_10_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_6"/></StgValue>
</operation>

<operation id="2036" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %sliding_window_buffer_samples_timestamp_V_10_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr_7"/></StgValue>
</operation>

<operation id="2037" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358 %sliding_window_buffer_samples_timestamp_V_11_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_6"/></StgValue>
</operation>

<operation id="2038" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %sliding_window_buffer_samples_timestamp_V_11_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr_7"/></StgValue>
</operation>

<operation id="2039" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:366 %sliding_window_buffer_samples_timestamp_V_2_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_6"/></StgValue>
</operation>

<operation id="2040" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %sliding_window_buffer_samples_timestamp_V_2_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr_7"/></StgValue>
</operation>

<operation id="2041" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374 %sliding_window_buffer_samples_timestamp_V_3_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_6"/></StgValue>
</operation>

<operation id="2042" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375 %sliding_window_buffer_samples_timestamp_V_3_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr_7"/></StgValue>
</operation>

<operation id="2043" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382 %sliding_window_buffer_samples_timestamp_V_4_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_6"/></StgValue>
</operation>

<operation id="2044" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %sliding_window_buffer_samples_timestamp_V_4_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr_7"/></StgValue>
</operation>

<operation id="2045" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:390 %sliding_window_buffer_samples_timestamp_V_5_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_6"/></StgValue>
</operation>

<operation id="2046" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391 %sliding_window_buffer_samples_timestamp_V_5_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr_7"/></StgValue>
</operation>

<operation id="2047" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:398 %sliding_window_buffer_samples_timestamp_V_6_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_6"/></StgValue>
</operation>

<operation id="2048" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399 %sliding_window_buffer_samples_timestamp_V_6_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr_7"/></StgValue>
</operation>

<operation id="2049" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406 %sliding_window_buffer_samples_timestamp_V_7_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_6"/></StgValue>
</operation>

<operation id="2050" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:407 %sliding_window_buffer_samples_timestamp_V_7_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr_7"/></StgValue>
</operation>

<operation id="2051" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:414 %sliding_window_buffer_samples_timestamp_V_8_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_6"/></StgValue>
</operation>

<operation id="2052" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415 %sliding_window_buffer_samples_timestamp_V_8_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr_7"/></StgValue>
</operation>

<operation id="2053" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:422 %sliding_window_buffer_samples_timestamp_V_9_addr_6 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_6"/></StgValue>
</operation>

<operation id="2054" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:423 %sliding_window_buffer_samples_timestamp_V_9_addr_7 = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr_7"/></StgValue>
</operation>

<operation id="2055" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:500 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_51

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2056" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:501 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_52

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2057" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:580 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2058" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:581 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2059" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:582 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2060" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:583 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2061" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:584 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2062" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:585 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2063" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:586 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2064" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:587 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2065" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:588 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2066" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:589 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2067" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:590 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2068" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:591 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_6, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2069" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:604 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2070" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:605 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2071" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:606 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2072" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:607 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2073" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:608 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2074" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:609 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2075" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:610 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2076" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:611 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2077" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:612 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_8_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2078" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:613 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_9_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2079" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:614 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_10_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2080" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
:615 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_7, i7 %sliding_window_buffer_samples_timestamp_V_11_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2081" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:146 %add_ln54_14 = add i10 %sub_ln54_3, i10 6

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="2082" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="10">
<![CDATA[
:147 %zext_ln54_43 = zext i10 %add_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="2083" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %sliding_window_buffer_samples_sample_V_addr_53 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_53"/></StgValue>
</operation>

<operation id="2084" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:149 %add_ln54_15 = add i10 %sub_ln54_3, i10 7

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="2085" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="10">
<![CDATA[
:150 %zext_ln54_44 = zext i10 %add_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="2086" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %sliding_window_buffer_samples_sample_V_addr_54 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_54"/></StgValue>
</operation>

<operation id="2087" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:502 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_53

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2088" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:503 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_54

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2089" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:152 %add_ln54_16 = add i10 %sub_ln54_3, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="2090" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="10">
<![CDATA[
:153 %zext_ln54_45 = zext i10 %add_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="2091" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %sliding_window_buffer_samples_sample_V_addr_55 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_55"/></StgValue>
</operation>

<operation id="2092" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:155 %add_ln54_17 = add i10 %sub_ln54_3, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="2093" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="10">
<![CDATA[
:156 %zext_ln54_46 = zext i10 %add_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="2094" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %sliding_window_buffer_samples_sample_V_addr_56 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_56"/></StgValue>
</operation>

<operation id="2095" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:504 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_55

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2096" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:505 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_56

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2097" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:158 %add_ln54_18 = add i10 %sub_ln54_3, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="2098" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="10">
<![CDATA[
:159 %zext_ln54_47 = zext i10 %add_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="2099" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %sliding_window_buffer_samples_sample_V_addr_57 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_57"/></StgValue>
</operation>

<operation id="2100" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:161 %add_ln54_19 = add i10 %sub_ln54_3, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="2101" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="10">
<![CDATA[
:162 %zext_ln54_48 = zext i10 %add_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="2102" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %sliding_window_buffer_samples_sample_V_addr_58 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_58"/></StgValue>
</operation>

<operation id="2103" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:506 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_57

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2104" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:507 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_3, i10 %sliding_window_buffer_samples_sample_V_addr_58

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2105" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="10">
<![CDATA[
:170 %zext_ln54_49 = zext i10 %sub_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="2106" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %sliding_window_buffer_samples_sample_V_addr_59 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_59"/></StgValue>
</operation>

<operation id="2107" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:172 %or_ln54_28 = or i10 %sub_ln54_4, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_28"/></StgValue>
</operation>

<operation id="2108" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="10">
<![CDATA[
:173 %zext_ln54_50 = zext i10 %or_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="2109" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %sliding_window_buffer_samples_sample_V_addr_60 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_60"/></StgValue>
</operation>

<operation id="2110" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:520 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_59

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2111" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:521 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_60

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2112" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:175 %or_ln54_29 = or i10 %sub_ln54_4, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_29"/></StgValue>
</operation>

<operation id="2113" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="10">
<![CDATA[
:176 %zext_ln54_51 = zext i10 %or_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="2114" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %sliding_window_buffer_samples_sample_V_addr_61 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_61"/></StgValue>
</operation>

<operation id="2115" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:178 %or_ln54_30 = or i10 %sub_ln54_4, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_30"/></StgValue>
</operation>

<operation id="2116" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="10">
<![CDATA[
:179 %zext_ln54_52 = zext i10 %or_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="2117" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180 %sliding_window_buffer_samples_sample_V_addr_62 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_62"/></StgValue>
</operation>

<operation id="2118" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:522 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_61

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2119" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:523 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_62

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2120" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:181 %or_ln54_31 = or i10 %sub_ln54_4, i10 4

]]></Node>
<StgValue><ssdm name="or_ln54_31"/></StgValue>
</operation>

<operation id="2121" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="10">
<![CDATA[
:182 %zext_ln54_53 = zext i10 %or_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="2122" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %sliding_window_buffer_samples_sample_V_addr_63 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_63"/></StgValue>
</operation>

<operation id="2123" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:184 %or_ln54_32 = or i10 %sub_ln54_4, i10 5

]]></Node>
<StgValue><ssdm name="or_ln54_32"/></StgValue>
</operation>

<operation id="2124" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="10">
<![CDATA[
:185 %zext_ln54_54 = zext i10 %or_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="2125" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %sliding_window_buffer_samples_sample_V_addr_64 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_64"/></StgValue>
</operation>

<operation id="2126" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:524 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_63

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2127" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:525 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_64

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2128" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:187 %or_ln54_33 = or i10 %sub_ln54_4, i10 6

]]></Node>
<StgValue><ssdm name="or_ln54_33"/></StgValue>
</operation>

<operation id="2129" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="10">
<![CDATA[
:188 %zext_ln54_55 = zext i10 %or_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="2130" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %sliding_window_buffer_samples_sample_V_addr_65 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_65"/></StgValue>
</operation>

<operation id="2131" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:190 %or_ln54_34 = or i10 %sub_ln54_4, i10 7

]]></Node>
<StgValue><ssdm name="or_ln54_34"/></StgValue>
</operation>

<operation id="2132" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="10">
<![CDATA[
:191 %zext_ln54_56 = zext i10 %or_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="2133" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192 %sliding_window_buffer_samples_sample_V_addr_66 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_66"/></StgValue>
</operation>

<operation id="2134" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:526 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_65

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2135" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:527 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_66

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2136" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:193 %or_ln54_35 = or i10 %sub_ln54_4, i10 8

]]></Node>
<StgValue><ssdm name="or_ln54_35"/></StgValue>
</operation>

<operation id="2137" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="10">
<![CDATA[
:194 %zext_ln54_57 = zext i10 %or_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="2138" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %sliding_window_buffer_samples_sample_V_addr_67 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_67"/></StgValue>
</operation>

<operation id="2139" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:196 %or_ln54_36 = or i10 %sub_ln54_4, i10 9

]]></Node>
<StgValue><ssdm name="or_ln54_36"/></StgValue>
</operation>

<operation id="2140" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="10">
<![CDATA[
:197 %zext_ln54_58 = zext i10 %or_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="2141" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %sliding_window_buffer_samples_sample_V_addr_68 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_68"/></StgValue>
</operation>

<operation id="2142" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:528 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_67

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2143" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:529 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_68

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2144" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:199 %or_ln54_37 = or i10 %sub_ln54_4, i10 10

]]></Node>
<StgValue><ssdm name="or_ln54_37"/></StgValue>
</operation>

<operation id="2145" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="10">
<![CDATA[
:200 %zext_ln54_59 = zext i10 %or_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="2146" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %sliding_window_buffer_samples_sample_V_addr_69 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_69"/></StgValue>
</operation>

<operation id="2147" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:202 %or_ln54_38 = or i10 %sub_ln54_4, i10 11

]]></Node>
<StgValue><ssdm name="or_ln54_38"/></StgValue>
</operation>

<operation id="2148" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="10">
<![CDATA[
:203 %zext_ln54_60 = zext i10 %or_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="2149" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204 %sliding_window_buffer_samples_sample_V_addr_70 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_70"/></StgValue>
</operation>

<operation id="2150" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:530 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_69

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2151" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:531 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_4, i10 %sliding_window_buffer_samples_sample_V_addr_70

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2152" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="10">
<![CDATA[
:211 %zext_ln54_61 = zext i10 %sub_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="2153" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %sliding_window_buffer_samples_sample_V_addr_71 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_71"/></StgValue>
</operation>

<operation id="2154" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:213 %or_ln54_40 = or i10 %sub_ln54_5, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_40"/></StgValue>
</operation>

<operation id="2155" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="10">
<![CDATA[
:214 %zext_ln54_62 = zext i10 %or_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="2156" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %sliding_window_buffer_samples_sample_V_addr_72 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_72"/></StgValue>
</operation>

<operation id="2157" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:544 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_71

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2158" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:545 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_72

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2159" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:216 %or_ln54_41 = or i10 %sub_ln54_5, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_41"/></StgValue>
</operation>

<operation id="2160" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="10">
<![CDATA[
:217 %zext_ln54_63 = zext i10 %or_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="2161" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218 %sliding_window_buffer_samples_sample_V_addr_73 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_73"/></StgValue>
</operation>

<operation id="2162" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:219 %or_ln54_42 = or i10 %sub_ln54_5, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_42"/></StgValue>
</operation>

<operation id="2163" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="10">
<![CDATA[
:220 %zext_ln54_64 = zext i10 %or_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="2164" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %sliding_window_buffer_samples_sample_V_addr_74 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_74"/></StgValue>
</operation>

<operation id="2165" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:546 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_73

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2166" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:547 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_74

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2167" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:222 %add_ln54_20 = add i10 %sub_ln54_5, i10 4

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="2168" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="10">
<![CDATA[
:223 %zext_ln54_65 = zext i10 %add_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="2169" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %sliding_window_buffer_samples_sample_V_addr_75 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_75"/></StgValue>
</operation>

<operation id="2170" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:225 %add_ln54_21 = add i10 %sub_ln54_5, i10 5

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="2171" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="10">
<![CDATA[
:226 %zext_ln54_66 = zext i10 %add_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="2172" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %sliding_window_buffer_samples_sample_V_addr_76 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_76"/></StgValue>
</operation>

<operation id="2173" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:548 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_75

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2174" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:549 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_76

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2175" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:228 %add_ln54_22 = add i10 %sub_ln54_5, i10 6

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="2176" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="10">
<![CDATA[
:229 %zext_ln54_67 = zext i10 %add_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="2177" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %sliding_window_buffer_samples_sample_V_addr_77 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_77"/></StgValue>
</operation>

<operation id="2178" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:231 %add_ln54_23 = add i10 %sub_ln54_5, i10 7

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="2179" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="10">
<![CDATA[
:232 %zext_ln54_68 = zext i10 %add_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="2180" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %sliding_window_buffer_samples_sample_V_addr_78 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_78"/></StgValue>
</operation>

<operation id="2181" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:550 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_77

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2182" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:551 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_78

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2183" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:234 %add_ln54_24 = add i10 %sub_ln54_5, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="2184" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="10">
<![CDATA[
:235 %zext_ln54_69 = zext i10 %add_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="2185" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236 %sliding_window_buffer_samples_sample_V_addr_79 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_79"/></StgValue>
</operation>

<operation id="2186" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:237 %add_ln54_25 = add i10 %sub_ln54_5, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="2187" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="10">
<![CDATA[
:238 %zext_ln54_70 = zext i10 %add_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="2188" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %sliding_window_buffer_samples_sample_V_addr_80 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_80"/></StgValue>
</operation>

<operation id="2189" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:552 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_79

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2190" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:553 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_80

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2191" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:240 %add_ln54_26 = add i10 %sub_ln54_5, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="2192" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="10">
<![CDATA[
:241 %zext_ln54_71 = zext i10 %add_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="2193" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %sliding_window_buffer_samples_sample_V_addr_81 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_81"/></StgValue>
</operation>

<operation id="2194" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:243 %add_ln54_27 = add i10 %sub_ln54_5, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="2195" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="10">
<![CDATA[
:244 %zext_ln54_72 = zext i10 %add_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="2196" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %sliding_window_buffer_samples_sample_V_addr_82 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_82"/></StgValue>
</operation>

<operation id="2197" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:554 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_81

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2198" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:555 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_5, i10 %sliding_window_buffer_samples_sample_V_addr_82

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2199" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="10">
<![CDATA[
:252 %zext_ln54_73 = zext i10 %sub_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="2200" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %sliding_window_buffer_samples_sample_V_addr_83 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_83"/></StgValue>
</operation>

<operation id="2201" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:254 %or_ln54_44 = or i10 %sub_ln54_6, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_44"/></StgValue>
</operation>

<operation id="2202" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="10">
<![CDATA[
:255 %zext_ln54_74 = zext i10 %or_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="2203" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256 %sliding_window_buffer_samples_sample_V_addr_84 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_84"/></StgValue>
</operation>

<operation id="2204" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:568 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_83

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2205" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:569 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_84

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2206" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:257 %or_ln54_45 = or i10 %sub_ln54_6, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_45"/></StgValue>
</operation>

<operation id="2207" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="10">
<![CDATA[
:258 %zext_ln54_75 = zext i10 %or_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="2208" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %sliding_window_buffer_samples_sample_V_addr_85 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_85"/></StgValue>
</operation>

<operation id="2209" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:260 %or_ln54_46 = or i10 %sub_ln54_6, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_46"/></StgValue>
</operation>

<operation id="2210" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="10">
<![CDATA[
:261 %zext_ln54_76 = zext i10 %or_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="2211" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %sliding_window_buffer_samples_sample_V_addr_86 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_86"/></StgValue>
</operation>

<operation id="2212" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:570 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_85

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2213" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:571 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_86

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2214" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:263 %or_ln54_47 = or i10 %sub_ln54_6, i10 4

]]></Node>
<StgValue><ssdm name="or_ln54_47"/></StgValue>
</operation>

<operation id="2215" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="10">
<![CDATA[
:264 %zext_ln54_77 = zext i10 %or_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="2216" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %sliding_window_buffer_samples_sample_V_addr_87 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_77

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_87"/></StgValue>
</operation>

<operation id="2217" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:266 %or_ln54_48 = or i10 %sub_ln54_6, i10 5

]]></Node>
<StgValue><ssdm name="or_ln54_48"/></StgValue>
</operation>

<operation id="2218" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="10">
<![CDATA[
:267 %zext_ln54_78 = zext i10 %or_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="2219" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268 %sliding_window_buffer_samples_sample_V_addr_88 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_88"/></StgValue>
</operation>

<operation id="2220" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:572 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_87

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2221" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:573 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_88

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2222" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:269 %or_ln54_49 = or i10 %sub_ln54_6, i10 6

]]></Node>
<StgValue><ssdm name="or_ln54_49"/></StgValue>
</operation>

<operation id="2223" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="10">
<![CDATA[
:270 %zext_ln54_79 = zext i10 %or_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="2224" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %sliding_window_buffer_samples_sample_V_addr_89 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_89"/></StgValue>
</operation>

<operation id="2225" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:272 %or_ln54_50 = or i10 %sub_ln54_6, i10 7

]]></Node>
<StgValue><ssdm name="or_ln54_50"/></StgValue>
</operation>

<operation id="2226" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="10">
<![CDATA[
:273 %zext_ln54_80 = zext i10 %or_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="2227" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274 %sliding_window_buffer_samples_sample_V_addr_90 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_90"/></StgValue>
</operation>

<operation id="2228" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:574 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_89

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2229" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:575 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_90

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2230" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:275 %add_ln54_28 = add i10 %sub_ln54_6, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="2231" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="10">
<![CDATA[
:276 %zext_ln54_81 = zext i10 %add_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="2232" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %sliding_window_buffer_samples_sample_V_addr_91 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_91"/></StgValue>
</operation>

<operation id="2233" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:278 %add_ln54_29 = add i10 %sub_ln54_6, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="2234" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="10">
<![CDATA[
:279 %zext_ln54_82 = zext i10 %add_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="2235" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %sliding_window_buffer_samples_sample_V_addr_92 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_92"/></StgValue>
</operation>

<operation id="2236" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:576 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_91

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2237" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:577 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_92

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2238" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:281 %add_ln54_30 = add i10 %sub_ln54_6, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="2239" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="10">
<![CDATA[
:282 %zext_ln54_83 = zext i10 %add_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="2240" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %sliding_window_buffer_samples_sample_V_addr_93 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_93"/></StgValue>
</operation>

<operation id="2241" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:284 %add_ln54_31 = add i10 %sub_ln54_6, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="2242" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="10">
<![CDATA[
:285 %zext_ln54_84 = zext i10 %add_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="2243" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286 %sliding_window_buffer_samples_sample_V_addr_94 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_94"/></StgValue>
</operation>

<operation id="2244" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:578 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_93

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2245" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:579 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_6, i10 %sliding_window_buffer_samples_sample_V_addr_94

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2246" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="10">
<![CDATA[
:293 %zext_ln54_85 = zext i10 %sub_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="2247" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294 %sliding_window_buffer_samples_sample_V_addr_95 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_95"/></StgValue>
</operation>

<operation id="2248" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:295 %or_ln54_52 = or i10 %sub_ln54_7, i10 1

]]></Node>
<StgValue><ssdm name="or_ln54_52"/></StgValue>
</operation>

<operation id="2249" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="10">
<![CDATA[
:296 %zext_ln54_86 = zext i10 %or_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="2250" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %sliding_window_buffer_samples_sample_V_addr_96 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_96"/></StgValue>
</operation>

<operation id="2251" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:592 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_95

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2252" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:593 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_96

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2253" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:298 %or_ln54_53 = or i10 %sub_ln54_7, i10 2

]]></Node>
<StgValue><ssdm name="or_ln54_53"/></StgValue>
</operation>

<operation id="2254" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="10">
<![CDATA[
:299 %zext_ln54_87 = zext i10 %or_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="2255" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300 %sliding_window_buffer_samples_sample_V_addr_97 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_97"/></StgValue>
</operation>

<operation id="2256" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:301 %or_ln54_54 = or i10 %sub_ln54_7, i10 3

]]></Node>
<StgValue><ssdm name="or_ln54_54"/></StgValue>
</operation>

<operation id="2257" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="10">
<![CDATA[
:302 %zext_ln54_88 = zext i10 %or_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="2258" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %sliding_window_buffer_samples_sample_V_addr_98 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_88

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_98"/></StgValue>
</operation>

<operation id="2259" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:594 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_97

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2260" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:595 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_98

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2261" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:304 %add_ln54_32 = add i10 %sub_ln54_7, i10 4

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="2262" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="10">
<![CDATA[
:305 %zext_ln54_89 = zext i10 %add_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="2263" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306 %sliding_window_buffer_samples_sample_V_addr_99 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_99"/></StgValue>
</operation>

<operation id="2264" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:307 %add_ln54_33 = add i10 %sub_ln54_7, i10 5

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="2265" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="10">
<![CDATA[
:308 %zext_ln54_90 = zext i10 %add_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="2266" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %sliding_window_buffer_samples_sample_V_addr_100 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_100"/></StgValue>
</operation>

<operation id="2267" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:596 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_99

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2268" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:597 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_100

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2269" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:310 %add_ln54_34 = add i10 %sub_ln54_7, i10 6

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="2270" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="10">
<![CDATA[
:311 %zext_ln54_91 = zext i10 %add_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="2271" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312 %sliding_window_buffer_samples_sample_V_addr_101 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_101"/></StgValue>
</operation>

<operation id="2272" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:313 %add_ln54_35 = add i10 %sub_ln54_7, i10 7

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="2273" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="10">
<![CDATA[
:314 %zext_ln54_92 = zext i10 %add_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="2274" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %sliding_window_buffer_samples_sample_V_addr_102 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_102"/></StgValue>
</operation>

<operation id="2275" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:598 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_101

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2276" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:599 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_102

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2277" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:316 %add_ln54_36 = add i10 %sub_ln54_7, i10 8

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="2278" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="10">
<![CDATA[
:317 %zext_ln54_93 = zext i10 %add_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="2279" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318 %sliding_window_buffer_samples_sample_V_addr_103 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_103"/></StgValue>
</operation>

<operation id="2280" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:319 %add_ln54_37 = add i10 %sub_ln54_7, i10 9

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="2281" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="10">
<![CDATA[
:320 %zext_ln54_94 = zext i10 %add_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="2282" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %sliding_window_buffer_samples_sample_V_addr_104 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_104"/></StgValue>
</operation>

<operation id="2283" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:600 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_103

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2284" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:601 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_104

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2285" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:322 %add_ln54_38 = add i10 %sub_ln54_7, i10 10

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="2286" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="10">
<![CDATA[
:323 %zext_ln54_95 = zext i10 %add_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="2287" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324 %sliding_window_buffer_samples_sample_V_addr_105 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_105"/></StgValue>
</operation>

<operation id="2288" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:325 %add_ln54_39 = add i10 %sub_ln54_7, i10 11

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="2289" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="10">
<![CDATA[
:326 %zext_ln54_96 = zext i10 %add_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="2290" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %sliding_window_buffer_samples_sample_V_addr_106 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_106"/></StgValue>
</operation>

<operation id="2291" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:602 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_105

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2292" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:603 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_7, i10 %sliding_window_buffer_samples_sample_V_addr_106

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="2293" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:616 %store_ln55 = store i32 1, i32 %sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="2294" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
:617 %br_ln57 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
