#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x60324746b610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6032474abd30 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_0x603247487de0 .param/l "SZ" 1 3 2, +C4<00000000000000000000000000001000>;
P_0x603247487e20 .param/l "WSZ" 1 3 3, +C4<00000000000000000000000000001000>;
v0x6032474d2490_0 .net "cpu_addr", 7 0, L_0x6032474a5050;  1 drivers
v0x6032474d2570_0 .net "cpu_clk", 0 0, v0x6032474ab420_0;  1 drivers
RS_0x75126afde1c8 .resolv tri, L_0x6032474d3a60, L_0x6032474d3b00;
v0x6032474d26c0_0 .net8 "cpu_data", 7 0, RS_0x75126afde1c8;  2 drivers
v0x6032474d2760_0 .net "cpu_rx_interrupt", 0 0, v0x6032474cecb0_0;  1 drivers
v0x6032474d2850_0 .net "cpu_tx_interrupt", 0 0, v0x6032474cdc40_0;  1 drivers
v0x6032474d2990_0 .net "cpu_w_notr", 0 0, v0x6032474cdd00_0;  1 drivers
RS_0x75126afde4c8 .resolv tri, L_0x6032474d3770, L_0x6032474d3cc0;
v0x6032474d2a80_0 .net8 "io_addr", 7 0, RS_0x75126afde4c8;  2 drivers
v0x6032474d2b70_0 .net "io_clk", 0 0, v0x6032474d0700_0;  1 drivers
RS_0x75126afde588 .resolv tri, L_0x6032474d36d0, L_0x6032474d3e20;
v0x6032474d2c10_0 .net8 "io_data", 7 0, RS_0x75126afde588;  2 drivers
v0x6032474d2d60_0 .net "io_rx_interrupt", 0 0, v0x6032474cf480_0;  1 drivers
v0x6032474d2e50_0 .net "io_tx_interrupt", 0 0, v0x6032474d16c0_0;  1 drivers
v0x6032474d2f40_0 .net "io_w_notr", 0 0, v0x6032474d1790_0;  1 drivers
v0x6032474d3030_0 .net "ram_address", 7 0, v0x6032474cfa20_0;  1 drivers
RS_0x75126afde738 .resolv tri, L_0x6032474d35e0, L_0x6032474d38a0;
v0x6032474d3140_0 .net8 "ram_data", 7 0, RS_0x75126afde738;  2 drivers
v0x6032474d3250_0 .net "ram_w_notr", 0 0, v0x6032474cfbe0_0;  1 drivers
v0x6032474d3340_0 .var "rst", 0 0;
S_0x60324747a870 .scope module, "_cpu" "cpu" 3 67, 4 1 0, S_0x6032474abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_interrupt";
    .port_info 1 /OUTPUT 1 "tx_interrupt";
    .port_info 2 /INOUT 8 "addr";
    .port_info 3 /OUTPUT 1 "w_notr";
    .port_info 4 /INOUT 8 "data";
    .port_info 5 /OUTPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x60324743a230 .param/l "CLK_PERIOD" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x60324743a270 .param/l "SZ" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x60324743a2b0 .param/l "WSZ" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x6032474a5050 .functor BUFZ 8, v0x60324746ca00_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x75126afde0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x60324746daa0_0 name=_ivl_2
v0x60324746d200_0 .net "addr", 7 0, L_0x6032474a5050;  alias, 1 drivers
v0x60324746ca00_0 .var "bus_write_addr", 7 0;
v0x60324746c200_0 .var "bus_write_data", 7 0;
v0x60324746abd0_0 .net "clk", 0 0, v0x6032474ab420_0;  alias, 1 drivers
v0x6032474cd930_0 .var "command_state", 1 0;
v0x6032474cd9f0_0 .net8 "data", 7 0, RS_0x75126afde1c8;  alias, 2 drivers
v0x6032474cdad0_0 .net "rst", 0 0, v0x6032474d3340_0;  1 drivers
v0x6032474cdba0_0 .net "rx_interrupt", 0 0, v0x6032474cecb0_0;  alias, 1 drivers
v0x6032474cdc40_0 .var "tx_interrupt", 0 0;
v0x6032474cdd00_0 .var "w_notr", 0 0;
E_0x603247495510/0 .event negedge, v0x6032474a62f0_0;
E_0x603247495510/1 .event posedge, v0x6032474ab420_0;
E_0x603247495510 .event/or E_0x603247495510/0, E_0x603247495510/1;
L_0x6032474d3b00 .functor MUXZ 8, o0x75126afde0d8, v0x60324746c200_0, v0x6032474cdd00_0, C4<>;
S_0x603247483c90 .scope module, "_clk_gen" "clk_gen" 4 14, 5 1 0, S_0x60324747a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /OUTPUT 1 "clk";
P_0x603247483e70 .param/l "PRD" 0 5 2, +C4<00000000000000000000000000000001>;
v0x6032474ab420_0 .var "clk", 0 0;
v0x6032474a62f0_0 .net "rst", 0 0, v0x6032474d3340_0;  alias, 1 drivers
S_0x6032474cdea0 .scope module, "_dma" "dma" 3 42, 6 1 0, S_0x6032474abd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cpu_rx_interrupt";
    .port_info 1 /INPUT 1 "cpu_tx_interrupt";
    .port_info 2 /INOUT 8 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_w_notr";
    .port_info 4 /INOUT 8 "cpu_data";
    .port_info 5 /INPUT 1 "cpu_clk";
    .port_info 6 /OUTPUT 8 "ram_addr";
    .port_info 7 /OUTPUT 1 "ram_w_notr";
    .port_info 8 /INOUT 8 "ram_data";
    .port_info 9 /OUTPUT 1 "io_rx_interrupt";
    .port_info 10 /INPUT 1 "io_tx_interrupt";
    .port_info 11 /INOUT 8 "io_addr";
    .port_info 12 /INPUT 1 "io_w_notr";
    .port_info 13 /INOUT 8 "io_data";
    .port_info 14 /INPUT 1 "io_clk";
    .port_info 15 /INPUT 1 "rst";
P_0x6032474ac860 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x6032474ac8a0 .param/l "WSZ" 0 6 3, +C4<00000000000000000000000000001000>;
o0x75126afde3d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474ce390_0 name=_ivl_0
o0x75126afde408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474ce490_0 name=_ivl_12
o0x75126afde438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474ce570_0 name=_ivl_4
o0x75126afde468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474ce660_0 name=_ivl_8
v0x6032474ce740_0 .net "cpu_addr", 7 0, L_0x6032474a5050;  alias, 1 drivers
v0x6032474ce850 .array "cpu_addr_buffer", 1 0, 7 0;
v0x6032474ce8f0_0 .var "cpu_buffer_ptr", 1 0;
v0x6032474ce9d0_0 .net "cpu_clk", 0 0, v0x6032474ab420_0;  alias, 1 drivers
v0x6032474ceac0_0 .net8 "cpu_data", 7 0, RS_0x75126afde1c8;  alias, 2 drivers
v0x6032474cec10 .array "cpu_data_buffer", 1 0, 7 0;
v0x6032474cecb0_0 .var "cpu_rx_interrupt", 0 0;
v0x6032474ced80_0 .net "cpu_tx_interrupt", 0 0, v0x6032474cdc40_0;  alias, 1 drivers
v0x6032474cee50_0 .net "cpu_w_notr", 0 0, v0x6032474cdd00_0;  alias, 1 drivers
v0x6032474cef20_0 .net8 "io_addr", 7 0, RS_0x75126afde4c8;  alias, 2 drivers
v0x6032474cefc0 .array "io_addr_buffer", 3 0, 7 0;
v0x6032474cf060_0 .var "io_buffer_ptr", 1 0;
v0x6032474cf140_0 .var "io_buffer_write_status", 1 0;
v0x6032474cf220_0 .net "io_clk", 0 0, v0x6032474d0700_0;  alias, 1 drivers
v0x6032474cf2e0_0 .net8 "io_data", 7 0, RS_0x75126afde588;  alias, 2 drivers
v0x6032474cf3c0 .array "io_data_buffer", 3 0, 7 0;
v0x6032474cf480_0 .var "io_rx_interrupt", 0 0;
v0x6032474cf540_0 .var "io_rx_interrupt_status", 1 0;
v0x6032474cf620_0 .net "io_tx_interrupt", 0 0, v0x6032474d16c0_0;  alias, 1 drivers
v0x6032474cf6e0_0 .var "io_tx_interrupt_buffer", 0 0;
v0x6032474cf7a0_0 .net "io_w_notr", 0 0, v0x6032474d1790_0;  alias, 1 drivers
v0x6032474cf860_0 .var "io_write_addr", 7 0;
v0x6032474cf940_0 .var "io_write_data", 7 0;
v0x6032474cfa20_0 .var "ram_addr", 7 0;
v0x6032474cfb00_0 .net8 "ram_data", 7 0, RS_0x75126afde738;  alias, 2 drivers
v0x6032474cfbe0_0 .var "ram_w_notr", 0 0;
v0x6032474cfca0_0 .var "ram_write_data", 7 0;
v0x6032474cfd80_0 .net "rst", 0 0, v0x6032474d3340_0;  alias, 1 drivers
E_0x603247494ff0/0 .event negedge, v0x6032474a62f0_0;
E_0x603247494ff0/1 .event posedge, v0x6032474cf220_0;
E_0x603247494ff0 .event/or E_0x603247494ff0/0, E_0x603247494ff0/1;
L_0x6032474d36d0 .functor MUXZ 8, o0x75126afde3d8, v0x6032474cf940_0, v0x6032474cf480_0, C4<>;
L_0x6032474d3770 .functor MUXZ 8, o0x75126afde438, v0x6032474cf860_0, v0x6032474cf480_0, C4<>;
L_0x6032474d38a0 .functor MUXZ 8, o0x75126afde468, v0x6032474cfca0_0, v0x6032474cfbe0_0, C4<>;
L_0x6032474d3a60 .functor MUXZ 8, RS_0x75126afde738, o0x75126afde408, v0x6032474cdd00_0, C4<>;
S_0x6032474d0020 .scope module, "_io" "io" 3 80, 7 1 0, S_0x6032474abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rx_interrupt";
    .port_info 1 /OUTPUT 1 "tx_interrupt";
    .port_info 2 /INOUT 8 "addr";
    .port_info 3 /OUTPUT 1 "w_notr";
    .port_info 4 /INOUT 8 "data";
    .port_info 5 /OUTPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x60324743ac70 .param/l "CLK_PERIOD" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x60324743acb0 .param/l "SZ" 0 7 2, +C4<00000000000000000000000000001000>;
P_0x60324743acf0 .param/l "WSZ" 0 7 3, +C4<00000000000000000000000000001000>;
o0x75126afdeb28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474d08d0_0 name=_ivl_0
o0x75126afdeb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474d09b0_0 name=_ivl_4
v0x6032474d0a90_0 .net8 "addr", 7 0, RS_0x75126afde4c8;  alias, 2 drivers
v0x6032474d0b90_0 .var "bus_write_addr", 7 0;
v0x6032474d0c50_0 .var "bus_write_data", 7 0;
v0x6032474d0d80_0 .net "clk", 0 0, v0x6032474d0700_0;  alias, 1 drivers
v0x6032474d0e70_0 .var "command_addr", 7 0;
v0x6032474d0f50_0 .var "command_length", 7 0;
v0x6032474d1030_0 .var "command_mem_addr", 7 0;
v0x6032474d1110_0 .var "command_state", 1 0;
v0x6032474d11f0_0 .var "command_w_notr", 0 0;
v0x6032474d12b0_0 .net8 "data", 7 0, RS_0x75126afde588;  alias, 2 drivers
v0x6032474d1370_0 .var "indx", 4 0;
v0x6032474d1430 .array "internal_data", 15 0, 7 0;
v0x6032474d14f0_0 .net "rst", 0 0, v0x6032474d3340_0;  alias, 1 drivers
v0x6032474d1620_0 .net "rx_interrupt", 0 0, v0x6032474cf480_0;  alias, 1 drivers
v0x6032474d16c0_0 .var "tx_interrupt", 0 0;
v0x6032474d1790_0 .var "w_notr", 0 0;
L_0x6032474d3cc0 .functor MUXZ 8, v0x6032474d0b90_0, o0x75126afdeb28, v0x6032474cf480_0, C4<>;
L_0x6032474d3e20 .functor MUXZ 8, o0x75126afdeb58, v0x6032474d0c50_0, v0x6032474d1790_0, C4<>;
S_0x6032474d0430 .scope module, "_clk_gen" "clk_gen" 7 16, 5 1 0, S_0x6032474d0020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /OUTPUT 1 "clk";
P_0x6032474d0610 .param/l "PRD" 0 5 2, +C4<00000000000000000000000000000001>;
v0x6032474d0700_0 .var "clk", 0 0;
v0x6032474d07f0_0 .net "rst", 0 0, v0x6032474d3340_0;  alias, 1 drivers
S_0x6032474d1920 .scope module, "_ram" "ram" 3 32, 8 1 0, S_0x6032474abd30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 1 "w_notr";
    .port_info 2 /INOUT 8 "data";
    .port_info 3 /INPUT 1 "clk";
P_0x6032474ce0a0 .param/l "SZ" 0 8 2, +C4<00000000000000000000000000001000>;
P_0x6032474ce0e0 .param/l "WSZ" 0 8 3, +C4<00000000000000000000000000001000>;
o0x75126afdee58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x6032474d1cb0_0 name=_ivl_0
v0x6032474d1db0_0 .net *"_ivl_2", 7 0, L_0x6032474d33e0;  1 drivers
v0x6032474d1e90_0 .net *"_ivl_4", 9 0, L_0x6032474d34a0;  1 drivers
L_0x75126af95018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6032474d1f80_0 .net *"_ivl_7", 1 0, L_0x75126af95018;  1 drivers
v0x6032474d2060_0 .net "addr", 7 0, v0x6032474cfa20_0;  alias, 1 drivers
v0x6032474d2120_0 .net "clk", 0 0, v0x6032474ab420_0;  alias, 1 drivers
v0x6032474d21c0_0 .net8 "data", 7 0, RS_0x75126afde738;  alias, 2 drivers
v0x6032474d2290 .array "storage", 254 0, 7 0;
v0x6032474d2330_0 .net "w_notr", 0 0, v0x6032474cfbe0_0;  alias, 1 drivers
E_0x6032474a5120 .event posedge, v0x6032474ab420_0;
L_0x6032474d33e0 .array/port v0x6032474d2290, L_0x6032474d34a0;
L_0x6032474d34a0 .concat [ 8 2 0 0], v0x6032474cfa20_0, L_0x75126af95018;
L_0x6032474d35e0 .functor MUXZ 8, L_0x6032474d33e0, o0x75126afdee58, v0x6032474cfbe0_0, C4<>;
    .scope S_0x6032474d1920;
T_0 ;
    %wait E_0x6032474a5120;
    %load/vec4 v0x6032474d2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6032474d21c0_0;
    %load/vec4 v0x6032474d2060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6032474d2290, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6032474cdea0;
T_1 ;
    %wait E_0x603247494ff0;
    %load/vec4 v0x6032474cfd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cf480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cf6e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474cf060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474cf540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6032474ce8f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x6032474cf540_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cf480_0, 0;
    %load/vec4 v0x6032474cf540_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x6032474ce850, 4;
    %assign/vec4 v0x6032474cf860_0, 0;
    %load/vec4 v0x6032474cf540_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x6032474cec10, 4;
    %assign/vec4 v0x6032474cf940_0, 0;
    %load/vec4 v0x6032474cf540_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6032474cf540_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cf480_0, 0;
    %load/vec4 v0x6032474cf7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %vpi_call/w 6 53 "$display", $time, " dma : enque mem[%d] = %x", v0x6032474cef20_0, v0x6032474cf2e0_0 {0 0 0};
    %load/vec4 v0x6032474cef20_0;
    %load/vec4 v0x6032474cf060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6032474cefc0, 0, 4;
    %load/vec4 v0x6032474cf2e0_0;
    %load/vec4 v0x6032474cf060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6032474cf3c0, 0, 4;
    %load/vec4 v0x6032474cf620_0;
    %assign/vec4 v0x6032474cf6e0_0, 0;
    %load/vec4 v0x6032474cf060_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6032474cf060_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6032474cdea0;
T_2 ;
    %wait E_0x603247495510;
    %load/vec4 v0x6032474cfd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474ce8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cecb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cfbe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474cf140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6032474ced80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 6 80 "$display", $time, " dma : cpu tx interrupt => %d , %d ", v0x6032474ce740_0, v0x6032474ceac0_0 {0 0 0};
    %load/vec4 v0x6032474ce740_0;
    %load/vec4 v0x6032474ce8f0_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6032474ce850, 0, 4;
    %load/vec4 v0x6032474ceac0_0;
    %load/vec4 v0x6032474ce8f0_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6032474cec10, 0, 4;
    %load/vec4 v0x6032474ce8f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6032474ce8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cfbe0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6032474cf6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x6032474cf140_0;
    %load/vec4 v0x6032474cf060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x6032474cf140_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6032474cefc0, 4;
    %load/vec4 v0x6032474cf140_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6032474cf3c0, 4;
    %vpi_call/w 6 86 "$display", $time, " dma : deque mem[%d] = %x", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x6032474cf140_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6032474cefc0, 4;
    %assign/vec4 v0x6032474cfa20_0, 0;
    %load/vec4 v0x6032474cf140_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6032474cf3c0, 4;
    %assign/vec4 v0x6032474cfca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cfbe0_0, 0;
    %load/vec4 v0x6032474cf140_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6032474cf140_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x6032474cee50_0;
    %assign/vec4 v0x6032474cfbe0_0, 0;
    %load/vec4 v0x6032474ce740_0;
    %assign/vec4 v0x6032474cfa20_0, 0;
    %load/vec4 v0x6032474ceac0_0;
    %assign/vec4 v0x6032474cfca0_0, 0;
    %load/vec4 v0x6032474cf140_0;
    %load/vec4 v0x6032474cf060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v0x6032474cf060_0;
    %or/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cecb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6032474cf140_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x603247483c90;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x6032474a62f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474ab420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6032474ab420_0;
    %nor/r;
    %assign/vec4 v0x6032474ab420_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60324747a870;
T_4 ;
    %wait E_0x603247495510;
    %load/vec4 v0x6032474cdad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474cd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdd00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6032474cdba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call/w 4 38 "$display", $time, " cpu : job is done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdc40_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %delay 2, 0;
    %vpi_call/w 4 42 "$display", $time, " ram[%d] = %x", v0x60324746ca00_0, v0x6032474cd9f0_0 {0 0 0};
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %delay 2, 0;
    %vpi_call/w 4 44 "$display", $time, " ram[%d] = %x", v0x60324746ca00_0, v0x6032474cd9f0_0 {0 0 0};
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %delay 2, 0;
    %vpi_call/w 4 46 "$display", $time, " ram[%d] = %x", v0x60324746ca00_0, v0x6032474cd9f0_0 {0 0 0};
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %delay 2, 0;
    %vpi_call/w 4 48 "$display", $time, " ram[%d] = %x", v0x60324746ca00_0, v0x6032474cd9f0_0 {0 0 0};
    %vpi_call/w 4 50 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x6032474cd930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6032474cd930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cdd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cdc40_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x60324746c200_0, 0;
    %vpi_call/w 4 58 "$display", $time, " cpu : read[5,6,7]" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x6032474cd930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6032474cd930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cdd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474cdc40_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x60324746ca00_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x60324746c200_0, 0;
    %vpi_call/w 4 65 "$display", $time, " cpu : write_to[12,13,14]" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474cdc40_0, 0;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6032474d0430;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x6032474d07f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474d0700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6032474d0700_0;
    %nor/r;
    %assign/vec4 v0x6032474d0700_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6032474d0020;
T_6 ;
    %wait E_0x603247494ff0;
    %load/vec4 v0x6032474d14f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474d1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474d1790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474d16c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6032474d1370_0, 0, 5;
T_6.2 ;
    %load/vec4 v0x6032474d1370_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_func 7 43 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %load/vec4 v0x6032474d1370_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x6032474d1430, 4, 0;
    %load/vec4 v0x6032474d1370_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6032474d1430, 4;
    %vpi_call/w 7 44 "$display", $time, " io : data[%d] = %x", v0x6032474d1370_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x6032474d1370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x6032474d1370_0, 0, 5;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6032474d1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474d1790_0, 0;
    %load/vec4 v0x6032474d1110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x6032474d0a90_0;
    %pad/u 32;
    %load/vec4 v0x6032474d12b0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 7 51 "$display", $time, " io : read[%d,...,%d]", v0x6032474d0a90_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6032474d1110_0, 0;
    %load/vec4 v0x6032474d0a90_0;
    %assign/vec4 v0x6032474d0e70_0, 0;
    %load/vec4 v0x6032474d12b0_0;
    %assign/vec4 v0x6032474d0f50_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x6032474d1110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x6032474d0a90_0;
    %pad/u 32;
    %load/vec4 v0x6032474d0f50_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 7 57 "$display", $time, " io : write_to[%d,...,%d]", v0x6032474d0a90_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6032474d1110_0, 0;
    %load/vec4 v0x6032474d0a90_0;
    %assign/vec4 v0x6032474d1030_0, 0;
    %load/vec4 v0x6032474d12b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6032474d11f0_0, 0;
T_6.8 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x6032474d1110_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x6032474d0f50_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x6032474d0e70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6032474d1430, 4;
    %vpi_call/w 7 65 "$display", $time, " io : request mem[%d] = %x", v0x6032474d1030_0, S<0,vec4,u8> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474d1790_0, 0;
    %load/vec4 v0x6032474d1030_0;
    %assign/vec4 v0x6032474d0b90_0, 0;
    %load/vec4 v0x6032474d0e70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6032474d1430, 4;
    %assign/vec4 v0x6032474d0c50_0, 0;
    %load/vec4 v0x6032474d0e70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6032474d0e70_0, 0;
    %load/vec4 v0x6032474d1030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6032474d1030_0, 0;
    %load/vec4 v0x6032474d0f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6032474d0f50_0, 0;
    %load/vec4 v0x6032474d0f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_call/w 7 75 "$display", $time, " io : request complete" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6032474d16c0_0, 0;
T_6.14 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6032474d1790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6032474d1110_0, 0;
T_6.13 ;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6032474abd30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6032474d3340_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6032474d3340_0, 0, 1;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "cpu.v";
    "clk_gen.v";
    "dma.v";
    "io.v";
    "ram.sv";
