clk 1 std_logic bool
rst 1 std_logic sc_logic
data_valid_source 1 std_logic sc_logic
data_req_sink 1 std_logic sc_logic
in_real 23 std_logic_vector sc_lv
in_img 23 std_logic_vector sc_lv
out_real 23 std_logic_vector sc_lv
out_img 23 std_logic_vector sc_lv
data_valid_sink 1 std_logic sc_logic
data_req_source 1 std_logic sc_logic
