<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: include/jit/Arch/RV32IMACFD/RV32IMACFD.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8f2980731aba7ec7b9fcae5764f196e3.html">include</a></li><li class="navelem"><a class="el" href="dir_65269c5dbc02eae8e0f62453466a1bda.html">jit</a></li><li class="navelem"><a class="el" href="dir_634577e9f72a643a99811bdb66fda9cc.html">Arch</a></li><li class="navelem"><a class="el" href="dir_04a207a18d229e9a7945dbe0dc9cb3bb.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RV32IMACFD.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef ETISS_RV32IMACFDArch_RV32IMACFD_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define ETISS_RV32IMACFDArch_RV32IMACFD_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;etiss/jit/CPU.h&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#pragma pack(push, 1)</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html">   16</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> {</div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a88cffc4fb7de8c1af9522932258bbd93">   17</a></span>&#160;        <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> <a class="code" href="structRV32IMACFD.html#a88cffc4fb7de8c1af9522932258bbd93">cpu</a>; <span class="comment">// original cpu struct must be defined as the first field of the new structure. this allows to cast X * to ETISS_CPU * and vice vers</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">   18</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">ZERO</a>;</div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">   19</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">RA</a>;</div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">   20</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">SP</a>;</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">   21</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">GP</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">   22</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">TP</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">   23</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">T0</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">   24</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">T1</a>;</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">   25</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">T2</a>;</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">   26</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">S0</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">   27</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">S1</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">   28</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">A0</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">   29</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">A1</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">   30</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">A2</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">   31</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">A3</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">   32</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">A4</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">   33</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">A5</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">   34</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">A6</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">   35</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">A7</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">   36</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">S2</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">   37</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">S3</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">   38</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">S4</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">   39</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">S5</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">   40</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">S6</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">   41</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">S7</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">   42</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">S8</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">   43</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">S9</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">   44</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">S10</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">   45</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">S11</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">   46</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">T3</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">   47</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">T4</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">   48</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">T5</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">   49</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">T6</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">   50</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> *<a class="code" href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">X</a>[32];</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">   51</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">ins_X</a>[32];</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#af08e91a7ce65b37b4e85dea2c507cd33">   52</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#af08e91a7ce65b37b4e85dea2c507cd33">FENCE</a>[8];</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ac3ae6a7d05991756a7f31a965ba74b7d">   53</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> <a class="code" href="structRV32IMACFD.html#ac3ae6a7d05991756a7f31a965ba74b7d">RES</a>[8];</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">   54</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> <a class="code" href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">PRIV</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">   55</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">DPC</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">   56</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">FCSR</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">   57</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> *<a class="code" href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">CSR</a>[4096];</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">   58</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">ins_CSR</a>[4096];</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a359a8a40b38f59dd04cfebb830676daf">   59</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> <a class="code" href="structRV32IMACFD.html#a359a8a40b38f59dd04cfebb830676daf">F</a>[32];</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">   60</a></span>&#160;        <a class="code" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="code" href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">RES_ADDR</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#pragma pack(pop) // undo changes</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html#a28507d9aa53edeef1c9a0f73d8343690">   64</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structRV32IMACFD.html">RV32IMACFD</a> <a class="code" href="structRV32IMACFD.html">RV32IMACFD</a>; <span class="comment">// convenient use of X instead of struct X in generated C code</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;} <span class="comment">// extern &quot;C&quot;</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructRV32IMACFD_html_ad67074c4fa6434fdbc15409a507ee6fe"><div class="ttname"><a href="structRV32IMACFD.html#ad67074c4fa6434fdbc15409a507ee6fe">RV32IMACFD::A0</a></div><div class="ttdeci">etiss_uint32 A0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00028">RV32IMACFD.h:28</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a51bc4cf999631c5fbf44c2859f65e95b"><div class="ttname"><a href="structRV32IMACFD.html#a51bc4cf999631c5fbf44c2859f65e95b">RV32IMACFD::A3</a></div><div class="ttdeci">etiss_uint32 A3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00031">RV32IMACFD.h:31</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a201e4c26d5f5f40d18779eb42a8e27a7"><div class="ttname"><a href="structRV32IMACFD.html#a201e4c26d5f5f40d18779eb42a8e27a7">RV32IMACFD::X</a></div><div class="ttdeci">etiss_uint32 * X[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00050">RV32IMACFD.h:50</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_abf76f7a2dc94eb7d0d6a22139e4b0efe"><div class="ttname"><a href="structRV32IMACFD.html#abf76f7a2dc94eb7d0d6a22139e4b0efe">RV32IMACFD::T0</a></div><div class="ttdeci">etiss_uint32 T0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00023">RV32IMACFD.h:23</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a72b9abbce981da044b8fce9af82f1d66"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a></div><div class="ttdeci">uint32_t etiss_uint32</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00093">types.h:93</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a8fc85767c55698a2f0ae1041796a5c96"><div class="ttname"><a href="structRV32IMACFD.html#a8fc85767c55698a2f0ae1041796a5c96">RV32IMACFD::PRIV</a></div><div class="ttdeci">etiss_uint8 PRIV</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00054">RV32IMACFD.h:54</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ac3ae6a7d05991756a7f31a965ba74b7d"><div class="ttname"><a href="structRV32IMACFD.html#ac3ae6a7d05991756a7f31a965ba74b7d">RV32IMACFD::RES</a></div><div class="ttdeci">etiss_uint8 RES[8]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00053">RV32IMACFD.h:53</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a3614a4e738896696d5485ca3ebba8995"><div class="ttname"><a href="structRV32IMACFD.html#a3614a4e738896696d5485ca3ebba8995">RV32IMACFD::CSR</a></div><div class="ttdeci">etiss_uint32 * CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00057">RV32IMACFD.h:57</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa013b9967622612068ed68ba70a1ab3b"><div class="ttname"><a href="structRV32IMACFD.html#aa013b9967622612068ed68ba70a1ab3b">RV32IMACFD::S10</a></div><div class="ttdeci">etiss_uint32 S10</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00044">RV32IMACFD.h:44</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a17706d9c6fd60d15f56c174f80f475d2"><div class="ttname"><a href="structRV32IMACFD.html#a17706d9c6fd60d15f56c174f80f475d2">RV32IMACFD::S4</a></div><div class="ttdeci">etiss_uint32 S4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00038">RV32IMACFD.h:38</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a7aec2c31a1d0287168cc1198fc557890"><div class="ttname"><a href="structRV32IMACFD.html#a7aec2c31a1d0287168cc1198fc557890">RV32IMACFD::S8</a></div><div class="ttdeci">etiss_uint32 S8</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00042">RV32IMACFD.h:42</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a88cffc4fb7de8c1af9522932258bbd93"><div class="ttname"><a href="structRV32IMACFD.html#a88cffc4fb7de8c1af9522932258bbd93">RV32IMACFD::cpu</a></div><div class="ttdeci">ETISS_CPU cpu</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00017">RV32IMACFD.h:17</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_ad13adc9c8dc21938f3350300554cd346"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a></div><div class="ttdeci">uint8_t etiss_uint8</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00087">types.h:87</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a33ad679a3bb3af04b862c6b7177c64b0"><div class="ttname"><a href="structRV32IMACFD.html#a33ad679a3bb3af04b862c6b7177c64b0">RV32IMACFD::S0</a></div><div class="ttdeci">etiss_uint32 S0</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00026">RV32IMACFD.h:26</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a359a8a40b38f59dd04cfebb830676daf"><div class="ttname"><a href="structRV32IMACFD.html#a359a8a40b38f59dd04cfebb830676daf">RV32IMACFD::F</a></div><div class="ttdeci">etiss_uint64 F[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00059">RV32IMACFD.h:59</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ad7ba278fe66c5f2b505b0df9f7eda28b"><div class="ttname"><a href="structRV32IMACFD.html#ad7ba278fe66c5f2b505b0df9f7eda28b">RV32IMACFD::A6</a></div><div class="ttdeci">etiss_uint32 A6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00034">RV32IMACFD.h:34</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a8ae98267363cb914a5cacadcc273f705"><div class="ttname"><a href="structRV32IMACFD.html#a8ae98267363cb914a5cacadcc273f705">RV32IMACFD::ins_X</a></div><div class="ttdeci">etiss_uint32 ins_X[32]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00051">RV32IMACFD.h:51</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aabc21e196e095c3a245c6b0bb40b6c5a"><div class="ttname"><a href="structRV32IMACFD.html#aabc21e196e095c3a245c6b0bb40b6c5a">RV32IMACFD::T6</a></div><div class="ttdeci">etiss_uint32 T6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00049">RV32IMACFD.h:49</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aad2c5000c33c92a69791d20d76ed8b84"><div class="ttname"><a href="structRV32IMACFD.html#aad2c5000c33c92a69791d20d76ed8b84">RV32IMACFD::S3</a></div><div class="ttdeci">etiss_uint32 S3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00037">RV32IMACFD.h:37</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_acabf2e141fec9b529b94e8ae21ab9bca"><div class="ttname"><a href="structRV32IMACFD.html#acabf2e141fec9b529b94e8ae21ab9bca">RV32IMACFD::GP</a></div><div class="ttdeci">etiss_uint32 GP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00021">RV32IMACFD.h:21</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a1256092351cd78b15a5861b5ee9d50a6"><div class="ttname"><a href="structRV32IMACFD.html#a1256092351cd78b15a5861b5ee9d50a6">RV32IMACFD::S11</a></div><div class="ttdeci">etiss_uint32 S11</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00045">RV32IMACFD.h:45</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a81624d374f0dd6a48d509b9c2c28f8c6"><div class="ttname"><a href="structRV32IMACFD.html#a81624d374f0dd6a48d509b9c2c28f8c6">RV32IMACFD::TP</a></div><div class="ttdeci">etiss_uint32 TP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00022">RV32IMACFD.h:22</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a29d3110efaffbae0e5ca33b4598fac91"><div class="ttname"><a href="structRV32IMACFD.html#a29d3110efaffbae0e5ca33b4598fac91">RV32IMACFD::T1</a></div><div class="ttdeci">etiss_uint32 T1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00024">RV32IMACFD.h:24</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_abacec5d691b6e7452a45cb8d7c5464af"><div class="ttname"><a href="structRV32IMACFD.html#abacec5d691b6e7452a45cb8d7c5464af">RV32IMACFD::S9</a></div><div class="ttdeci">etiss_uint32 S9</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00043">RV32IMACFD.h:43</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa4b49d823a2e6c9b227c0d8f63df0608"><div class="ttname"><a href="structRV32IMACFD.html#aa4b49d823a2e6c9b227c0d8f63df0608">RV32IMACFD::FCSR</a></div><div class="ttdeci">etiss_uint32 FCSR</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00056">RV32IMACFD.h:56</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a95795823f6e773bbe122dc65a954565e"><div class="ttname"><a href="structRV32IMACFD.html#a95795823f6e773bbe122dc65a954565e">RV32IMACFD::A4</a></div><div class="ttdeci">etiss_uint32 A4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00032">RV32IMACFD.h:32</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ad3d77cc87e743bc436a7b5ef9c4da2a0"><div class="ttname"><a href="structRV32IMACFD.html#ad3d77cc87e743bc436a7b5ef9c4da2a0">RV32IMACFD::T2</a></div><div class="ttdeci">etiss_uint32 T2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00025">RV32IMACFD.h:25</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aff60b15e575f412b967b82e51ad9e8d2"><div class="ttname"><a href="structRV32IMACFD.html#aff60b15e575f412b967b82e51ad9e8d2">RV32IMACFD::S2</a></div><div class="ttdeci">etiss_uint32 S2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00036">RV32IMACFD.h:36</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a9aa01f6cc3e336766410bb0c3425f0af"><div class="ttname"><a href="structRV32IMACFD.html#a9aa01f6cc3e336766410bb0c3425f0af">RV32IMACFD::T3</a></div><div class="ttdeci">etiss_uint32 T3</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00046">RV32IMACFD.h:46</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a6c64bb88e769e41c6ef99cd45e26ddd4"><div class="ttname"><a href="structRV32IMACFD.html#a6c64bb88e769e41c6ef99cd45e26ddd4">RV32IMACFD::T5</a></div><div class="ttdeci">etiss_uint32 T5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00048">RV32IMACFD.h:48</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aa313d1e1ec5135d3cef1516d5eed110e"><div class="ttname"><a href="structRV32IMACFD.html#aa313d1e1ec5135d3cef1516d5eed110e">RV32IMACFD::S7</a></div><div class="ttdeci">etiss_uint32 S7</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00041">RV32IMACFD.h:41</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a4d00acfa9a2c51c50dc62a4f4de41eee"><div class="ttname"><a href="structRV32IMACFD.html#a4d00acfa9a2c51c50dc62a4f4de41eee">RV32IMACFD::S1</a></div><div class="ttdeci">etiss_uint32 S1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00027">RV32IMACFD.h:27</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a0f2b87aaec92188470f52687000407aa"><div class="ttname"><a href="structRV32IMACFD.html#a0f2b87aaec92188470f52687000407aa">RV32IMACFD::RES_ADDR</a></div><div class="ttdeci">etiss_uint32 RES_ADDR</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00060">RV32IMACFD.h:60</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html"><div class="ttname"><a href="structRV32IMACFD.html">RV32IMACFD</a></div><div class="ttdoc">Generated on Tue, 01 Mar 2022 00:20:25 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00016">RV32IMACFD.h:16</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_aad301785b606c090b63041693136f2a2"><div class="ttname"><a href="structRV32IMACFD.html#aad301785b606c090b63041693136f2a2">RV32IMACFD::S6</a></div><div class="ttdeci">etiss_uint32 S6</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00040">RV32IMACFD.h:40</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a1464d07b53eac7a57a9c967597072fa5"><div class="ttname"><a href="structRV32IMACFD.html#a1464d07b53eac7a57a9c967597072fa5">RV32IMACFD::A5</a></div><div class="ttdeci">etiss_uint32 A5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00033">RV32IMACFD.h:33</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a683d59b60956824305cb872b69ac8034"><div class="ttname"><a href="structRV32IMACFD.html#a683d59b60956824305cb872b69ac8034">RV32IMACFD::A2</a></div><div class="ttdeci">etiss_uint32 A2</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00030">RV32IMACFD.h:30</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a3121c02edcabda59f5e79673f1d01362"><div class="ttname"><a href="structRV32IMACFD.html#a3121c02edcabda59f5e79673f1d01362">RV32IMACFD::T4</a></div><div class="ttdeci">etiss_uint32 T4</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00047">RV32IMACFD.h:47</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a77d6e0afde16b77838d9be10a87e73c5"><div class="ttname"><a href="structRV32IMACFD.html#a77d6e0afde16b77838d9be10a87e73c5">RV32IMACFD::ZERO</a></div><div class="ttdeci">etiss_uint32 ZERO</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00018">RV32IMACFD.h:18</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a371540e9cae342a1d7feadd1f13ef076"><div class="ttname"><a href="structRV32IMACFD.html#a371540e9cae342a1d7feadd1f13ef076">RV32IMACFD::SP</a></div><div class="ttdeci">etiss_uint32 SP</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00020">RV32IMACFD.h:20</a></div></div>
<div class="ttc" id="abuild_2include_2jit_2etiss_2jit_2types_8h_html_a2603e4f22c6361a273c96fb376934c3d"><div class="ttname"><a href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a></div><div class="ttdeci">uint64_t etiss_uint64</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2types_8h_source.html#l00096">types.h:96</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a752289f42a71fde8be28201974b34715"><div class="ttname"><a href="structRV32IMACFD.html#a752289f42a71fde8be28201974b34715">RV32IMACFD::S5</a></div><div class="ttdeci">etiss_uint32 S5</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00039">RV32IMACFD.h:39</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a5e7379f2653d5af5a59657d65fb8a57f"><div class="ttname"><a href="structRV32IMACFD.html#a5e7379f2653d5af5a59657d65fb8a57f">RV32IMACFD::ins_CSR</a></div><div class="ttdeci">etiss_uint32 ins_CSR[4096]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00058">RV32IMACFD.h:58</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_af08e91a7ce65b37b4e85dea2c507cd33"><div class="ttname"><a href="structRV32IMACFD.html#af08e91a7ce65b37b4e85dea2c507cd33">RV32IMACFD::FENCE</a></div><div class="ttdeci">etiss_uint32 FENCE[8]</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00052">RV32IMACFD.h:52</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ab9881cb26f292fb8c9165324ccabbbbf"><div class="ttname"><a href="structRV32IMACFD.html#ab9881cb26f292fb8c9165324ccabbbbf">RV32IMACFD::DPC</a></div><div class="ttdeci">etiss_uint32 DPC</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00055">RV32IMACFD.h:55</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_ac3837ec5b2817977c19aaf7affc20e38"><div class="ttname"><a href="structRV32IMACFD.html#ac3837ec5b2817977c19aaf7affc20e38">RV32IMACFD::RA</a></div><div class="ttdeci">etiss_uint32 RA</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00019">RV32IMACFD.h:19</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a28a0ad7f2b437654dc8b4cdc34274822"><div class="ttname"><a href="structRV32IMACFD.html#a28a0ad7f2b437654dc8b4cdc34274822">RV32IMACFD::A7</a></div><div class="ttdeci">etiss_uint32 A7</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00035">RV32IMACFD.h:35</a></div></div>
<div class="ttc" id="astructRV32IMACFD_html_a887fa1c03f9c37fc1125c05064ff4bbf"><div class="ttname"><a href="structRV32IMACFD.html#a887fa1c03f9c37fc1125c05064ff4bbf">RV32IMACFD::A1</a></div><div class="ttdeci">etiss_uint32 A1</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h_source.html#l00029">RV32IMACFD.h:29</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:52:17 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
