read -sv run_verilog_mid/adder_32b_26_41_f34390f8f5177e7caccdcbe850f96a12.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_26_41_f34390f8f5177e7caccdcbe850f96a12_yosys.v
