Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 29 14:41:45 2020
| Host         : connors-workstation running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file mcs_top_sampler_timing_summary_routed.rpt -pb mcs_top_sampler_timing_summary_routed.pb -rpx mcs_top_sampler_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top_sampler
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.492        0.000                      0                 6093        0.014        0.000                      0                 6093        3.750        0.000                       0                  1853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.492        0.000                      0                 6093        0.014        0.000                      0                 6093        3.750        0.000                       0                  1853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.946ns (20.985%)  route 3.562ns (79.015%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.603     8.755    mmio_unit/ddfs_slot12/modu
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.118     8.873 r  mmio_unit/ddfs_slot12/modu_i_3/O
                         net (fo=1, routed)           0.879     9.752    mmio_unit/ddfs_slot12/ddfs_unit/A[13]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.924    11.244    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 2.739ns (36.232%)  route 4.821ns (63.768%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.614     5.216    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Clk
    SLICE_X47Y112        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.181     6.816    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X47Y103        LUT6 (Prop_lut6_I3_O)        0.296     7.112 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.112    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.662 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.776    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.890    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.004    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.118    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.232    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.346    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.460    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/LO
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.808 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4/O[1]
                         net (fo=13, routed)          1.147     9.955    cpu_unit/inst/dlmb_cntlr/U0/LMB_ABus[1]
    SLICE_X45Y109        LUT4 (Prop_lut4_I2_O)        0.328    10.283 r  cpu_unit/inst/dlmb_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.493    12.776    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y16         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.560    14.982    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.180    15.162    
                         clock uncertainty           -0.035    15.127    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.387    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.952ns (20.758%)  route 3.634ns (79.242%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.533     8.685    mmio_unit/ddfs_slot12/modu
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.124     8.809 r  mmio_unit/ddfs_slot12/modu_i_11/O
                         net (fo=1, routed)           1.021     9.830    mmio_unit/ddfs_slot12/ddfs_unit/A[5]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.828ns (18.058%)  route 3.757ns (81.942%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y93         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[10]/Q
                         net (fo=4, routed)           1.129     6.829    mmio_unit/adsr_slot13/adsr_unit/modu_i_17_0[10]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  mmio_unit/adsr_slot13/adsr_unit/modu_i_30/O
                         net (fo=1, routed)           0.669     7.622    mmio_unit/adsr_slot13/adsr_unit/modu_i_30_n_0
    SLICE_X32Y93         LUT3 (Prop_lut3_I1_O)        0.124     7.746 r  mmio_unit/adsr_slot13/adsr_unit/modu_i_20/O
                         net (fo=1, routed)           0.850     8.596    mmio_unit/ddfs_slot12/modu_4
    SLICE_X31Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  mmio_unit/ddfs_slot12/modu_i_2/O
                         net (fo=1, routed)           1.109     9.829    mmio_unit/ddfs_slot12/ddfs_unit/A[14]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.952ns (20.820%)  route 3.621ns (79.180%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.526     8.677    mmio_unit/ddfs_slot12/modu
    SLICE_X30Y99         LUT4 (Prop_lut4_I1_O)        0.124     8.801 r  mmio_unit/ddfs_slot12/modu_i_4/O
                         net (fo=1, routed)           1.015     9.816    mmio_unit/ddfs_slot12/ddfs_unit/A[12]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 2.739ns (36.457%)  route 4.774ns (63.543%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.614     5.216    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Clk
    SLICE_X47Y112        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP1_FDRE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.181     6.816    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I3
    SLICE_X47Y103        LUT6 (Prop_lut6_I3_O)        0.296     7.112 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.112    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.662 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.776    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.890    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.004    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.118 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.118    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.232    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.346 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.346    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.460 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.460    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/LO
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.808 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4/O[1]
                         net (fo=13, routed)          1.147     9.955    cpu_unit/inst/dlmb_cntlr/U0/LMB_ABus[1]
    SLICE_X45Y109        LUT4 (Prop_lut4_I2_O)        0.328    10.283 r  cpu_unit/inst/dlmb_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.447    12.729    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y17         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.564    14.986    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.180    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740    14.391    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.952ns (21.003%)  route 3.581ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.628     8.780    mmio_unit/ddfs_slot12/modu
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124     8.904 r  mmio_unit/ddfs_slot12/modu_i_12/O
                         net (fo=1, routed)           0.873     9.776    mmio_unit/ddfs_slot12/ddfs_unit/A[4]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.952ns (21.047%)  route 3.571ns (78.953%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.653     8.805    mmio_unit/ddfs_slot12/modu
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.124     8.929 r  mmio_unit/ddfs_slot12/modu_i_7/O
                         net (fo=1, routed)           0.838     9.767    mmio_unit/ddfs_slot12/ddfs_unit/A[9]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.952ns (21.127%)  route 3.554ns (78.873%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.642     8.794    mmio_unit/ddfs_slot12/modu
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.124     8.918 r  mmio_unit/ddfs_slot12/modu_i_15/O
                         net (fo=1, routed)           0.832     9.750    mmio_unit/ddfs_slot12/ddfs_unit/A[1]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/ddfs_unit/modu/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.952ns (21.180%)  route 3.543ns (78.820%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.641     5.244    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mmio_unit/adsr_slot13/atk_step_reg_reg[1]/Q
                         net (fo=11, routed)          1.030     6.730    mmio_unit/adsr_slot13/atk_step_reg[1]
    SLICE_X30Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.854 r  mmio_unit/adsr_slot13/modu_i_38/O
                         net (fo=1, routed)           0.282     7.136    mmio_unit/adsr_slot13/modu_i_38_n_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.260 r  mmio_unit/adsr_slot13/modu_i_34/O
                         net (fo=1, routed)           0.768     8.028    mmio_unit/adsr_slot13/modu_i_34_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.152 r  mmio_unit/adsr_slot13/modu_i_21/O
                         net (fo=14, routed)          0.632     8.784    mmio_unit/ddfs_slot12/modu
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.124     8.908 r  mmio_unit/ddfs_slot12/modu_i_13/O
                         net (fo=1, routed)           0.831     9.738    mmio_unit/ddfs_slot12/ddfs_unit/A[3]
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        1.601    15.023    mmio_unit/ddfs_slot12/ddfs_unit/clk_IBUF_BUFG
    DSP48_X0Y40          DSP48E1                                      r  mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.446    mmio_unit/ddfs_slot12/ddfs_unit/modu
  -------------------------------------------------------------------
                         required time                         11.446    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mmio_unit/pwm_slot6/duty_2d_reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/pwm_slot6/pwm_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.326ns (80.138%)  route 0.081ns (19.862%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.566     1.485    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  mmio_unit/pwm_slot6/duty_2d_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mmio_unit/pwm_slot6/duty_2d_reg_reg[4][6]/Q
                         net (fo=2, routed)           0.080     1.706    mmio_unit/pwm_slot6/duty_2d_reg_reg[4]_12[6]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.049     1.755 r  mmio_unit/pwm_slot6/pwm_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     1.755    mmio_unit/pwm_slot6/pwm_reg[4]_i_6_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.846 r  mmio_unit/pwm_slot6/pwm_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.847    mmio_unit/pwm_slot6/pwm_reg_reg[4]_i_2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.892 r  mmio_unit/pwm_slot6/pwm_reg_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.892    mmio_unit/pwm_slot6/pwm_reg_reg[4]_i_1_n_2
    SLICE_X50Y100        FDCE                                         r  mmio_unit/pwm_slot6/pwm_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.830     1.995    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  mmio_unit/pwm_slot6/pwm_reg_reg[4]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.129     1.878    mmio_unit/pwm_slot6/pwm_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/pwm_slot6/duty_2d_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.115%)  route 0.208ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.561     1.480    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X49Y101        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[8]/Q
                         net (fo=27, routed)          0.208     1.816    mmio_unit/pwm_slot6/D[8]
    SLICE_X49Y99         FDRE                                         r  mmio_unit/pwm_slot6/duty_2d_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.838     2.003    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mmio_unit/pwm_slot6/duty_2d_reg_reg[3][8]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.013     1.770    mmio_unit/pwm_slot6/duty_2d_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.706%)  route 0.243ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.559     1.478    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X49Y107        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.243     1.863    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Op1_Logic
    SLICE_X53Y107        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.826     1.992    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Clk
    SLICE_X53Y107        FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native/C
                         clock pessimism             -0.250     1.741    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.070     1.811    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/led_slot8/d1_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.082%)  route 0.273ns (65.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.562     1.481    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X41Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[20]/Q
                         net (fo=10, routed)          0.273     1.895    mmio_unit/led_slot8/D[20]
    SLICE_X31Y98         FDCE                                         r  mmio_unit/led_slot8/d1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.843     2.008    mmio_unit/led_slot8/clk_IBUF_BUFG
    SLICE_X31Y98         FDCE                                         r  mmio_unit/led_slot8/d1_reg_reg[20]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y98         FDCE (Hold_fdce_C_D)         0.072     1.834    mmio_unit/led_slot8/d1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.557     1.476    mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/clk_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/b_reg_reg[1]/Q
                         net (fo=4, routed)           0.080     1.698    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X38Y116        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.827     1.992    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X38Y116        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.489    
    SLICE_X38Y116        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.636    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/sus_time_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.924%)  route 0.275ns (66.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.563     1.482    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X41Y102        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[31]/Q
                         net (fo=8, routed)           0.275     1.898    mmio_unit/adsr_slot13/D[31]
    SLICE_X40Y97         FDCE                                         r  mmio_unit/adsr_slot13/sus_time_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.841     2.006    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  mmio_unit/adsr_slot13/sus_time_reg_reg[31]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)         0.076     1.836    mmio_unit/adsr_slot13/sus_time_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ddfs_slot12/fccw_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.561     1.480    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X49Y101        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/Q
                         net (fo=14, routed)          0.274     1.895    mmio_unit/ddfs_slot12/D[12]
    SLICE_X40Y99         FDCE                                         r  mmio_unit/ddfs_slot12/fccw_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.841     2.006    mmio_unit/ddfs_slot12/clk_IBUF_BUFG
    SLICE_X40Y99         FDCE                                         r  mmio_unit/ddfs_slot12/fccw_reg_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.070     1.830    mmio_unit/ddfs_slot12/fccw_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/adsr_slot13/sus_time_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.990%)  route 0.209ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.563     1.482    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X44Y100        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[26]/Q
                         net (fo=10, routed)          0.209     1.819    mmio_unit/adsr_slot13/D[26]
    SLICE_X40Y97         FDCE                                         r  mmio_unit/adsr_slot13/sus_time_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.841     2.006    mmio_unit/adsr_slot13/clk_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  mmio_unit/adsr_slot13/sus_time_reg_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)        -0.007     1.753    mmio_unit/adsr_slot13/sus_time_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/pwm_slot6/dvsr_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.627%)  route 0.266ns (65.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.560     1.479    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X49Y103        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[18]/Q
                         net (fo=10, routed)          0.266     1.887    mmio_unit/pwm_slot6/D[18]
    SLICE_X46Y97         FDCE                                         r  mmio_unit/pwm_slot6/dvsr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.838     2.003    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  mmio_unit/pwm_slot6/dvsr_reg_reg[18]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.063     1.820    mmio_unit/pwm_slot6/dvsr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmio_unit/pwm_slot6/duty_2d_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/pwm_slot6/pwm_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.349ns (80.825%)  route 0.083ns (19.175%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.567     1.486    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  mmio_unit/pwm_slot6/duty_2d_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mmio_unit/pwm_slot6/duty_2d_reg_reg[0][7]/Q
                         net (fo=2, routed)           0.082     1.732    mmio_unit/pwm_slot6/duty_2d_reg_reg[0]_8[7]
    SLICE_X47Y99         LUT4 (Prop_lut4_I2_O)        0.049     1.781 r  mmio_unit/pwm_slot6/pwm_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.781    mmio_unit/pwm_slot6/pwm_reg[0]_i_6_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.873 r  mmio_unit/pwm_slot6/pwm_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.874    mmio_unit/pwm_slot6/pwm_reg_reg[0]_i_2_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.918 r  mmio_unit/pwm_slot6/pwm_reg_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.918    mmio_unit/pwm_slot6/pwm_reg_reg[0]_i_1_n_2
    SLICE_X47Y100        FDCE                                         r  mmio_unit/pwm_slot6/pwm_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1852, routed)        0.832     1.997    mmio_unit/pwm_slot6/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  mmio_unit/pwm_slot6/pwm_reg_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.100     1.851    mmio_unit/pwm_slot6/pwm_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17   cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y110  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y110  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y110  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y110  mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/f_unit/array_reg_reg_192_255_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y109  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y109  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y109  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y109  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y107  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y108  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y108  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y108  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y108  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y107  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y107  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



