Source Block: oh/elink/hdl/elink.v@307:317@HdlIdDef
   wire			mi_en;			// From esaxilite of esaxilite.v
   wire			mi_we;			// From esaxilite of esaxilite.v
   wire			reset;			// From ecfg of ecfg.v
   wire			txlclk_out;		// From eclock of eclock.v
   wire			txlclk_p;		// From eclock of eclock.v
   wire			txlclk_s;		// From eclock of eclock.v
   // End of automatics
 
   
   /***********************************************************/
   /*AXI MASTER                                               */

Diff Content:
- 312    wire			txlclk_s;		// From eclock of eclock.v
+ 312    wire			tx_lclk;		// From eclock of eclock.v
+ 312    wire			tx_lclk_out;		// From eclock of eclock.v
+ 312    wire			tx_lclk_par;		// From eclock of eclock.v

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/elink.v@306:316
   wire [31:0]		mi_din;			// From esaxilite of esaxilite.v
   wire			mi_en;			// From esaxilite of esaxilite.v
   wire			mi_we;			// From esaxilite of esaxilite.v
   wire			reset;			// From ecfg of ecfg.v
   wire			txlclk_out;		// From eclock of eclock.v
   wire			txlclk_p;		// From eclock of eclock.v
   wire			txlclk_s;		// From eclock of eclock.v
   // End of automatics
 
   
   /***********************************************************/

