Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start Testbench
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl Testbench 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.1.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.Testbench(fast)
# Loading work.UART(fast)
# Loading work.IORegister(fast)
# Loading work.UATransmit(fast)
# Loading work.UAReceive(fast)
add wave Testbench/*
add wave Testbench/uart1/*
add wave Testbench/uart1/uareceive/*
add wave Testbench/uart1/uatransmit/*
add wave Testbench/uart2/*
add wave Testbench/uart2/uareceive/*
add wave Testbench/uart2/uatransmit/*
run 10ms
# Test Successful, got output  33
