$date
Friday 2019/12/06 19:57:31
$end
$version
CoSA
$end
$timescale
1 ns
$end
$scope module top $end
$var reg 1 v0 N11[0:0] $end
$var reg 1 v1 N15[0:0] $end
$var reg 1 v2 N17[0:0] $end
$var reg 1 v3 N19[0:0] $end
$var reg 1 v4 N6[0:0] $end
$var reg 2 v5 N71[1:0] $end
$var reg 1 v6 N72[0:0] $end
$var reg 1 v7 N73[0:0] $end
$var reg 4 v8 N9[3:0] $end
$var reg 1 v9 __2ndENDED__[0:0] $end
$var reg 4 v10 __CYCLE_CNT__[3:0] $end
$var reg 1 v11 __EDCOND__[0:0] $end
$var reg 1 v12 __ENDED__[0:0] $end
$var reg 1 v13 __IEND__[0:0] $end
$var reg 1 v14 __ILA_I_en[0:0] $end
$var reg 4 v15 __ILA_SO_v[3:0] $end
$var reg 1 v16 __ILA_counter_decode_of_INC__[0:0] $end
$var reg 1 v17 __ILA_counter_valid__[0:0] $end
$var reg 1 v18 __ISSUE__[0:0] $end
$var reg 1 v19 __RESETED__[0:0] $end
$var reg 1 v20 __STARTED__[0:0] $end
$var reg 1 v21 __START__[0:0] $end
$var reg 1 v22 __m1__[0:0] $end
$var reg 1 v23 __m3__[0:0] $end
$var reg 1 v24 clk[0:0] $end
$var reg 1 v25 dummy_reset[0:0] $end
$var reg 1 v26 issue_decode__m5__[0:0] $end
$var reg 1 v27 issue_valid__m6__[0:0] $end
$var reg 4 v28 m1__DOT__out[3:0] $end
$var reg 1 v29 noreset__m0__[0:0] $end
$var reg 4 v30 out[3:0] $end
$var reg 1 v31 reset_done[0:0] $end
$var reg 1 v32 rst[0:0] $end
$var reg 1 v33 variable_map_assert__p4__[0:0] $end
$var reg 1 v34 variable_map_assume___m2__[0:0] $end
$scope module m0 $end
$var reg 1 v35 __ILA_counter_decode_of_INC__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v36 __ILA_counter_valid__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v37 __START__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v38 bv_1_1_n0[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 4 v39 bv_4_1_n3[3:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v40 clk[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v41 en[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v42 n1[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 4 v43 n4[3:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v44 rst[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 4 v45 v[3:0] $end
$upscope $end
$scope module m0 $end
$var reg 4 v46 v_randinit[3:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v47 clk[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v48 en[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 4 v49 imp[3:0] $end
$upscope $end
$scope module m1 $end
$var reg 4 v50 m1__DOT__out[3:0] $end
$upscope $end
$scope module m1 $end
$var reg 4 v51 out[3:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v52 rst[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 4 v53 v[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0 v0
b1 v1
b1 v2
b0 v3
b0 v4
b00 v5
b0 v6
b0 v7
b1001 v8
b0 v9
b1001 v10
b0 v11
b0 v12
b0 v13
b0 v14
b0100 v15
b0 v16
b1 v17
b1 v18
b1 v19
b1 v20
b0 v21
b0 v22
b0 v23
b0 v24
b0 v25
b1 v26
b1 v27
b0000 v28
b1 v29
b0000 v30
b0 v31
b1 v32
b1 v33
b1 v34
b0 v35
b1 v36
b0 v37
b1 v38
b0001 v39
b0 v40
b0 v41
b0 v42
b0101 v43
b1 v44
b0100 v45
b0000 v46
b0 v47
b0 v48
b0010 v49
b0000 v50
b0000 v51
b0 v52
b0010 v53
#1
b0 v0
b1 v1
b0 v2
b1 v3
b0 v4
b00 v5
b0 v6
b0 v7
b0000 v8
b0 v9
b0000 v10
b0 v11
b0 v12
b0 v13
b1 v14
b0000 v15
b1 v16
b1 v17
b1 v18
b1 v19
b0 v20
b1 v21
b1 v22
b1 v23
b0 v24
b0 v25
b1 v26
b1 v27
b0000 v28
b1 v29
b0000 v30
b1 v31
b0 v32
b1 v33
b1 v34
b1 v35
b1 v36
b1 v37
b1 v38
b0001 v39
b0 v40
b1 v41
b1 v42
b0001 v43
b0 v44
b0000 v45
b0000 v46
b0 v47
b1 v48
b0010 v49
b0000 v50
b0000 v51
b0 v52
b0010 v53
#2
b0 v0
b1 v1
b1 v2
b0 v3
b0 v4
b00 v5
b0 v6
b0 v7
b0001 v8
b0 v9
b0001 v10
b1 v11
b0 v12
b1 v13
b0 v14
b0001 v15
b0 v16
b1 v17
b1 v18
b1 v19
b1 v20
b0 v21
b0 v22
b0 v23
b0 v24
b0 v25
b1 v26
b1 v27
b0010 v28
b1 v29
b0010 v30
b1 v31
b0 v32
b0 v33
b1 v34
b0 v35
b1 v36
b0 v37
b1 v38
b0001 v39
b0 v40
b0 v41
b0 v42
b0010 v43
b0 v44
b0001 v45
b0000 v46
b0 v47
b0 v48
b0001 v49
b0010 v50
b0010 v51
b0 v52
b0011 v53
#3