{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716454854606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716454854606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 16:00:54 2024 " "Processing started: Thu May 23 16:00:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716454854606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716454854606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task8 -c task8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task8 -c task8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716454854606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716454854831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716454854831 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) task8.v(5) " "Verilog HDL syntax error at task8.v(5) near text: \"output\";  expecting an identifier (\"output\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "task8 task8.v(1) " "Ignored design unit \"task8\" at task8.v(1) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Control task8.v(18) " "Ignored design unit \"Control\" at task8.v(18) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Program_Counter task8.v(39) " "Ignored design unit \"Program_Counter\" at task8.v(39) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 39 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Adder32Bit task8.v(52) " "Ignored design unit \"Adder32Bit\" at task8.v(52) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 52 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu task8.v(62) " "Ignored design unit \"alu\" at task8.v(62) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 62 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Register_File task8.v(94) " "Ignored design unit \"Register_File\" at task8.v(94) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 94 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "task8.v(154) " "Verilog HDL warning at task8.v(154): extended using \"x\" or \"z\"" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716454860878 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Data_Memory task8.v(147) " "Ignored design unit \"Data_Memory\" at task8.v(147) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 147 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Sign_Extension task8.v(168) " "Ignored design unit \"Sign_Extension\" at task8.v(168) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 168 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_32_bit task8.v(174) " "Ignored design unit \"Mux_32_bit\" at task8.v(174) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 174 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_8_bit task8.v(182) " "Ignored design unit \"Mux_8_bit\" at task8.v(182) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 182 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_5_bit task8.v(190) " "Ignored design unit \"Mux_5_bit\" at task8.v(190) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 190 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Instruction_Memory task8.v(198) " "Ignored design unit \"Instruction_Memory\" at task8.v(198) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 198 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Sign_Extension_8_to_32 task8.v(239) " "Ignored design unit \"Sign_Extension_8_to_32\" at task8.v(239) due to previous errors" {  } { { "task8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week6/task8/task8.v" 239 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task8.v 0 0 " "Found 0 design units, including 0 entities, in source file task8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716454860879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Year 3/Semester 2/DSD/lab/week6/task8/output_files/task8.map.smsg " "Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week6/task8/output_files/task8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716454860898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716454860955 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 16:01:00 2024 " "Processing ended: Thu May 23 16:01:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716454860955 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716454860955 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716454860955 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716454860955 ""}
