Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 23:17:28 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.179       -1.130                     11                  571        0.176        0.000                      0                  571        4.500        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.179       -1.130                     11                  571        0.176        0.000                      0                  571        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.179ns,  Total Violation       -1.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 4.979ns (50.209%)  route 4.937ns (49.791%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.566    15.056    alu_auto/alu_n_16
    SLICE_X55Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.275    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.877    alu_auto/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 4.979ns (50.209%)  route 4.937ns (49.791%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.566    15.056    alu_auto/alu_n_16
    SLICE_X55Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]_rep/C
                         clock pessimism              0.275    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.877    alu_auto/FSM_sequential_M_testCase_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 4.979ns (50.372%)  route 4.905ns (49.628%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.534    15.023    alu_auto/alu_n_16
    SLICE_X53Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep__0/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X53Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.860    alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 4.979ns (50.372%)  route 4.905ns (49.628%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.534    15.023    alu_auto/alu_n_16
    SLICE_X53Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X53Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.860    alu_auto/FSM_sequential_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 4.979ns (50.338%)  route 4.912ns (49.662%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.540    15.030    alu_auto/alu_n_16
    SLICE_X54Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.439    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.911    alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 4.979ns (50.373%)  route 4.905ns (49.627%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.556     5.140    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/Q
                         net (fo=109, routed)         1.001     6.659    alu_auto/alu/multiplier/p0_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.783 r  alu_auto/alu/multiplier/p0_i_18/O
                         net (fo=2, routed)           0.538     7.321    alu_auto/alu/multiplier/M_alu_x[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      3.841    11.162 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.338    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.462 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.899    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.554    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.678 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.345    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.469 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.555    15.024    alu_auto/alu_n_16
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y62         FDRE (Setup_fdre_C_CE)      -0.169    14.910    alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 4.979ns (50.373%)  route 4.905ns (49.627%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.556     5.140    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  alu_auto/FSM_sequential_M_testCase_q_reg[3]_rep/Q
                         net (fo=109, routed)         1.001     6.659    alu_auto/alu/multiplier/p0_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.783 r  alu_auto/alu/multiplier/p0_i_18/O
                         net (fo=2, routed)           0.538     7.321    alu_auto/alu/multiplier/M_alu_x[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      3.841    11.162 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.338    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.462 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.899    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.023 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.554    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.678 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.345    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.469 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.555    15.024    alu_auto/alu_n_16
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.438    14.842    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[4]_rep/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y62         FDRE (Setup_fdre_C_CE)      -0.169    14.910    alu_auto/FSM_sequential_M_testCase_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 4.979ns (50.933%)  route 4.797ns (49.067%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.425    14.915    alu_auto/alu_n_16
    SLICE_X55Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.439    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X55Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.875    alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 4.979ns (51.112%)  route 4.762ns (48.888%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.391    14.880    alu_auto/alu_n_16
    SLICE_X53Y60         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.440    14.844    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep__0/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X53Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_sequential_M_testCase_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 4.979ns (51.112%)  route 4.762ns (48.888%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555     5.139    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/Q
                         net (fo=96, routed)          1.182     6.839    alu_auto/alu/multiplier/p0_3
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.963 r  alu_auto/alu/multiplier/p0_i_25/O
                         net (fo=1, routed)           0.378     7.341    alu_auto/alu/multiplier/M_alu_x[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_P[13])
                                                      3.841    11.182 r  alu_auto/alu/multiplier/p0/P[13]
                         net (fo=4, routed)           1.176    12.359    alu_auto/alu/multiplier/p0_n_92
    SLICE_X52Y61         LUT4 (Prop_lut4_I0_O)        0.124    12.483 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69/O
                         net (fo=2, routed)           0.437    12.920    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_69_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.044 f  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33/O
                         net (fo=5, routed)           0.531    13.575    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_33_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.699 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7/O
                         net (fo=1, routed)           0.667    14.366    alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_7_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.490 r  alu_auto/alu/multiplier/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=17, routed)          0.391    14.880    alu_auto/alu_n_16
    SLICE_X53Y60         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.440    14.844    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X53Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_s_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.506    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  alu_auto/M_s_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  alu_auto/M_s_reg_q_reg[6]/Q
                         net (fo=1, routed)           0.083     1.753    alu_auto/M_alu_auto_s[6]
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.049     1.802 r  alu_auto/M_store_s_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    M_store_s_d[6]
    SLICE_X57Y64         FDRE                                         r  M_store_s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.829     2.019    clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  M_store_s_q_reg[6]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.107     1.626    M_store_s_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 alu_manual/M_store_zvn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_zvn_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.215ns (60.220%)  route 0.142ns (39.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.531    alu_manual/CLK
    SLICE_X60Y66         FDRE                                         r  alu_manual/M_store_zvn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  alu_manual/M_store_zvn_q_reg[1]/Q
                         net (fo=1, routed)           0.142     1.837    alu_auto/M_store_zvn_q_reg[2][1]
    SLICE_X58Y66         LUT3 (Prop_lut3_I1_O)        0.051     1.888 r  alu_auto/M_store_zvn_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    M_store_zvn_d[1]
    SLICE_X58Y66         FDRE                                         r  M_store_zvn_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.044    clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  M_store_zvn_q_reg[1]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.107     1.652    M_store_zvn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 alu_manual/M_store_s_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_s_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.205%)  route 0.157ns (45.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.532    alu_manual/CLK
    SLICE_X59Y63         FDRE                                         r  alu_manual/M_store_s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  alu_manual/M_store_s_q_reg[3]/Q
                         net (fo=1, routed)           0.157     1.830    alu_auto/M_store_s_q_reg[15][3]
    SLICE_X58Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.875 r  alu_auto/M_store_s_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    M_store_s_d[3]
    SLICE_X58Y63         FDRE                                         r  M_store_s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.856     2.046    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  M_store_s_q_reg[3]/C
                         clock pessimism             -0.502     1.545    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.091     1.636    M_store_s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.534    reset_cond/CLK
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.847    reset_cond/M_stage_d[2]
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.049    reset_cond/CLK
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y60         FDSE (Hold_fdse_C_D)         0.070     1.604    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.583     1.527    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.842    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X62Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.041    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X62Y78         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.066     1.593    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.551     1.495    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X48Y74         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.810    buttoncond_gen_0[4].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X48Y74         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     2.007    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X48Y74         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.066     1.561    buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.534    reset_cond/CLK
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.849    reset_cond/M_stage_d[1]
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     2.049    reset_cond/CLK
    SLICE_X58Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y60         FDSE (Hold_fdse_C_D)         0.066     1.600    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alu_auto/M_flag_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_s_wrong_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.632%)  route 0.215ns (60.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.564     1.508    alu_auto/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  alu_auto/M_flag_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  alu_auto/M_flag_reg_q_reg[0]/Q
                         net (fo=1, routed)           0.215     1.864    M_alu_auto_flag[0]
    SLICE_X51Y61         FDRE                                         r  M_store_s_wrong_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  M_store_s_wrong_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.070     1.613    M_store_s_wrong_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/M_checkoff_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/M_checkoff_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.556     1.500    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  alu_auto/M_checkoff_reg_q_reg[0]/Q
                         net (fo=2, routed)           0.163     1.827    alu_auto/M_alu_auto_checkoff[0]
    SLICE_X54Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.872 r  alu_auto/M_checkoff_reg_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    alu_auto/M_checkoff_reg_q[0]_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.824     2.014    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[0]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.120     1.620    alu_auto/M_checkoff_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/M_checkoff_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/M_checkoff_reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.554     1.498    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  alu_auto/M_checkoff_reg_q_reg[1]/Q
                         net (fo=2, routed)           0.163     1.825    alu_auto/M_alu_auto_checkoff[1]
    SLICE_X54Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  alu_auto/M_checkoff_reg_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    alu_auto/M_checkoff_reg_q[1]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.821     2.011    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  alu_auto/M_checkoff_reg_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.120     1.618    alu_auto/M_checkoff_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   M_store_s_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64   M_store_s_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   M_store_s_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   M_store_s_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   M_store_s_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   M_store_s_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y66   M_store_s_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y62   M_store_s_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y62   M_store_s_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   alu_auto/FSM_sequential_M_testCase_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   alu_auto/FSM_sequential_M_testCase_q_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   M_store_s_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y62   M_store_s_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   M_store_s_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y61   M_store_s_wrong_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C



