// Seed: 1432083251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_5;
  wire id_6 = id_3;
  wire id_7;
endmodule
module module_0 (
    access,
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg   id_8;
  uwire id_9;
  module_0(
      id_4, id_2, id_9, id_3, id_4
  );
  genvar id_10;
  always @(negedge 1)
    if (id_9 == 1) id_8 <= id_6;
    else if (id_10 && 1) id_7 <= 1 == 1;
    else begin
      deassign id_5;
    end
endmodule
