# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:10+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:11
msgid "soffset"
msgstr ""

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:13
msgid "An offset added to the base address to get memory address."
msgstr ""

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:15
msgid ""
"If offset is specified as a register, it supplies an unsigned byte offset."
msgstr ""

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:16
msgid ""
"If offset is specified as a 21-bit immediate, it supplies a signed byte "
"offset."
msgstr ""

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:18
msgid "*Size:* 1 dword."
msgstr ""

#: ../../../AMDGPU/gfx12_soffset_ec005a.rst:20
msgid ""
"*Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`ttmp<amdgpu_synid_ttmp>`, :ref:"
"`null<amdgpu_synid_null>`, :ref:`m0<amdgpu_synid_m0>`, :ref:"
"`vcc_hi<amdgpu_synid_vcc_hi>`, :ref:`vcc_lo<amdgpu_synid_vcc_lo>`"
msgstr ""
