
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.388807                       # Number of seconds simulated
sim_ticks                                388807325500                       # Number of ticks simulated
final_tick                               3624379567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208342                       # Simulator instruction rate (inst/s)
host_op_rate                                   214697                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11953554                       # Simulator tick rate (ticks/s)
host_mem_usage                                1142888                       # Number of bytes of host memory used
host_seconds                                 32526.51                       # Real time elapsed on the host
sim_insts                                  6776627239                       # Number of instructions simulated
sim_ops                                    6983329228                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        51904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       856448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      6652160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       309056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       766144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        49472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        28096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       599232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      2086528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      1899200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker        13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst      1369408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      4377856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       315072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      1230720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        20416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker        10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst      1149440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data      3627584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker        12928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       401600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      1297856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     67254208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95138752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       856448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       309056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       599232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       602176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst      1369408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       315072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst      1149440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       401600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5603136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     37468160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      5204992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42673152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        13382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       103940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker          105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         4829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        11971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         9363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        32602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         9409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        29675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker          212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        21397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        68404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         4923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        19230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        17960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        56681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         6275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        20279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher      1050847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1486543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        585440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        81328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             666768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       133495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        67324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      2202757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     17109143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        33580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        17284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       794882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1970498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       127240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        72262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1541206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      5366483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        45760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        37366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1548777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      4884682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker        84114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        34896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      3522074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     11259706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker        37366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        18600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       810355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      3165372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker        52509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        27325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2956323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      9330030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker        59094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        33250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1032902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      3338044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     172975671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst               823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst               329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data               658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst               658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data               494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244693826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2202757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       794882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1541206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1548777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      3522074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       810355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2956323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1032902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst          823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst          329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst          658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14411087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        96366909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide      13387073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109753981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        96366909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       133495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        67324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2202757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     17109143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        33580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        17284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       794882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1970498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       127240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        72262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1541206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      5366483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        45760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        37366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1548777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      4884682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker        84114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        34896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      3522074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     11259706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker        37366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        18600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       810355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      3165372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker        52509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        27325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2956323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      9330030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker        59094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        33250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1032902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      3338044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide      13387073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    172975671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst              823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst              329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data              658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst              658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data              494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            354447807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1486522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     666768                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1486522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   666768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               94972736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  164672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42671936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95137408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42673152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        73224                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            102152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            134421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            70238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            45289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41832                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  388801311000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1486522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               666768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  562808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  356729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  176076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  107386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   74996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   44284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   35145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   14439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  43568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       857994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.426148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.552815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.332953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       534353     62.28%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       186646     21.75%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49323      5.75%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24122      2.81%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15887      1.85%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9312      1.09%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6228      0.73%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4896      0.57%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27227      3.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       857994                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.474177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.707897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        38566     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38570                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.286725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.040407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.026810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36135     93.69%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1381      3.58%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           221      0.57%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           250      0.65%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           169      0.44%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           105      0.27%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            81      0.21%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            52      0.13%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            64      0.17%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            28      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            24      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            31      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38570                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  50556882070                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             78380925820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7419745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34069.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52819.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       244.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    244.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1036786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     180561.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   160036605116                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     12983100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    215786948634                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3368713320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              3117721320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1838087625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              1701137625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             6008886000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             5565916200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2155448880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2165084640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         25394943600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         25394943600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        129857923260                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        125715762900                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        119373525000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        123006999000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          287997527685                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          286667565285                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           740.721732                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           737.301105                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           10102650                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10102597                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5959                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5959                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1784535                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2586842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        81377                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          118479                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         52662                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         171141                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1169851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1169851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1403267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2132139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        58816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       250637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       629532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       895898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        30113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       175612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       995008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1116569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        53799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       219694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1099910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1344558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        49328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       231355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      2712538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      2338368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        75303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       408378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       641770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       814877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        24811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       173458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      1954922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1744606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        50536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       320047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       756909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       993847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        27874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       183010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23907489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     44904320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     78092910                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        93020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       441404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     20144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30818005                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        38988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       315192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     31839616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     39847123                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       104920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       429636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     35197120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     46251420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        56284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       377868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     86800896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     83654218                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        94008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       632384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     20536512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     27499886                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        31976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       312384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     62556672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     62254956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        73284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       535372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     24220480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     34914148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        48304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       348400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              733466538                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3445028                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15902075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.167829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              13233249     83.22%     83.22% # Request fanout histogram
system.tol2bus.snoop_fanout::48               2668826     16.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15902075                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8419668236                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           835500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1055381016                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1325013361                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35657653                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         140509446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         473567755                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         595446655                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          20412418                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          96909337                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        748491149                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        724449257                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         27682384                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        112499731                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        827370248                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        888277521                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         35312941                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        137042232                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy       2038998166                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1494559011                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         51861417                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        250483948                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        482616296                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        560189280                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy         16852442                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         95460332                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy       1469977633                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       1127591203                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         32262685                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        186382941                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        569313037                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy        653594873                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy         15847935                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy         96057261                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq             1452030                       # Transaction distribution
system.membus.trans_dist::ReadResp            1452030                       # Transaction distribution
system.membus.trans_dist::WriteReq               5959                       # Transaction distribution
system.membus.trans_dist::WriteResp              5959                       # Transaction distribution
system.membus.trans_dist::Writeback            585440                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        81328                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        81328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           128750                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          51003                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           73224                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41263                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       163263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       163263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        14842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3826235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3850439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4013702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5204992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5204992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        29684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    132606912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    132642554                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137847546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           121868                       # Total snoops (count)
system.membus.snoop_fanout::samples           2348453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2348453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2348453                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8696434                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12408851                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          7930075886                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           91463842                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13832408168                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      189272374                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    112676368                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5799127                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     99638707                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       81235796                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    81.530359                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       37539736                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       203404                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           162033454                       # DTB read hits
system.switch_cpus0.dtb.read_misses             91456                       # DTB read misses
system.switch_cpus0.dtb.write_hits           82475253                       # DTB write hits
system.switch_cpus0.dtb.write_misses            35768                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           23977                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               99                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          4639                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             1989                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       162124910                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       82511021                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                244508707                       # DTB hits
system.switch_cpus0.dtb.misses                 127224                       # DTB misses
system.switch_cpus0.dtb.accesses            244635931                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           401878274                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             19481                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           11456                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             9959                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       401897755                       # ITB inst accesses
system.switch_cpus0.itb.hits                401878274                       # DTB hits
system.switch_cpus0.itb.misses                  19481                       # DTB misses
system.switch_cpus0.itb.accesses            401897755                       # DTB accesses
system.switch_cpus0.numCycles               700355766                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     15526935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1245757624                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          189272374                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    118775532                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            675140400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       12304568                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            300854                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        32119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       556430                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       344556                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        32414                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        401866385                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       156279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           4139                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    698085992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.844976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.069528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        57770098      8.28%      8.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       288455094     41.32%     49.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        56085575      8.03%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       295775225     42.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    698085992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.270252                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.778750                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        56141938                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    106056499                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        482795995                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     47300904                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5790649                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     38870100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       371268                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1200568866                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     25165637                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5790649                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        96806022                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       29613788                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     19121088                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        488375824                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     58378616                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1173579382                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11615499                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     22678806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12708191                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        844310                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4932290                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.FullRegisterEvents       985772                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands   1405194538                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   5418937612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1472008094                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups      5600485                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1236881337                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       168313159                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       808299                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       723309                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         89955090                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    167710497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     87238886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     35636473                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4421376                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1161120534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       942978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1078201839                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      9136759                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    127558441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    392743149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        76299                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    698085992                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.544511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.951237                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    120335060     17.24%     17.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    179972339     25.78%     43.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    301342271     43.17%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     90219901     12.92%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6196850      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        19571      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    698085992                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      198409623     72.09%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           980      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        48735      0.02%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp          263      0.00%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc        14537      0.01%     72.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        47304      0.02%     72.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc          832      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      58488132     21.25%     93.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     18217851      6.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          400      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    824778217     76.50%     76.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      4927410      0.46%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       328614      0.03%     76.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        88746      0.01%     76.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc       578436      0.05%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult       262754      0.02%     77.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc       319379      0.03%     77.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    163644421     15.18%     92.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     83273462      7.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1078201839                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.539506                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          275228257                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.255266                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   3132861876                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1286870808                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1069865098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5992809                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes      2821322                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2529720                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1350008423                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses        3421273                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     52094105                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15172260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        35650                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        70241                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6871401                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        97524                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       354957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5790649                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12481523                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       222761                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1162116850                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    167710497                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     87238886                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       519340                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         16563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       186178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        70241                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3211900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2687380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      5899280                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1074047221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    161959981                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4027477                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                53338                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           244779021                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       154437957                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          82819040                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.533574                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1072872468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1072394818                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        786319717                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1772403749                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.531214                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.443646                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    117742641                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       866679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5437498                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    680529187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.519023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    180604747     26.54%     26.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    249858242     36.72%     63.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    147839766     21.72%     84.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     40867838      6.01%     90.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     18666068      2.74%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     11409350      1.68%     95.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5606949      0.82%     96.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      5164113      0.76%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     20512114      3.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    680529187                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1000036622                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1033739707                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             232905722                       # Number of memory references committed
system.switch_cpus0.commit.loads            152538237                       # Number of loads committed
system.switch_cpus0.commit.membars             345696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         148669349                       # Number of branches committed
system.switch_cpus0.commit.fp_insts           2430029                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        948961259                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     28289956                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    794697482     76.88%     76.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      4653337      0.45%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     77.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd       305353      0.03%     77.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp        87340      0.01%     77.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc       540672      0.05%     77.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult       239787      0.02%     77.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc       310014      0.03%     77.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    152538237     14.76%     92.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     80367485      7.77%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1033739707                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     20512114                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1808183692                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2320522327                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2269774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            77258861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1000000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1033703085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.700356                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.700356                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.427846                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.427846                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1282436193                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      757787029                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads          5345790                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         3575051                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       3735447043                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       520681202                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1625022719                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       1674461                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      167609503                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     98669406                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5387660                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     73857697                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       64988755                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    87.991851                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       33706630                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       169263                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            87021695                       # DTB read hits
system.switch_cpus1.dtb.read_misses             62030                       # DTB read misses
system.switch_cpus1.dtb.write_hits           40983485                       # DTB write hits
system.switch_cpus1.dtb.write_misses            15163                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries           11635                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               70                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          2437                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              986                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        87083725                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       40998648                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                128005180                       # DTB hits
system.switch_cpus1.dtb.misses                  77193                       # DTB misses
system.switch_cpus1.dtb.accesses            128082373                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           329752332                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             10995                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            6099                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             1819                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       329763327                       # ITB inst accesses
system.switch_cpus1.itb.hits                329752332                       # DTB hits
system.switch_cpus1.itb.misses                  10995                       # DTB misses
system.switch_cpus1.itb.accesses            329763327                       # DTB accesses
system.switch_cpus1.numCycles               558801063                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      9564537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1020349229                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          167609503                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     98695385                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            542271145                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10965820                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            137721                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        18644                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       129859                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       303919                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        14848                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        329749730                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1680                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    557923583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.873222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.038286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        33900552      6.08%      6.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       238879514     42.82%     48.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        49195299      8.82%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       235948218     42.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    557923583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.299945                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.825962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        48493063                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     79863720                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        379922352                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     44440850                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5203597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36373764                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       287728                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     972030112                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     23639498                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5203597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        85991311                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       23634659                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5264618                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        385840455                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     51988942                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     948589016                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     10836535                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     20609070                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12838377                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        225779                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1719174                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.FullRegisterEvents       984342                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands   1204983782                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   4364005048                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1211742262                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups      5583594                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1042491027                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       162492719                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       247553                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       200020                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         81975834                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     92057251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45398913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     21730555                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2904565                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         937581361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       357477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        854533334                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      9374481                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    121397203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    386290049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        28572                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    557923583                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.531631                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.896674                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88811539     15.92%     15.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    144890296     25.97%     41.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    267822395     48.00%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     51618568      9.25%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4761381      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        19404      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    557923583                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      189843571     85.24%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            23      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     85.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        48618      0.02%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp          264      0.00%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc        14477      0.01%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        47233      0.02%     85.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc          824      0.00%     85.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     85.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      22218201      9.98%     95.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     10554944      4.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          172      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    718553822     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      4865303      0.57%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            6      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            2      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       327165      0.04%     84.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        88500      0.01%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc       576309      0.07%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult       262011      0.03%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc       318683      0.04%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     87988562     10.30%     95.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     41552799      4.86%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     854533334                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.529226                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          222728155                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.260643                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2493118219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1056570764                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    847622186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5974665                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      2813297                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2522718                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1073850843                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses        3410474                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     23848164                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     12897534                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        25656                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        48073                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      5615960                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        32440                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       124511                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5203597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       11718431                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       140657                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    937965258                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     92057251                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     45398913                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       196243                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       123354                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        48073                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2879062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2648789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      5527851                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    851167404                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     86873461                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3288768                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                26420                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           128070539                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       136445675                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          41197078                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523203                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             850336428                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            850144904                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        634930514                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1583264077                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.521373                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.401026                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    111575092                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       328905                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5108347                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    541402068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.507289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.500532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    120094978     22.18%     22.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    206491967     38.14%     60.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    138521518     25.59%     85.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     37064604      6.85%     92.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     15490433      2.86%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      6298413      1.16%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4111830      0.76%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3431031      0.63%     98.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      9897294      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    541402068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    795572792                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     816049161                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             118942651                       # Number of memory references committed
system.switch_cpus1.commit.loads             79159704                       # Number of loads committed
system.switch_cpus1.commit.membars             130241                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         131277946                       # Number of branches committed
system.switch_cpus1.commit.fp_insts           2424034                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        744107965                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     25797738                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    691032195     84.68%     84.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      4595904      0.56%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     85.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd       304043      0.04%     85.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp        87099      0.01%     85.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc       538785      0.07%     85.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult       239154      0.03%     85.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc       309330      0.04%     85.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     79159704      9.70%     95.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     39782947      4.88%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    816049161                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      9897294                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1458696793                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1871770057                       # The number of ROB writes
system.switch_cpus1.timesIdled                  26489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 877480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           218813564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          795555146                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            816031515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.702404                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.702404                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.423682                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.423682                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1027286431                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      605892162                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads          5329564                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         3566028                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       2842191964                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       475692477                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1172797032                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1224366                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      185626369                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    109952273                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      6285290                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     92340228                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       73888910                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    80.018115                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       36450420                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       289333                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits           111541113                       # DTB read hits
system.switch_cpus2.dtb.read_misses             79827                       # DTB read misses
system.switch_cpus2.dtb.write_hits           54105596                       # DTB write hits
system.switch_cpus2.dtb.write_misses            14100                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           19475                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults               79                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2802                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             1568                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses       111620940                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       54119696                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                165646709                       # DTB hits
system.switch_cpus2.dtb.misses                  93927                       # DTB misses
system.switch_cpus2.dtb.accesses            165740636                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           374068155                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             14988                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries           12805                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             1928                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       374083143                       # ITB inst accesses
system.switch_cpus2.itb.hits                374068155                       # DTB hits
system.switch_cpus2.itb.misses                  14988                       # DTB misses
system.switch_cpus2.itb.accesses            374083143                       # DTB accesses
system.switch_cpus2.numCycles               646001807                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     13129041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1164814228                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          185626369                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    110339330                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            624296378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       12764380                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            309017                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        22035                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        53610                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       165528                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        20463                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        374064167                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           2969                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    644378262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.871551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.049646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44617828      6.92%      6.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       267821522     41.56%     48.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        57651531      8.95%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       274287381     42.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    644378262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.287347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.803113                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        57417435                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     94364467                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        435690697                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     51018980                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5886673                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     39928302                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       510805                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1120131135                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     27526093                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5886673                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       100651099                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       27389470                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5252270                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        442292998                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     62905742                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1093922339                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     12092932                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     22659023                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14822771                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3036832                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       2596119                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.FullRegisterEvents      2108087                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands   1390880923                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   5082559098                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1394045325                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     17701593                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1207708188                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       183172713                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       206361                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       174161                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95848145                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    117841436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     59184265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     26002420                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3563650                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1081641419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       285705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        990616318                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued     10234589                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    135767380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    428538837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        26880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    644378262                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.537321                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.910416                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    103017803     15.99%     15.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    169961412     26.38%     42.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    299597134     46.49%     88.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     65767550     10.21%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6013827      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        20536      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    644378262                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      208305662     81.17%     81.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult        144136      0.06%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       139519      0.05%     81.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     81.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        54475      0.02%     81.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     81.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     81.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc        81765      0.03%     81.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        79292      0.03%     81.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc        17276      0.01%     81.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     81.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      32551976     12.68%     94.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     15259845      5.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          223      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    810311775     81.80%     81.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      6967053      0.70%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift           46      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      1210321      0.12%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       527018      0.05%     82.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        93127      0.01%     82.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc      2015432      0.20%     82.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       647181      0.07%     82.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc       742820      0.07%     83.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    113230803     11.43%     94.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     54870519      5.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     990616318                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.533458                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          256633946                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.259065                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2873762903                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1208980241                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    976912901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads     18716526                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      8768160                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      7995500                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1236639122                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       10610919                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     29690230                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     15397377                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        27008                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        53960                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      6899793                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       131758                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       191639                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5886673                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       13082630                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81012                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1081950868                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    117841436                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     59184265                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       157865                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        67251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        53960                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3391157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2874384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      6265541                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    986415253                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    111776541                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4107172                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                23744                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           166095910                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       151266480                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          54319369                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.526954                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             985167131                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            984908401                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        730623328                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1778557794                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.524622                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.410795                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    124918640                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       258825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5789773                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    625877506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.510836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.559087                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    146693734     23.44%     23.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    235558342     37.64%     61.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    153507865     24.53%     85.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     41333822      6.60%     92.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     17989711      2.87%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8024554      1.28%     96.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      5462974      0.87%     97.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      4288669      0.69%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     13017835      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    625877506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    912612391                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     945598359                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             154728520                       # Number of memory references committed
system.switch_cpus2.commit.loads            102444052                       # Number of loads committed
system.switch_cpus2.commit.membars              98675                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         145485516                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           7820427                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        862064014                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     28482763                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    779141631     82.40%     82.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      6670310      0.71%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     83.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd      1168431      0.12%     83.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp       498895      0.05%     83.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt        93117      0.01%     83.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc      1952106      0.21%     83.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult       611955      0.06%     83.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc       733394      0.08%     83.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    102444052     10.83%     94.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     52284468      5.53%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    945598359                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     13017835                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1682937218                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2159536697                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1623545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           131612820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          912595053                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            945581021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.707873                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.707873                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.412682                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.412682                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1185995192                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      705676247                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         16482023                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        10995339                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       3323787293                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       536273017                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1426359749                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       3341927                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      171000187                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    101198344                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5542769                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     77808810                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       66596131                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    85.589448                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       34159577                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       176099                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            90873103                       # DTB read hits
system.switch_cpus3.dtb.read_misses             91915                       # DTB read misses
system.switch_cpus3.dtb.write_hits           43832632                       # DTB write hits
system.switch_cpus3.dtb.write_misses            20256                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           20288                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              110                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          4092                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             2620                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        90965018                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       43852888                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                134705735                       # DTB hits
system.switch_cpus3.dtb.misses                 112171                       # DTB misses
system.switch_cpus3.dtb.accesses            134817906                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           335477325                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             18926                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            9783                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             3313                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       335496251                       # ITB inst accesses
system.switch_cpus3.itb.hits                335477325                       # DTB hits
system.switch_cpus3.itb.misses                  18926                       # DTB misses
system.switch_cpus3.itb.accesses            335496251                       # DTB accesses
system.switch_cpus3.numCycles               578249026                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     12952936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1037435619                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          171000187                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    100755708                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            556916016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11397654                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            216965                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        23155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       264746                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       614045                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        24955                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        335472915                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       131152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           2670                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    576711645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.848170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.055428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43298012      7.51%      7.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       241741562     41.92%     49.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        50896339      8.83%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       240775732     41.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    576711645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.295721                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.794098                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        52209267                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     88829042                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        384537782                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     45774035                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       5361513                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     36817650                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       346652                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     988377280                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     24313552                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       5361513                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        90889366                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       24773292                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     10707566                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        390573621                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     54406283                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     964278675                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     10945094                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     21531823                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12862873                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        238295                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2712834                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.FullRegisterEvents       984237                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands   1219941834                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   4436976955                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1228705797                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups      5611002                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1055848172                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       164093634                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       503997                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       406291                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         85087857                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     96016930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     48389560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     22232671                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3315743                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         952752877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       717572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        869990953                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      9343838                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    122548895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    387915177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        58312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    576711645                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.508537                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.912181                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     99049478     17.17%     17.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    149136929     25.86%     43.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    269714184     46.77%     89.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     53838469      9.34%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4952677      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        19907      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    576711645                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      190214210     84.29%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            33      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     84.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        48718      0.02%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp          267      0.00%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc        14489      0.01%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        47334      0.02%     84.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc          827      0.00%     84.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     84.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      23405025     10.37%     94.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     11945068      5.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          430      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    726997527     83.56%     83.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4971416      0.57%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       328982      0.04%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        88878      0.01%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc       578778      0.07%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       262848      0.03%     84.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc       319584      0.04%     84.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     91932445     10.57%     94.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     44510065      5.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     869990953                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.504526                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          225675971                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.259400                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2545695293                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1073241374                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    862673595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      6018066                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes      2831636                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2537390                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1092228207                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses        3438287                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     24145609                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     13339817                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        26038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        53755                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      5813858                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        49003                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       248189                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       5361513                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       12035173                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89868                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    953536285                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     96016930                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     48389560                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       398296                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        59127                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        53755                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2963604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2710454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      5674058                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    866448049                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     90756682                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3430829                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                65836                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           134871281                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       138855752                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          44114599                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.498399                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             865455563                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            865210985                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        642161887                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1593587433                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.496260                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.402966                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    112795228                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       659260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5205455                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    559944641                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.482943                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.508264                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    132112020     23.59%     23.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    210099380     37.52%     61.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    139972753     25.00%     86.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     37408399      6.68%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     15722581      2.81%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      6619205      1.18%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      4204035      0.75%     97.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3564817      0.64%     98.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     10241451      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    559944641                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    807279096                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     830365969                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             125252814                       # Number of memory references committed
system.switch_cpus3.commit.loads             82677112                       # Number of loads committed
system.switch_cpus3.commit.membars             251992                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         133532985                       # Number of branches committed
system.switch_cpus3.commit.fp_insts           2436880                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        756657694                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     26119482                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    698936175     84.17%     84.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      4692645      0.57%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     84.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd       305750      0.04%     84.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     84.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp        87453      0.01%     84.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     84.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     84.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc       540932      0.07%     84.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult       239972      0.03%     84.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc       310228      0.04%     84.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     82677112      9.96%     94.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     42575702      5.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    830365969                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     10241451                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1491993447                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1903090258                       # The number of ROB writes
system.switch_cpus3.timesIdled                  49146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1537381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           199365601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          807230993                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            830317866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.716337                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.716337                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.395992                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.395992                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1044035002                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      614987709                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads          5354063                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         3580868                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       2900462839                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       480456177                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     1213556477                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1514065                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups      181298764                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted    109319848                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      6387147                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     91407350                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       70882714                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    77.545968                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS       34960139                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect       203292                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits           100170518                       # DTB read hits
system.switch_cpus4.dtb.read_misses            181526                       # DTB read misses
system.switch_cpus4.dtb.write_hits           50195022                       # DTB write hits
system.switch_cpus4.dtb.write_misses            41515                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries           18562                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults              756                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults          5212                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults             3004                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses       100352044                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses       50236537                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                150365540                       # DTB hits
system.switch_cpus4.dtb.misses                 223041                       # DTB misses
system.switch_cpus4.dtb.accesses            150588581                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits           349310157                       # ITB inst hits
system.switch_cpus4.itb.inst_misses             27404                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries           10423                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             8701                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses       349337561                       # ITB inst accesses
system.switch_cpus4.itb.hits                349310157                       # DTB hits
system.switch_cpus4.itb.misses                  27404                       # DTB misses
system.switch_cpus4.itb.accesses            349337561                       # DTB accesses
system.switch_cpus4.numCycles               630618234                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles     24152452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts            1087463858                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches          181298764                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches    105842853                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            594448372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles       13320902                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles            311993                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        38471                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles       379942                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles      1117665                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles        78657                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines        349300103                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       344008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes           5587                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    627188003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.796670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.092401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        67525278     10.77%     10.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1       248376158     39.60%     50.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        55386074      8.83%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3       255900493     40.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    627188003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.287494                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.724441                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        63305207                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles    107151237                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        403226561                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     47437912                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       6067085                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     37724281                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred       609354                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts    1037075562                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts     27650453                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       6067085                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       104975805                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       29951735                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles     21322503                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        407868553                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     57002321                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts    1010146627                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts     11875969                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents     22223823                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents      12859713                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents        290893                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents       3941663                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.FullRegisterEvents       976609                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands   1268573744                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   4640857286                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups   1279192403                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups      5589700                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps   1093007851                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps       175565852                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts      1020208                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts       837758                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         89084851                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads    106418259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     55411270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads     23066324                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      5077998                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         996447777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded      1522865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        911245988                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued      9814470                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined    130687007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    407089422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved       135435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    627188003                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.452907                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.944050                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    126837583     20.22%     20.22% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    158910985     25.34%     45.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    277451061     44.24%     89.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     58540842      9.33%     99.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5427306      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        20225      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    627188003                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu      192947462     82.06%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            41      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     82.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd        48428      0.02%     82.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     82.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp          258      0.00%     82.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     82.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     82.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc        14558      0.01%     82.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult        47081      0.02%     82.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc          820      0.00%     82.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     82.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead      27200784     11.57%     93.68% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite     14861026      6.32%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass          737      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    751619611     82.48%     82.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      4971733      0.55%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd           10      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            1      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     83.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd       326674      0.04%     83.06% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.06% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp        88356      0.01%     83.07% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt           18      0.00%     83.07% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            6      0.00%     83.07% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc       576437      0.06%     83.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult       261421      0.03%     83.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc       318118      0.03%     83.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead    101852582     11.18%     94.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     51230284      5.62%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     911245988                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.445004                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt          235120458                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.258021                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads   2688605476                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes   1125907056                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    902305019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads      6009430                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes      2827188                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses      2535697                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses    1142934470                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses        3431239                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads     24160449                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads     15460518                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses        27978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation        76887                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores      6571324                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        96596                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked       293525                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       6067085                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       13498648                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       148669                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    998398157                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts    106418259                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     55411270                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       819805                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         30632                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        73951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents        76887                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      3244962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      3076806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      6321768                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    906634335                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts    100168000                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      4389086                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop               427515                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs           150843272                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches       145142969                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          50675272                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.437691                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             905230552                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            904840716                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        661054055                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers       1616869999                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.434847                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.408848                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts    120167101                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls      1387430                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      5793781                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    609095628                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.423087                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.525588                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    165461389     27.17%     27.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    218905742     35.94%     63.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2    142187705     23.34%     86.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     38998309      6.40%     92.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     16669862      2.74%     95.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      7273824      1.19%     96.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      4701095      0.77%     97.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      3916603      0.64%     98.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8     10981099      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    609095628                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    836432384                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     866796230                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs             139797684                       # Number of memory references committed
system.switch_cpus4.commit.loads             90957738                       # Number of loads committed
system.switch_cpus4.commit.membars             567351                       # Number of memory barriers committed
system.switch_cpus4.commit.branches         139161045                       # Number of branches committed
system.switch_cpus4.commit.fp_insts           2436716                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        787695579                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls     26463330                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    720827630     83.16%     83.16% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      4693769      0.54%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     83.70% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd       303713      0.04%     83.74% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.74% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp        86956      0.01%     83.75% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt           12      0.00%     83.75% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            6      0.00%     83.75% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc       538938      0.06%     83.81% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult       238709      0.03%     83.84% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc       308813      0.04%     83.87% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.87% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     90957738     10.49%     94.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite     48839946      5.63%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    866796230                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events     10981099                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads          1583442181                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         1992022083                       # The number of ROB writes
system.switch_cpus4.timesIdled                 127804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                3430231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles           146996393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          836079472                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            866443318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.754256                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.754256                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.325809                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.325809                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads      1087412625                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      638186665                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads          5333764                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes         3563535                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads       3045033979                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       498145131                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads     1313834040                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes       2099284                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups      170776892                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted    100948561                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      5455011                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     76295724                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       66653359                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    87.361854                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS       34197027                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect       171980                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            90091927                       # DTB read hits
system.switch_cpus5.dtb.read_misses             60776                       # DTB read misses
system.switch_cpus5.dtb.write_hits           42189307                       # DTB write hits
system.switch_cpus5.dtb.write_misses            10880                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            8140                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               94                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults          2254                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              711                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        90152703                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses       42200187                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                132281234                       # DTB hits
system.switch_cpus5.dtb.misses                  71656                       # DTB misses
system.switch_cpus5.dtb.accesses            132352890                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits           336000923                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              9009                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            4494                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults             1818                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses       336009932                       # ITB inst accesses
system.switch_cpus5.itb.hits                336000923                       # DTB hits
system.switch_cpus5.itb.misses                   9009                       # DTB misses
system.switch_cpus5.itb.accesses            336009932                       # DTB accesses
system.switch_cpus5.numCycles               567143673                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      9703533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts            1038835370                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches          170776892                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches    100850386                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            550467311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles       11097832                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles            111805                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles        13338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles       125401                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       277260                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles        14242                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines        335998542                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        83073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes           1433                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    566261806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.876906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.035369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        33301406      5.88%      5.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1       242750963     42.87%     48.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        50559317      8.93%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3       239650120     42.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    566261806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.301118                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.831697                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        49216463                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     80164467                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        386463178                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     45148786                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       5268911                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     36918646                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred       288618                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     988400773                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts     24011052                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       5268911                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        87290378                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       24091370                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4651871                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        392495867                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     52463408                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     964642414                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts     10976686                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents     21373837                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents      12913386                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents        263867                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents       1178530                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.FullRegisterEvents       973317                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands   1224199916                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   4438324824                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups   1231221842                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups      5543273                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps   1059356154                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps       164843723                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       218600                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts       179289                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts         83465236                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     95182059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     46557582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads     22453908                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      2753318                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         953570860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       296703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        869455472                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued      9434187                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined    122901020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    390481465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        23820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    566261806                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.535430                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.896368                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     89325995     15.77%     15.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1    147338804     26.02%     41.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2    271467694     47.94%     89.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     53355554      9.42%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4754177      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        19582      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    566261806                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu      191738734     84.94%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            22      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     84.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd        48194      0.02%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp          259      0.00%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc        14389      0.01%     84.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult        46812      0.02%     84.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc          838      0.00%     84.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     84.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead      23484843     10.40%     95.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite     10409880      4.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           92      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    729162316     83.86%     83.86% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      4960660      0.57%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd           11      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            2      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            5      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd       325194      0.04%     84.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp        87966      0.01%     84.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc       571547      0.07%     84.55% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult       260071      0.03%     84.58% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc       316322      0.04%     84.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     91021004     10.47%     95.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     42750282      4.92%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     869455472                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.533043                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt          225743971                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.259638                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads   2534429473                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes   1074026912                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    862563290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads      5921433                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes      2789928                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses      2501631                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses    1091819803                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses        3379548                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads     25294357                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads     13129974                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses        25199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation        48334                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores      5599888                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        29631                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        81291                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       5268911                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11935031                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        50205                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    953898034                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     95182059                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     46557582                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts       167608                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          7042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents        30928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents        48334                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      2963400                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      2672041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      5635441                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    866084107                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     89925223                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      3299760                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                30471                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs           132324214                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches       138982452                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          42398991                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.527098                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             865260068                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            865064921                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        646343805                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers       1608098066                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.525301                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.401931                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts    113092457                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       272883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      5175006                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    549531632                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.511186                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.505396                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    121632814     22.13%     22.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1    209216478     38.07%     60.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2    141011996     25.66%     85.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     37673814      6.86%     92.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4     15711192      2.86%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      6354543      1.16%     96.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      4193689      0.76%     97.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      3493667      0.64%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8     10243439      1.86%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    549531632                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    810775559                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     830444710                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs             123009770                       # Number of memory references committed
system.switch_cpus5.commit.loads             82052080                       # Number of loads committed
system.switch_cpus5.commit.membars             103398                       # Number of memory barriers committed
system.switch_cpus5.commit.branches         133726690                       # Number of branches committed
system.switch_cpus5.commit.fp_insts           2402544                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        757093647                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls     26209589                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    701287580     84.45%     84.45% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      4680203      0.56%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd       302234      0.04%     85.05% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     85.05% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp        86525      0.01%     85.06% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     85.06% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     85.06% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc       534093      0.06%     85.12% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult       237320      0.03%     85.15% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc       306985      0.04%     85.19% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.19% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     82052080      9.88%     95.07% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite     40957690      4.93%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    830444710                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events     10243439                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads          1482363948                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes         1903805836                       # The number of ROB writes
system.switch_cpus5.timesIdled                  26201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 881867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles           210470954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          810753858                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            830423009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.699526                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.699526                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.429539                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.429539                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads      1045154667                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      615747773                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads          5290198                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes         3539803                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads       2897863826                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       483507934                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads     1195612016                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes       1177439                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups      175870388                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted    105435920                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      6027205                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     91888870                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       68696170                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    74.760055                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       34302355                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect       195865                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits            95196435                       # DTB read hits
system.switch_cpus6.dtb.read_misses            134284                       # DTB read misses
system.switch_cpus6.dtb.write_hits           46420765                       # DTB write hits
system.switch_cpus6.dtb.write_misses            29311                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries           11039                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              514                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          4371                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             2207                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses        95330719                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses       46450076                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                141617200                       # DTB hits
system.switch_cpus6.dtb.misses                 163595                       # DTB misses
system.switch_cpus6.dtb.accesses            141780795                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           340717451                       # ITB inst hits
system.switch_cpus6.itb.inst_misses             17148                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            6557                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             6215                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       340734599                       # ITB inst accesses
system.switch_cpus6.itb.hits                340717451                       # DTB hits
system.switch_cpus6.itb.misses                  17148                       # DTB misses
system.switch_cpus6.itb.accesses            340734599                       # DTB accesses
system.switch_cpus6.numCycles               601063967                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles     18789476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts            1058659372                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches          175870388                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches    102998525                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            571953561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles       12421804                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            216817                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        24134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       231376                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       743458                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        61598                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        340710268                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       254561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           3998                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    598231322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.825384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.073452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        54196837      9.06%      9.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1       243430743     40.69%     49.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        53240006      8.90%     58.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3       247363736     41.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    598231322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.292598                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.761309                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        57680645                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     95750427                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        392875266                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     46198875                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       5726108                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     37091495                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       498273                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts    1008929626                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     26190250                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       5726108                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        97706090                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       28096779                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles     13602578                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        397951710                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     55148056                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     983472773                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts     11467921                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents     21951961                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents      12766512                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents        259759                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       3158422                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.FullRegisterEvents       964815                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands   1240792716                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   4519548025                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups   1248706507                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups      5523992                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps   1070188344                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps       170604346                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       645053                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       528929                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         86236128                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads    100986909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     51280943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads     22417463                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      4249208                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         970906033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       967868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        886692438                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued      9559860                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined    127048238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    397992344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        89612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    598231322                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.482190                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.928481                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    111643295     18.66%     18.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1    152828471     25.55%     44.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2    272583104     45.56%     89.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     56027968      9.37%     99.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5128566      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        19917      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    598231322                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu      190733254     83.28%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            54      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     83.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd        48002      0.02%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp          263      0.00%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc        14302      0.01%     83.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult        46586      0.02%     83.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc          829      0.00%     83.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     83.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead      25164875     10.99%     94.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite     13030218      5.69%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          467      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    736339510     83.04%     83.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      4933819      0.56%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd           15      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            1      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            3      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift           12      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            6      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd       323050      0.04%     83.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp        87500      0.01%     83.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            9      0.00%     83.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            3      0.00%     83.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc       569604      0.06%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult       258644      0.03%     83.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc       314755      0.04%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     96596696     10.89%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     47268344      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     886692438                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.475205                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt          229038383                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.258306                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads   2604299011                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes   1096201672                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    878521346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads      5915427                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes      2786389                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses      2499420                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses    1112353854                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses        3376500                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads     23984245                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads     14576452                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses        26393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation        66149                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores      6182302                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        71342                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       218765                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       5726108                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12919448                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       127554                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    972166278                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts    100986909                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     51280943                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       522473                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         22414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        74353                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents        66149                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      3127971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      2916206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      6044177                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    882527327                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     95123662                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      4001819                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop               292377                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs           141906822                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches       141682102                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          46783160                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.468275                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             881322988                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            881020766                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        648974579                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers       1598663331                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.465769                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.405948                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts    116851020                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       878256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      5542411                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    580763413                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.453866                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.517476                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    147371169     25.38%     25.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1    213074073     36.69%     62.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2    140499238     24.19%     86.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     38068238      6.55%     92.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4     16158567      2.78%     95.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      6890189      1.19%     96.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      4450823      0.77%     97.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      3723888      0.64%     98.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8     10527228      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    580763413                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    818222678                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     844352454                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs             131509094                       # Number of memory references committed
system.switch_cpus6.commit.loads             86410455                       # Number of loads committed
system.switch_cpus6.commit.membars             357198                       # Number of memory barriers committed
system.switch_cpus6.commit.branches         135967459                       # Number of branches committed
system.switch_cpus6.commit.fp_insts           2401054                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        768072533                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls     26130988                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    706730277     83.70%     83.70% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      4652911      0.55%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     84.25% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd       300123      0.04%     84.29% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp        86061      0.01%     84.30% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            6      0.00%     84.30% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            3      0.00%     84.30% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc       532511      0.06%     84.36% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult       236005      0.03%     84.39% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc       305463      0.04%     84.42% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.42% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     86410455     10.23%     94.66% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite     45098639      5.34%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    844352454                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events     10527228                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads          1530474697                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes         1939877601                       # The number of ROB writes
system.switch_cpus6.timesIdled                  94699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2832645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles           176550660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          817982581                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            844112357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.734813                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.734813                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.360891                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.360891                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads      1060604269                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      623374747                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads          5270545                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes         3521804                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads       2959240029                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       488829260                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads     1255126957                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes       1663695                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups      167964950                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted     99135677                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      5418803                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     74266393                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       65252492                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    87.862746                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS       33696990                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect       171595                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            87705052                       # DTB read hits
system.switch_cpus7.dtb.read_misses             65080                       # DTB read misses
system.switch_cpus7.dtb.write_hits           41240435                       # DTB write hits
system.switch_cpus7.dtb.write_misses            12997                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries           11267                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               68                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults          3014                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults             1660                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        87770132                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses       41253432                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                128945487                       # DTB hits
system.switch_cpus7.dtb.misses                  78077                       # DTB misses
system.switch_cpus7.dtb.accesses            129023564                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            4                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits           330405591                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              8893                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 790                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva           12635                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            6342                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             1633                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses       330414484                       # ITB inst accesses
system.switch_cpus7.itb.hits                330405591                       # DTB hits
system.switch_cpus7.itb.misses                   8893                       # DTB misses
system.switch_cpus7.itb.accesses            330414484                       # DTB accesses
system.switch_cpus7.numCycles               559722154                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles     10434446                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts            1021742472                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches          167964950                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     98949482                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            542265203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles       11013636                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles            137491                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles        18352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles        69738                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       181122                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles        17307                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines        330402496                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        96752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes           2190                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    558630477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.873174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.038427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        34144951      6.11%      6.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1       238676527     42.73%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        49691604      8.90%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3       236117395     42.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    558630477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.300086                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.825446                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        49244634                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     79799162                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        379693202                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     44683905                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       5209573                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     36380186                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred       306012                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     972762020                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts     23843826                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       5209573                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        86947597                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       23766210                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4492338                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        385645269                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     52569489                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     949326513                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts     10827653                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents     21116861                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents      12790721                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents        220395                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents       1961988                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.FullRegisterEvents       979169                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands   1205503435                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   4367775675                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups   1212338766                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups      5578121                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps   1042719786                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps       162783613                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       199064                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts       163045                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         82542686                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     92676351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     45585124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads     21712679                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      2707807                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         938392853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       281797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        855436616                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued      9314078                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined    121417055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    385721436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        27705                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    558630477                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.531310                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.898304                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     89208264     15.97%     15.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1    145207533     25.99%     41.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2    267226068     47.84%     89.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     52196907      9.34%     99.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4772299      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        19406      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    558630477                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu      189087301     85.14%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            19      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     85.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd        48431      0.02%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp          275      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc        14329      0.01%     85.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult        47008      0.02%     85.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc          850      0.00%     85.19% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     85.19% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead      22157256      9.98%     95.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite     10746297      4.84%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass          247      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    718444151     83.99%     83.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      5005671      0.59%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd           19      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            3      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            3      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift           57      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc           11      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd       326362      0.04%     84.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp        88412      0.01%     84.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc       575060      0.07%     84.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult       261184      0.03%     84.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc       317904      0.04%     84.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     88626213     10.36%     95.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     41791319      4.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     855436616                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.528324                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt          222101766                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.259636                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads   2494950716                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes   1057328849                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    848473144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads      5968835                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes      2812577                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses      2520943                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses    1074130121                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses        3408014                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads     23966021                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads     12999349                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses        25146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation        49761                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores      5584135                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        35874                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked       186738                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       5209573                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       11739506                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        48287                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    938696037                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     92676351                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     45585124                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       157333                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        36705                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents        49761                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      2927521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      2652186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      5579707                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    852073658                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     87534827                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      3284927                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                21387                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs           128971684                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches       136693711                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          41436857                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.522315                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             851182097                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            850994087                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        635394231                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers       1583644695                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.520387                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.401223                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts    111710225                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       254092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      5121558                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    542104343                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.506595                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.500825                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    120541526     22.24%     22.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1    206390936     38.07%     60.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2    138920577     25.63%     85.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     37043359      6.83%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4     15411689      2.84%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      6340074      1.17%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      4109053      0.76%     97.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      3408904      0.63%     98.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      9938225      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    542104343                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    796444851                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     816731739                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs             119677989                       # Number of memory references committed
system.switch_cpus7.commit.loads             79677001                       # Number of loads committed
system.switch_cpus7.commit.membars              93560                       # Number of memory barriers committed
system.switch_cpus7.commit.branches         131504854                       # Number of branches committed
system.switch_cpus7.commit.fp_insts           2421472                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        744726549                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls     25848886                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    690861506     84.59%     84.59% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      4717514      0.58%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     85.17% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd       303192      0.04%     85.20% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     85.20% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp        86977      0.01%     85.21% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     85.21% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     85.21% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc       537635      0.07%     85.28% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult       238391      0.03%     85.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc       308535      0.04%     85.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     79677001      9.76%     95.10% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite     40000988      4.90%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    816731739                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events      9938225                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads          1460261638                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes         1873411066                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1091677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles           217892473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          796430103                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            816716991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.702789                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.702789                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.422903                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.422903                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads      1028381929                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      606187895                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads          5322443                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes         3556062                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads       2847670745                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       475898851                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads     1175063137                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes       1157589                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  1246                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    5204992                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         1324                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     48723957                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr      1468010                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     44376626                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       671259                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted           45                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        91457                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued      2116560                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      6564963                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   1506551                       # number of replacements
system.l2.tags.tagsinuse                 31889.231310                       # Cycle average of tags in use
system.l2.tags.total_refs                    10726666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1538911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.970297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13238.985141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    10.924740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.479455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   241.759540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1257.382609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     6.379175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     1.947940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   138.267479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   320.223424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker    14.584973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     6.524255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   162.861229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   524.629499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     3.210125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     1.048605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   142.545305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   389.973475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     5.879425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     2.610058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   436.917890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  1395.769812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     5.258479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     2.508317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   108.505800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   503.959298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     5.013740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     2.609582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   265.146594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   852.743733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     6.863843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     5.885852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   168.179609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   480.110061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 11175.452925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.024646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.010705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.014741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.004922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.033036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.001273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.404022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.038372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.016010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.011901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.013334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.042596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.003311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.015380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.008092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.026024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.014652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.341048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973182                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.359009                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.003265                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625275                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 102219649                       # Number of tag accesses
system.l2.tags.data_accesses                102219649                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       109527                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker        22838                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       684196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       460528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        78581                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         9635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       308451                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       266769                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       106624                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        25785                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       484951                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       314443                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        94179                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker        13841                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       537650                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       364412                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker       157580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker        23285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst      1326576                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       649910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker        77853                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         7870                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       314119                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data       265041                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker       133511                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker        18152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       952789                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       496804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker        86734                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker        11869                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst       369938                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data       295674                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 9070116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1784535                       # number of Writeback hits
system.l2.Writeback_hits::total               1784535                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1719                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          826                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          914                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1501                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data         1246                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          395                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          781                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data         1018                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8400                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          158                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          367                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          184                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          127                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1658                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       243166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        81558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       104732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       121238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data       189360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        56511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       139061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        84885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1020511                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       109527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker        22838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       684196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       703694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        78581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         9635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       308451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       348327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       106624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        25785                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       484951                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       419175                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        94179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker        13841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       537650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       485650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker       157580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker        23285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst      1326576                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       839270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker        77853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         7870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       314119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       321552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker       133511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker        18152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       952789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       635865                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker        86734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker        11869                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       369938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       380559                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10090627                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       109527                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker        22838                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       684196                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       703694                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        78581                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         9635                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       308451                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       348327                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       106624                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        25785                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       484951                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       419175                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        94179                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker        13841                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       537650                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       485650                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker       157580                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker        23285                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst      1326576                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       839270                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker        77853                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         7870                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       314119                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       321552                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker       133511                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker        18152                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       952789                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       635865                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker        86734                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker        11869                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       369938                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       380559                       # number of overall hits
system.l2.overall_hits::cpu0.data                   1                       # number of overall hits
system.l2.overall_hits::total                10090627                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          824                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          417                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst        17429                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        92857                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          217                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         6312                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9572                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          785                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        12541                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        27744                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          288                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          230                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        12301                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        24734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker          217                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst        29688                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        64246                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          243                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         6764                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        17362                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          332                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          169                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        24659                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        53632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker          366                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         8507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        17253                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                431111                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         7822                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         5331                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2880                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         9027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data        13273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         4003                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         7661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         2709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              52706                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          544                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          284                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          276                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          175                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1848                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        19998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         5859                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         8970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         9454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        11790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         3720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         8818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         6312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74924                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          417                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        17429                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       112855                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         6312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15431                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        12541                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        36714                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        12301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        34188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker          217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        29688                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        76036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          243                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         6764                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21082                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          332                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          169                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        24659                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        62450                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker          366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         8507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        23565                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                 506035                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          824                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          417                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        17429                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       112855                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          217                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          112                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         6312                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15431                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          785                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          445                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        12541                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        36714                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          288                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          230                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        12301                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        34188                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          516                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker          217                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        29688                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        76036                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          243                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          124                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         6764                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21082                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          332                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          169                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        24659                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        62450                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker          366                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          207                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         8507                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        23565                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu2.data                 4                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu3.data                 3                       # number of overall misses
system.l2.overall_misses::total                506035                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     74776241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     37278492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst   1483209539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7737176809                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     19537499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker     10761249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    565000648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    839220679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     68021496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     41224998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1076310073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2456724346                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     24332996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     19716746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   1029978078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2117558335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     41214498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker     19383999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst   2330519472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   5098651608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     21517748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     10772250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    575058396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1455070930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     29238499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     14231249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1933938082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4344192876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     30404749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     17546998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    722621135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1540966401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35786157114                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     22891757                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     15884636                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     12551807                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     20697917                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data     19645185                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data     10030978                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data     10678408                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      7427689                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    119808377                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3232076                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2283890                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       775466                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1362925                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data      2425892                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       520478                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data      1488422                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       562723                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12651872                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   1535340326                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    439070281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    665095866                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    648240971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    649521275                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    289487074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    544016518                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    436271614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5207043925                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     74776241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     37278492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1483209539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   9272517135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     19537499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker     10761249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    565000648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1278290960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     68021496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     41224998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1076310073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3121820212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     24332996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     19716746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   1029978078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2765799306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     41214498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker     19383999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst   2330519472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   5748172883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     21517748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     10772250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    575058396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1744558004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     29238499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     14231249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1933938082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4888209394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     30404749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     17546998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    722621135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1977238015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40993201039                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     74776241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     37278492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1483209539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   9272517135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     19537499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker     10761249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    565000648                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1278290960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     68021496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     41224998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1076310073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3121820212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     24332996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     19716746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   1029978078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2765799306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     41214498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker     19383999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst   2330519472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   5748172883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     21517748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     10772250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    575058396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1744558004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     29238499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     14231249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1933938082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4888209394                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     30404749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     17546998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    722621135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1977238015                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40993201039                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       110351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker        23255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       701625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       553385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        78798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         9747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       314763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       276341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       107409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        26230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       497492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       342187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        94467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker        14071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       549951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       389146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker       158096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker        23502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst      1356264                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       714156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker        78096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         7994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       320883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data       282403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker       133843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        18321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       977448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       550436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker        87100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker        12076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       378445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       312927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             9501227                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1784535                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1784535                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         9541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         6157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3794                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        10528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data        14519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         4398                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         8442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         3727                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61106                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          442                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          643                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          444                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3506                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       263164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        87417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       113702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       130692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       201150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        60231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       147879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        91197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1095435                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       110351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker        23255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       701625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       816549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        78798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         9747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       314763                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       363758                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       107409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        26230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       497492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       455889                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        94467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker        14071                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       549951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       519838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker       158096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker        23502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst      1356264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       915306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker        78096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         7994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       320883                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       342634                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker       133843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        18321                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       977448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       698315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker        87100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker        12076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       378445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       404124                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10596662                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       110351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker        23255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       701625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       816549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        78798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         9747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       314763                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       363758                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       107409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        26230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       497492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       455889                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        94467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker        14071                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       549951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       519838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker       158096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker        23502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst      1356264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       915306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker        78096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         7994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       320883                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       342634                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker       133843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        18321                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       977448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       698315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker        87100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker        12076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       378445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       404124                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10596662                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.007467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.017932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.024841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.002754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.011491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.020053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.034638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.007309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.016965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.025208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.081078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.003049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.016346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.022367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.063560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.003264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.009233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.021890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.089961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.003112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.015512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.021079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.061480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.002481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.009224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.025228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.097435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.004202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.017141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.022479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.055134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.045374                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.819830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.865844                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.759093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.857428                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.914181                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.910186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.907486                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.726858                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862534                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.531250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.642534                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.475490                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.429238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.585586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.462617                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.593220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.470833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.527096                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.075991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.067024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.078890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.072338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.058613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.061762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.059630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.069213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068397                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.007467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.017932                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.024841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.138210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.002754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.011491                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.020053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.042421                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.007309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.016965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.025208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.080533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.003049                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.016346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.022367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.065767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.003264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.009233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.021890                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.083072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.003112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.015512                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.021079                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.061529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.002481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.009224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.025228                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.089430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.004202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.017141                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.022479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.058311                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047754                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.007467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.017932                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.024841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.138210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.002754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.011491                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.020053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.042421                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.007309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.016965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.025208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.080533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.003049                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.016346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.022367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.065767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.003264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.009233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.021890                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.083072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.003112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.015512                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.021079                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.061529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.002481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.009224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.025228                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.089430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.004202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.017141                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.022479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.058311                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047754                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 90747.865291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 89396.863309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85100.094039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 83323.570749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 90034.557604                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 96082.580357                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89512.143219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87674.538132                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 86651.587261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 92640.444944                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85823.305398                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88549.752956                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 84489.569444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 85724.982609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83731.247703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85613.258470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 79873.058140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 89327.184332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 78500.386419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 79361.386047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 88550.403292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 86872.983871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 85017.503844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 83807.794609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 88067.768072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 84208.573964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 78427.271260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 81000.016334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 83073.084699                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 84768.106280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 84944.297049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 89315.852374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83009.148720                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2926.586167                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2979.672857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  4358.266319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2292.889886                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1480.086265                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  2505.865101                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  1393.866075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2741.856405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2273.144936                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5941.316176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  8041.866197                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7994.494845                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4938.134058                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data  9330.353846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data  5257.353535                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  8505.268571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  4979.849558                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6846.251082                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 76774.693769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 74939.457416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 74146.696321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 68567.904696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 55090.863020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 77819.105914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 61693.866863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 69117.809569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69497.676646                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 90747.865291                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 89396.863309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85100.094039                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 82163.104293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 90034.557604                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 96082.580357                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89512.143219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 82839.152356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 86651.587261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 92640.444944                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85823.305398                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 85030.784224                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 84489.569444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 85724.982609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83731.247703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 80899.710600                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 79873.058140                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 89327.184332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 78500.386419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 75598.044124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 88550.403292                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 86872.983871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 85017.503844                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 82751.067451                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 88067.768072                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 84208.573964                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 78427.271260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 78273.969480                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 83073.084699                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 84768.106280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 84944.297049                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 83905.708254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81008.627939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 90747.865291                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 89396.863309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85100.094039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 82163.104293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 90034.557604                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 96082.580357                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89512.143219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 82839.152356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 86651.587261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 92640.444944                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85823.305398                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 85030.784224                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 84489.569444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 85724.982609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83731.247703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 80899.710600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 79873.058140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 89327.184332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 78500.386419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 75598.044124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 88550.403292                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 86872.983871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 85017.503844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 82751.067451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 88067.768072                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 84208.573964                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 78427.271260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 78273.969480                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 83073.084699                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 84768.106280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 84944.297049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 83905.708254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81008.627939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             489747                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             7720                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19301                       # number of cycles access was blocked
system.l2.blocked::no_targets                      72                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.374178                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   107.222222                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               585440                       # number of writebacks
system.l2.writebacks::total                    585440                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         4159                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          480                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         1508                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          360                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         3261                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          569                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         2940                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          554                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         8417                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data         1599                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         1872                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          464                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         6816                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data         1406                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         2264                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          453                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              37259                       # number of ReadReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus7.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         5507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data         1731                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1343                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data         1590                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          722                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data         1434                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data         1056                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15042                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         4159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         5987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2019                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         3261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         2300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         8417                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data         3189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         1872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data         1186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         6816                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         2840                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         2264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data         1509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               52301                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         4159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         5987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2019                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         3261                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         2300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         8417                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data         3189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         1872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data         1186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         6816                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         2840                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         2264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data         1509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              52301                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          409                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        13270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        92377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         4804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          773                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         9280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        27175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          278                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         9361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        24180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker          212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst        21271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        62647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         4892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        16898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        17843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        52226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         6243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        16800                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           393834                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher      2116546                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2116546                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         7822                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         5331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2880                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         9027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data        13273                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         4003                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         7661                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         2709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         52706                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          544                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          284                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1847                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        14491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         4200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         7239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         8111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data        10200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         2998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         7384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         5256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59879                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        13270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       106868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         4804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         9280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        34414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         9361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        32291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker          212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst        21271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        72847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         4892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        19896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        17843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        59610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         6243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        22056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            453713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        13270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       106868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         4804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         9280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        34414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         9361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        32291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst        21271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        72847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         4892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        19896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        17843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        59610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         6243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        22056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      2116546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2570259                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     67100241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     33134493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1105767962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6933379435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     17083499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      9281751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    413547973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    734686710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     60700750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     36845248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    770671230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2189127414                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     21354496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     17610996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    749817736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1871930905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     36364250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker     17283749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst   1610033506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   4472652190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     18089748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      8906750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    400543745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1282080213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     24872501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker     12655751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst   1349644508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   3814281441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     26903250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     15483998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    502675477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1366855210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  29991367126                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  89985918410                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  89985918410                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     56833233                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     44905182                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     22197069                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     66978823                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     94973416                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     30629618                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     52589226                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     20939927                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    390046494                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      3981748                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      2582492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       852581                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2192749                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      2304721                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       972077                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data      1584648                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data      1116086                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15587102                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    864169761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    223671646                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    429536049                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    454137422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    436887390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    185964618                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    350613689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    275575072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3220555647                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     67100241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     33134493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1105767962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7797549196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     17083499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      9281751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    413547973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    958358356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     60700750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     36845248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    770671230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2618663463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     21354496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     17610996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    749817736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2326068327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     36364250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker     17283749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst   1610033506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   4909539580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     18089748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      8906750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    400543745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1468044831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     24872501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker     12655751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst   1349644508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   4164895130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     26903250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     15483998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    502675477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1642430282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33211922773                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     67100241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     33134493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1105767962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7797549196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     17083499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      9281751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    413547973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    958358356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     60700750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     36845248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    770671230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2618663463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     21354496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     17610996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    749817736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2326068327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     36364250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker     17283749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst   1610033506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   4909539580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     18089748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      8906750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    400543745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1468044831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     24872501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker     12655751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst   1349644508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   4164895130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     26903250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     15483998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    502675477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1642430282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  89985918410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123197841183                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    293383002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      8328008                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     15077501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     10673005                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     14188006                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     12456005                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      7296502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      8213251                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    369615280                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    378641743                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     14001501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     16889508                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9279004                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     16785503                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data     14166006                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      6242001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      6535003                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    462540269                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    672024745                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     22329509                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     31967009                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     19952009                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     30973509                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data     26622011                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data     13538503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data     14748254                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    832155549                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.007349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.017588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.018913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.002589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.010773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.015262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.033336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.007197                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.016737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.018654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.002943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.016132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.017022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.003232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.009021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.015684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.087722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.002907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.014136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.015245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.059836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.002383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.009061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.018255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.094881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.004122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.016727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.016496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.053687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.041451                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.819830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.865844                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.759093                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.857428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.914181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.910186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.907486                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.726858                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862534                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.531250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.642534                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.475490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.429238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.585586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.462617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.593220                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.526811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.055065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.048046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.063666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.062062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.050708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.049775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.049933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.057633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054662                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.007349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.017588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.018913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.130878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.002589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.010773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.015262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.036871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.007197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.016737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.018654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.075488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.002943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.016132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.017022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.062117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.003232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.009021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.015684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.079588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.002907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.014136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.015245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.058068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.002383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.009061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.018255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.085363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.004122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.016727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.016496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.054577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.007349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.017588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.018913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.130878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.002589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.010773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.015262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.036871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.007197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.016737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.018654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.075488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.002943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.016132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.017022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.062117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.003232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.009021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.015684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.079588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.002907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.014136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.015245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.058068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.002383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.009061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.018255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.085363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.004122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.016727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.016496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.054577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242554                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82737.658446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 81013.430318                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83328.407084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75055.256557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83742.642157                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 88397.628571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86084.090966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79753.225141                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78526.196636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 83929.949886                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 83046.468750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80556.666569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76814.733813                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 77581.480176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80100.174768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 77416.497312                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 71162.915851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 81527.117925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 75691.481642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 71394.515140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 79690.519824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 78820.796460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 81877.298651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 75871.713398                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 77970.222571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 76239.463855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 75639.999327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 73034.148528                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74939.415042                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 76653.455446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 80518.256768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 81360.429167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76152.305606                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 42515.456035                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 42515.456035                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7265.818589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8423.406866                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7707.315625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7419.831949                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  7155.384314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  7651.665751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  6864.538050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  7729.762643                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7400.419193                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7319.389706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  9093.281690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8789.494845                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7944.742754                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8864.311538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  9818.959596                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  9055.131429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  9965.053571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8439.145642                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 59634.929335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 53255.153810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 59336.379196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 55990.312169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 42832.097059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 62029.559039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 47482.893960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 52430.569254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53784.392642                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82737.658446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 81013.430318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83328.407084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 72964.303589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83742.642157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 88397.628571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86084.090966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71455.290486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78526.196636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 83929.949886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 83046.468750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76092.969809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76814.733813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 77581.480176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80100.174768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 72034.570840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 71162.915851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 81527.117925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 75691.481642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 67395.219844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 79690.519824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 78820.796460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 81877.298651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 73785.928378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 77970.222571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 76239.463855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 75639.999327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 69869.067774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74939.415042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 76653.455446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 80518.256768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 74466.371146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73200.289110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82737.658446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 81013.430318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83328.407084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 72964.303589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 83742.642157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 88397.628571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86084.090966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71455.290486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 78526.196636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 83929.949886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 83046.468750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76092.969809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76814.733813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 77581.480176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80100.174768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 72034.570840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 71162.915851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 81527.117925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 75691.481642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 67395.219844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 79690.519824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 78820.796460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 81877.298651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 73785.928378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 77970.222571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 76239.463855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 75639.999327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 69869.067774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 74939.415042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 76653.455446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 80518.256768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 74466.371146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 42515.456035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47932.072676                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 2693                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2693                       # Transaction distribution
system.iobus.trans_dist::WriteReq               83398                       # Transaction distribution
system.iobus.trans_dist::WriteResp              83923                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq          525                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         1666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       163870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       163870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  173232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1666                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5958                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      5209848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      5209848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5215806                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1504000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5772000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           734097830                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6767000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            82565158                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           3                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          6                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      62                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       3                       # DTB read accesses
system.cpu0.dtb.write_accesses                      6                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                9                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            9                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      35                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     55.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     15.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     30.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1033                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           701122                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.937005                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          401133723                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           701634                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           571.713633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236122594250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.936152                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000852                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        804433983                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       804433983                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    401133717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      401133723                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    401133717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       401133723                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    401133717                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total      401133723                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       732445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       732450                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       732445                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        732450                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       732445                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total       732450                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   7354335691                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7354335691                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   7354335691                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7354335691                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   7354335691                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7354335691                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    401866162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401866173                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    401866162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401866173                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    401866162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401866173                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001823                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001823                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001823                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001823                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001823                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001823                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 10040.802642                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10040.734099                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 10040.802642                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10040.734099                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 10040.802642                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10040.734099                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       531597                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            50399                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    10.547769                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          284                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        30813                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        30813                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        30813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        30813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        30813                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        30813                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       701632                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       701632                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       701632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       701632                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       701632                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       701632                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   5998560126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5998560126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   5998560126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5998560126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   5998560126                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5998560126                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001746                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001746                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001746                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001746                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001746                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001746                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  8549.439202                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  8549.439202                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  8549.439202                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  8549.439202                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  8549.439202                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  8549.439202                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           825974                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          984.735810                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          186904636                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           826996                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           226.004281                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237957072250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   984.733556                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.002254                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.961654                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.961656                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        380166452                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       380166452                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    108194041                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      108194041                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     78131706                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            5                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      78131711                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       216231                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       216231                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       163380                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       163380                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       162595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       162595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    186325747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       186325752                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    186541978                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::total      186541983                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       831511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       831514                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1721819                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1721820                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       213241                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       213241                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         9107                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9107                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         7887                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7887                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2553330                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2553334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2766571                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2766575                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20134122724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20134122724                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  22540172688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22540172688                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    114643259                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    114643259                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     43435496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     43435496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        86000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        86000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42674295412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42674295412                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42674295412                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42674295412                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    109025552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    109025555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     79853525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79853531                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       429472                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       429472                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       172487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       172487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       170482                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       170482                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    188879077                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    188879086                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    189308549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    189308558                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007627                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.166667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021562                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.496519                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.496519                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.052798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.052798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.046263                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046263                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.013518                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.444444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013518                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014614                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.444444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014614                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24213.898221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24213.810861                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 13090.907167                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13090.899564                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 12588.476886                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12588.476886                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5507.226575                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5507.226575                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 16713.192346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16713.166163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15424.977495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15424.955193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      6518969                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         201798                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.900000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    32.304428                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       402973                       # number of writebacks
system.cpu0.dcache.writebacks::total           402973                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       375990                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       375990                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1431092                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1431092                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         7416                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7416                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1807082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1807082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1807082                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1807082                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       455521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       455521                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       290727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       290727                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       134003                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       134003                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1691                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1691                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         7887                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7887                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       746248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       746248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       880251                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       880251                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4586249175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4586249175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   3498847770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3498847770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   6613905598                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   6613905598                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     23199250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     23199250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     27670504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27670504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8085096945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8085096945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14699002543                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14699002543                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    319159997                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    319159997                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    403719503                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    403719503                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    722879500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    722879500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004178                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004178                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003641                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003641                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.312018                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.312018                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.009804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.046263                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046263                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004650                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004650                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10068.139943                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10068.139943                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12034.822256                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12034.822256                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 49356.399469                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 49356.399469                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 13719.248965                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13719.248965                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3508.368708                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3508.368708                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10834.329801                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10834.329801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16698.649071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16698.649071                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1089                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           314251                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.742367                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          329414237                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           314763                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1046.546884                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3237560803500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.742367                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999497                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        659814053                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       659814053                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    329414237                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      329414237                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    329414237                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       329414237                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    329414237                       # number of overall hits
system.cpu1.icache.overall_hits::total      329414237                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       335405                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       335405                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       335405                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        335405                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       335405                       # number of overall misses
system.cpu1.icache.overall_misses::total       335405                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   3245820083                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3245820083                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   3245820083                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3245820083                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   3245820083                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3245820083                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    329749642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    329749642                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    329749642                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    329749642                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    329749642                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    329749642                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001017                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001017                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst  9677.315732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  9677.315732                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst  9677.315732                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  9677.315732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst  9677.315732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  9677.315732                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       219778                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            20188                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.886566                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        20636                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        20636                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        20636                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        20636                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        20636                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        20636                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       314769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       314769                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       314769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       314769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       314769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       314769                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2611940373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2611940373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2611940373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2611940373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2611940373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2611940373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000955                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000955                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000955                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000955                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000955                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000955                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst  8297.959370                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8297.959370                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst  8297.959370                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  8297.959370                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst  8297.959370                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  8297.959370                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           361956                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          949.147485                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          101723569                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           362980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           280.245658                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3302118743000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   949.147485                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.926902                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926902                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        205629039                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       205629039                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     62514571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62514571                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     38959084                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      38959084                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data       119443                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       119443                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        56415                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        56415                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        54020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        54020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    101473655                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       101473655                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    101593098                       # number of overall hits
system.cpu1.dcache.overall_hits::total      101593098                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       332525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       332525                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       553227                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       553227                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        21380                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        21380                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3916                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3916                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5096                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5096                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       885752                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        885752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       907132                       # number of overall misses
system.cpu1.dcache.overall_misses::total       907132                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4131195380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4131195380                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   6641737288                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6641737288                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     49093745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     49093745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     27087741                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     27087741                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        96000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        96000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10772932668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10772932668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10772932668                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10772932668                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     62847096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     62847096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     39512311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     39512311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data       140823                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       140823                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        60331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        60331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        59116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        59116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    102359407                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    102359407                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    102500230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    102500230                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005291                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014001                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.151822                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.151822                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.064909                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064909                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.086203                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.086203                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008653                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008653                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 12423.713646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12423.713646                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12005.446748                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12005.446748                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 12536.707099                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12536.707099                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5315.490777                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5315.490777                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 12162.470610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12162.470610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 11875.815943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11875.815943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       954579                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          57975                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    31.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    16.465356                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       117720                       # number of writebacks
system.cpu1.dcache.writebacks::total           117720                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55483                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55483                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       450751                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       450751                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2774                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2774                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       506234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       506234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       506234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       506234                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       277042                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       277042                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       102476                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       102476                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        20486                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        20486                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1142                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1142                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         5096                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5096                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       379518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       379518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       400004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       400004                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2481202435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2481202435                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   1158381325                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1158381325                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    304779041                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    304779041                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     15742751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15742751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     16899259                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16899259                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        90000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        90000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3639583760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3639583760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3944362801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3944362801                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     12188993                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     12188993                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     17056000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     17056000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     29244993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     29244993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.002594                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002594                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.145473                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.145473                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.018929                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.018929                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.086203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.086203                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003902                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  8956.051555                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8956.051555                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 11303.927993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11303.927993                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 14877.430489                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 14877.430489                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 13785.246060                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13785.246060                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3316.181122                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3316.181122                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9590.016178                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9590.016178                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  9860.808394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9860.808394                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           6                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                         12                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       6                       # DTB read accesses
system.cpu2.dtb.write_accesses                     12                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                               18                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                           18                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           6                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu2.itb.hits                                6                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            6                       # DTB accesses
system.cpu2.numCycles                              24                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          6                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  72                       # number of times the CC registers were read
system.cpu2.num_mem_refs                           18                       # number of memory refs
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        24                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     25.00%     50.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                     12     50.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     576                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           496983                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.721969                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          373540814                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           497495                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           750.843353                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236697722500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.721875                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.000094                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        748625472                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       748625472                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    373540810                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst            4                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      373540814                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    373540810                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst            4                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       373540814                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    373540810                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst            4                       # number of overall hits
system.cpu2.icache.overall_hits::total      373540814                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       523163                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       523165                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       523163                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        523165                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       523163                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::total       523165                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   5265578396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   5265578396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   5265578396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   5265578396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   5265578396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   5265578396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    374063973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    374063979                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    374063973                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst            6                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    374063979                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    374063973                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            6                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    374063979                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001399                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001399                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001399                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.333333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001399                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001399                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.333333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001399                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 10064.890667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10064.852190                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 10064.890667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10064.852190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 10064.890667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10064.852190                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       324758                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            27288                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    11.901129                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        25651                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        25651                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        25651                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        25651                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        25651                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        25651                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       497512                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       497512                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       497512                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       497512                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       497512                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       497512                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4281346738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4281346738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4281346738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4281346738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4281346738                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4281346738                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001330                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001330                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001330                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001330                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  8605.514516                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  8605.514516                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  8605.514516                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  8605.514516                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  8605.514516                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  8605.514516                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           451506                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          983.121387                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          132493408                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           452527                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           292.785642                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3264854248500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   983.109591                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.011796                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.960068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.960079                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        267786838                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       267786838                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     80974361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::cpu2.data            4                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       80974365                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     51322271                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data           10                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      51322281                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        75131                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        75131                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        50684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        50684                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        52194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        52194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    132296632                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data           14                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       132296646                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    132371763                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data           14                       # number of overall hits
system.cpu2.dcache.overall_hits::total      132371777                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       421633                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       421635                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       693260                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       693262                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        54805                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        54805                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         7051                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7051                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4346                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4346                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1114893                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1114897                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1169698                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1169702                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7371175575                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7371175575                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   8638454806                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8638454806                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    122079498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    122079498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     19861081                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19861081                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        47500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        47500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16009630381                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16009630381                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16009630381                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16009630381                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     81395994                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     81396000                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     52015531                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     52015543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       129936                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       129936                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        57735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        57735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        56540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        56540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    133411525                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data           18                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    133411543                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    133541461                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data           18                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    133541479                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005180                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.013328                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.166667                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013328                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.421785                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.421785                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.122127                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.122127                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.076866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.076866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008357                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.222222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008357                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008759                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.222222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 17482.444626                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17482.361699                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 12460.627767                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12460.591820                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 17313.784995                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17313.784995                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4569.968017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4569.968017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 14359.790923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14359.739403                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 13686.977648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13686.930843                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1742550                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          80630                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    21.611683                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       166649                       # number of writebacks
system.cpu2.dcache.writebacks::total           166649                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       108218                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       108218                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       567983                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       567983                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         5672                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         5672                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       676201                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       676201                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       676201                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       676201                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       313415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       313415                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       125277                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       125277                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        43705                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        43705                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1379                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1379                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         4346                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4346                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       438692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       438692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       482397                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       482397                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3375733775                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3375733775                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1503594709                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1503594709                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   1364679580                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1364679580                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     33605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     33605000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     11172919                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11172919                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4879328484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4879328484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6244008064                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6244008064                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     19754496                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     19754496                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     20612993                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     20612993                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     40367489                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     40367489                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003850                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.336358                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.336358                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.023885                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.023885                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.076866                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.076866                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003288                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003288                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003612                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003612                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 10770.811145                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10770.811145                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 12002.160883                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12002.160883                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 31224.793044                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 31224.793044                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 24369.108049                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24369.108049                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2570.851127                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2570.851127                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11122.446919                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11122.446919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12943.712469                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12943.712469                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           4                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          3                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      25                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       4                       # DTB read accesses
system.cpu3.dtb.write_accesses                      3                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                7                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            7                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                          16                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu3.itb.hits                               16                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                           16                       # DTB accesses
system.cpu3.numCycles                              22                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          20                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  66                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  9                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        22                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       15     68.18%     68.18% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     18.18%     86.36% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     13.64%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     972                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           549442                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.936400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          334895617                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           549954                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           608.952052                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3235853350250                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.936043                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000357                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999875                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        671495505                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       671495505                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    334895605                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst           12                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      334895617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    334895605                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst           12                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       334895617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    334895605                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst           12                       # number of overall hits
system.cpu3.icache.overall_hits::total      334895617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       577154                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       577158                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       577154                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        577158                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       577154                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::total       577158                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   5650772271                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5650772271                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   5650772271                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5650772271                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   5650772271                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5650772271                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    335472759                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    335472775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    335472759                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst           16                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    335472775                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    335472759                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           16                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    335472775                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001720                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001720                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001720                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.250000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001720                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001720                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.250000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001720                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst  9790.753024                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  9790.685169                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst  9790.753024                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  9790.685169                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst  9790.753024                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  9790.685169                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       395421                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            37786                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    10.464749                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        27203                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        27203                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        27203                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        27203                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        27203                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        27203                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       549951                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       549951                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       549951                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       549951                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       549951                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       549951                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   4578606843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4578606843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   4578606843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4578606843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   4578606843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4578606843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.001639                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001639                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.001639                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.001639                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  8325.481439                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  8325.481439                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  8325.481439                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  8325.481439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  8325.481439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  8325.481439                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           527124                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          943.347518                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          107329685                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           528144                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           203.220495                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3237743394500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   943.346727                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.000792                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.921237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.921238                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        218184704                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       218184704                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     65721058                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       65721059                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     41256474                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      41256477                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        90877                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        90877                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       112573                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       112573                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       109358                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       109358                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    106977532                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       106977536                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    107068409                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::total      107068413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       492834                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       492837                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       921393                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       921393                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        80310                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        80310                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         8480                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8480                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         9533                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         9533                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1414227                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1414230                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1494537                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1494540                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7265377501                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7265377501                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  10430622507                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10430622507                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    112951254                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    112951254                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     45056242                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     45056242                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17696000008                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17696000008                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17696000008                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17696000008                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     66213892                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     66213896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     42177867                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     42177870                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       171187                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       171187                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       121053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       121053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       118891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       118891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    108391759                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    108391766                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    108562946                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    108562953                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007443                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.750000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007443                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021845                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021845                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.469136                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.469136                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.070052                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.070052                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.080183                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.080183                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.013047                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.428571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013047                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.013767                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.428571                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013767                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 14742.037889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14741.948151                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11320.492458                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11320.492458                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13319.723349                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13319.723349                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4726.344488                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4726.344488                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 12512.842711                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12512.816167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 11840.456280                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11840.432513                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1724814                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets         104680                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    50.444444                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    16.477016                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       202766                       # number of writebacks
system.cpu3.dcache.writebacks::total           202766                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131897                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131897                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       760892                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       760892                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         6526                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         6526                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       892789                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       892789                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       892789                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       892789                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       360937                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       360937                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       160501                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       160501                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        75564                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        75564                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1954                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1954                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         9533                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         9533                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       521438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       521438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       597002                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       597002                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3567119585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3567119585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1751851924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1751851924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   1291719604                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1291719604                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     37361504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     37361504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     25991758                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25991758                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        20500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        20500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5318971509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5318971509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6610691113                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6610691113                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     16457493                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     16457493                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     13647495                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     13647495                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     30104988                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     30104988                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005451                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005451                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.003805                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003805                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.441412                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.441412                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.016142                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.016142                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.080183                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.080183                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004811                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004811                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.005499                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005499                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data  9882.942411                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9882.942411                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 10914.897253                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10914.897253                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 17094.378328                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 17094.378328                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 19120.524053                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19120.524053                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2726.503514                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2726.503514                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 10200.582829                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10200.582829                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11073.147348                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11073.147348                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1094                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1355749                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.780019                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          347885275                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1356261                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           256.503191                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3235978561500                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.780019                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999570                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999570                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        699954866                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       699954866                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    347885275                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      347885275                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    347885275                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       347885275                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    347885275                       # number of overall hits
system.cpu4.icache.overall_hits::total      347885275                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      1414021                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1414021                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      1414021                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1414021                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      1414021                       # number of overall misses
system.cpu4.icache.overall_misses::total      1414021                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst  13636991449                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  13636991449                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst  13636991449                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  13636991449                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst  13636991449                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  13636991449                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    349299296                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    349299296                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    349299296                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    349299296                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    349299296                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    349299296                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004048                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004048                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004048                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004048                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004048                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004048                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst  9644.122293                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total  9644.122293                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst  9644.122293                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total  9644.122293                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst  9644.122293                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total  9644.122293                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs      1128649                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs           118888                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs     9.493380                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst        57747                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        57747                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst        57747                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        57747                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst        57747                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        57747                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst      1356274                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total      1356274                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst      1356274                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total      1356274                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst      1356274                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total      1356274                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst  11039331526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total  11039331526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst  11039331526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total  11039331526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst  11039331526                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total  11039331526                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.003883                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003883                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.003883                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003883                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.003883                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003883                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst  8139.455247                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total  8139.455247                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst  8139.455247                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total  8139.455247                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst  8139.455247                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total  8139.455247                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           946298                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          976.882899                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          121438031                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           947317                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           128.191546                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3269787512000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   976.882899                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.953987                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.953987                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          716                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        249188549                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       249188549                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     74044573                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       74044573                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     46677826                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      46677826                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data       155374                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       155374                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       259424                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       259424                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       257065                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       257065                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    120722399                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       120722399                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    120877773                       # number of overall hits
system.cpu4.dcache.overall_hits::total      120877773                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1169183                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1169183                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      1421235                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1421235                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data        98017                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        98017                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data        12498                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        12498                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data        10388                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        10388                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      2590418                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       2590418                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      2688435                       # number of overall misses
system.cpu4.dcache.overall_misses::total      2688435                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  17620387565                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  17620387565                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data  13296720715                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  13296720715                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data    173200272                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    173200272                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     47359214                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     47359214                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data       100000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       100000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  30917108280                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  30917108280                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  30917108280                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  30917108280                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     75213756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     75213756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     48099061                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     48099061                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data       253391                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       253391                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       271922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       271922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       267453                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       267453                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    123312817                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    123312817                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    123566208                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    123566208                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015545                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015545                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.029548                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.029548                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.386821                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.386821                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.045962                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.045962                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.038840                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.038840                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.021007                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.021007                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.021757                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.021757                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 15070.684029                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 15070.684029                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data  9355.750960                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9355.750960                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 13858.239078                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13858.239078                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  4559.030997                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4559.030997                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 11935.181226                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 11935.181226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 11500.039346                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 11500.039346                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          408                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      2136851                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets         161534                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    40.800000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    13.228491                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       391713                       # number of writebacks
system.cpu4.dcache.writebacks::total           391713                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       512596                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       512596                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data      1169483                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      1169483                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         9195                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         9195                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data      1682079                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total      1682079                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data      1682079                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total      1682079                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       656587                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       656587                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data       251752                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       251752                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data        92237                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total        92237                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         3303                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         3303                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data        10388                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        10388                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       908339                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       908339                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data      1000576                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      1000576                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7405611504                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7405611504                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data   2304014538                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2304014538                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data   2429865545                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total   2429865545                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     50219001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     50219001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     26588786                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     26588786                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9709626042                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9709626042                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  12139491587                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  12139491587                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     19027995                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     19027995                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     21031498                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     21031498                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     40059493                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     40059493                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008730                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008730                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.005234                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.005234                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.364011                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.364011                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.012147                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.012147                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.038840                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.038840                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.007366                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.007366                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.008097                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.008097                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 11278.949330                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 11278.949330                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  9151.921486                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  9151.921486                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 26343.718302                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 26343.718302                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 15204.057221                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15204.057221                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  2559.567385                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2559.567385                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 10689.429874                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 10689.429874                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 12132.503265                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 12132.503265                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     387                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           320370                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.682961                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          335656638                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           320882                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1046.043835                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3236027798500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.682961                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999381                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.999381                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        672317807                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       672317807                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    335656638                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      335656638                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    335656638                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       335656638                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    335656638                       # number of overall hits
system.cpu5.icache.overall_hits::total      335656638                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       341822                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       341822                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       341822                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        341822                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       341822                       # number of overall misses
system.cpu5.icache.overall_misses::total       341822                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   3309463214                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   3309463214                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   3309463214                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   3309463214                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   3309463214                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   3309463214                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    335998460                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    335998460                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    335998460                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    335998460                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    335998460                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    335998460                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.001017                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001017                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.001017                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001017                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.001017                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001017                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst  9681.832106                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total  9681.832106                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst  9681.832106                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total  9681.832106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst  9681.832106                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total  9681.832106                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       224836                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            20231                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    11.113440                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst        20935                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        20935                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst        20935                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        20935                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst        20935                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        20935                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       320887                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       320887                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       320887                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       320887                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       320887                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       320887                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   2656100092                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   2656100092                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   2656100092                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   2656100092                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   2656100092                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   2656100092                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000955                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000955                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000955                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000955                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000955                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000955                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  8277.368955                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  8277.368955                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  8277.368955                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  8277.368955                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  8277.368955                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  8277.368955                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           342830                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          953.004400                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          104708497                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           343846                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           304.521492                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3321384485500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   953.004400                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.930668                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.930668                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          744                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        211277782                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       211277782                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     64225179                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       64225179                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     40345125                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      40345125                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        36899                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        36899                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        44592                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        44592                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        42478                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        42478                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    104570304                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       104570304                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    104607203                       # number of overall hits
system.cpu5.dcache.overall_hits::total      104607203                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       366726                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       366726                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       358327                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       358327                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        29364                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        29364                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         2654                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2654                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         3809                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3809                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       725053                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        725053                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       754417                       # number of overall misses
system.cpu5.dcache.overall_misses::total       754417                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   5473722061                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5473722061                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   4319048132                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   4319048132                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     40605251                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     40605251                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     17991577                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     17991577                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9792770193                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9792770193                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9792770193                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9792770193                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     64591905                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     64591905                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     40703452                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     40703452                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        66263                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        66263                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        47246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        47246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        46287                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        46287                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    105295357                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    105295357                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    105361620                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    105361620                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.005678                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.005678                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008803                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008803                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.443143                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.443143                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.056174                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.056174                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.082291                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.082291                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006886                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006886                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.007160                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007160                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 14925.917609                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 14925.917609                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12053.370614                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12053.370614                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 15299.642427                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 15299.642427                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4723.438435                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4723.438435                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 13506.281876                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 13506.281876                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 12980.579962                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 12980.579962                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       931174                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          41406                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    22.488866                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        86985                       # number of writebacks
system.cpu5.dcache.writebacks::total            86985                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        86551                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        86551                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       287123                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       287123                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         1789                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         1789                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       373674                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       373674                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       373674                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       373674                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data       280175                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       280175                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        71204                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        71204                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        23045                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        23045                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          865                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          865                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         3809                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         3809                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data       351379                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       351379                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data       374424                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       374424                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   2594062276                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2594062276                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    789574439                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    789574439                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    797851030                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    797851030                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     16174501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     16174501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data     10374423                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     10374423                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3383636715                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3383636715                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4181487745                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4181487745                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     16221996                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     16221996                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data     17153490                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     17153490                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     33375486                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     33375486                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004338                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004338                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001749                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001749                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.347781                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.347781                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.018308                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.018308                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.082291                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.082291                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003337                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003337                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003554                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003554                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data  9258.721428                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9258.721428                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 11088.905665                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 11088.905665                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 34621.437622                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 34621.437622                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 18698.845087                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18698.845087                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2723.660541                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2723.660541                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data  9629.592875                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9629.592875                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 11167.787709                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11167.787709                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     660                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           976936                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.571553                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          339687368                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           977448                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           347.524746                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3235964675000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   511.571553                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.999163                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999163                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        682396918                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       682396918                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    339687368                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      339687368                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    339687368                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       339687368                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    339687368                       # number of overall hits
system.cpu6.icache.overall_hits::total      339687368                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst      1022354                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1022354                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst      1022354                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1022354                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst      1022354                       # number of overall misses
system.cpu6.icache.overall_misses::total      1022354                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst  10112270000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total  10112270000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst  10112270000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total  10112270000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst  10112270000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total  10112270000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    340709722                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    340709722                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    340709722                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    340709722                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    340709722                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    340709722                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003001                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003001                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst  9891.162944                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total  9891.162944                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst  9891.162944                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total  9891.162944                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst  9891.162944                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total  9891.162944                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       838993                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            85553                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     9.806705                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst        44880                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        44880                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst        44880                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        44880                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst        44880                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        44880                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       977474                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       977474                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       977474                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       977474                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       977474                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       977474                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   8191103189                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   8191103189                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   8191103189                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   8191103189                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   8191103189                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   8191103189                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.002869                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002869                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.002869                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.002869                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  8379.868098                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  8379.868098                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  8379.868098                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  8379.868098                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  8379.868098                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  8379.868098                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           722887                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          986.048806                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          113784346                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           723909                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           157.180455                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3236068982000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   986.048806                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.962938                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.962938                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        232230449                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       232230449                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     69787160                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       69787160                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     43542090                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      43542090                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data       103293                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       103293                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data       163029                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       163029                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data       161019                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       161019                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    113329250                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       113329250                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    113432543                       # number of overall hits
system.cpu6.dcache.overall_hits::total      113432543                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       874321                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       874321                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data      1030545                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1030545                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        69751                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        69751                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         7889                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7889                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         6886                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6886                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      1904866                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1904866                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1974617                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1974617                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  14107134485                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14107134485                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data  10133812210                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  10133812210                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    122156255                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    122156255                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     31308143                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     31308143                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  24240946695                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  24240946695                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  24240946695                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  24240946695                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     70661481                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     70661481                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     44572635                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     44572635                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data       173044                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       173044                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       170918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       170918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data       167905                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       167905                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    115234116                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    115234116                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    115407160                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    115407160                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.012373                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012373                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.023121                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.023121                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.403082                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.403082                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.046157                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.046157                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.041011                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.041011                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016530                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016530                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017110                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017110                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 16134.960140                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16134.960140                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data  9833.449495                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9833.449495                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 15484.377614                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 15484.377614                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  4546.637090                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4546.637090                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 12725.801550                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12725.801550                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 12276.277726                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 12276.277726                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1784472                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets         118783                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    10.181818                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    15.022958                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       274372                       # number of writebacks
system.cpu6.dcache.writebacks::total           274372                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       366381                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       366381                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       850558                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       850558                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         5644                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         5644                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data      1216939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      1216939                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data      1216939                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      1216939                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       507940                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       507940                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       179987                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       179987                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        64608                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        64608                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         2245                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2245                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         6886                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6886                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       687927                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       687927                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       752535                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       752535                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5937194161                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5937194161                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1715066350                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1715066350                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data   2012281789                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total   2012281789                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     41538752                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     41538752                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     17534857                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     17534857                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7652260511                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7652260511                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9664542300                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9664542300                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     11119995                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     11119995                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      9161499                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      9161499                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     20281494                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     20281494                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.007188                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.007188                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.004038                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.373362                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.373362                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.013135                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.013135                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.041011                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.041011                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.005970                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.005970                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006521                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006521                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 11688.770644                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 11688.770644                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  9528.834582                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9528.834582                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 31146.015803                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 31146.015803                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 18502.784855                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18502.784855                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  2546.450334                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2546.450334                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 11123.651944                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11123.651944                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 12842.648249                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12842.648249                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     671                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           377946                       # number of replacements
system.cpu7.icache.tags.tagsinuse          503.399426                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          330000822                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           378458                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           871.961544                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3297105375000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   503.399426                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.983202                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.983202                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        661183186                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       661183186                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    330000822                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      330000822                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    330000822                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       330000822                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    330000822                       # number of overall hits
system.cpu7.icache.overall_hits::total      330000822                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       401539                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       401539                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       401539                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        401539                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       401539                       # number of overall misses
system.cpu7.icache.overall_misses::total       401539                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   3927443985                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   3927443985                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   3927443985                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   3927443985                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   3927443985                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   3927443985                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    330402361                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    330402361                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    330402361                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    330402361                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    330402361                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    330402361                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.001215                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.001215                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001215                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.001215                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001215                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst  9780.977651                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total  9780.977651                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst  9780.977651                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total  9780.977651                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst  9780.977651                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total  9780.977651                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       277892                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs            26090                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    10.651284                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst        23075                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total        23075                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst        23075                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total        23075                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst        23075                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total        23075                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       378464                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       378464                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       378464                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       378464                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       378464                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       378464                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   3166093708                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   3166093708                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   3166093708                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   3166093708                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   3166093708                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   3166093708                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.001145                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.001145                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.001145                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.001145                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst  8365.640346                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total  8365.640346                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst  8365.640346                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total  8365.640346                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst  8365.640346                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total  8365.640346                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           407814                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          907.473237                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          102347158                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           408836                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           250.337930                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3297197558000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   907.473237                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.886204                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.886204                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        207174334                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       207174334                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     63048175                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       63048175                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     39137162                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      39137162                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data        51053                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total        51053                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        45042                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        45042                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        44528                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        44528                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    102185337                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       102185337                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    102236390                       # number of overall hits
system.cpu7.dcache.overall_hits::total      102236390                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       366848                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       366848                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       619281                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       619281                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data        50390                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        50390                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         5582                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5582                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         4744                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         4744                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       986129                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        986129                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1036519                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1036519                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   5654371911                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5654371911                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   7085487275                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   7085487275                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     75396492                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     75396492                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data     22260836                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     22260836                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  12739859186                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  12739859186                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  12739859186                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  12739859186                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     63415023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     63415023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     39756443                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     39756443                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data       101443                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       101443                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        50624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        50624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        49272                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        49272                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    103171466                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    103171466                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    103272909                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    103272909                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.005785                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.005785                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.015577                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015577                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.496732                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.496732                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.110264                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.110264                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.096282                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.096282                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009558                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009558                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.010037                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.010037                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 15413.391680                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 15413.391680                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 11441.473701                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11441.473701                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 13507.074884                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13507.074884                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  4692.419056                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4692.419056                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 12919.059460                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 12919.059460                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 12291.004011                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 12291.004011                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1349829                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          73194                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    18.441799                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       141357                       # number of writebacks
system.cpu7.dcache.writebacks::total           141357                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        80439                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        80439                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       514011                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       514011                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data         4402                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         4402                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       594450                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       594450                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       594450                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       594450                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data       286409                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       286409                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data       105270                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       105270                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data        45117                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total        45117                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data         1180                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1180                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         4744                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         4744                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       391679                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       391679                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       436796                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       436796                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   2743057680                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2743057680                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data   1135668696                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1135668696                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data    962951567                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total    962951567                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     25570001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     25570001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data     12774164                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     12774164                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3878726376                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3878726376                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4841677943                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4841677943                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     12622497                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     12622497                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      9600495                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      9600495                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data     22222992                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     22222992                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004516                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004516                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.002648                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.002648                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.444752                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.444752                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.023309                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.023309                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.096282                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.096282                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003796                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004230                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004230                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data  9577.414397                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  9577.414397                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 10788.151382                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 10788.151382                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 21343.430791                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 21343.430791                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 21669.492373                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21669.492373                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  2692.698988                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  2692.698988                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data  9902.819339                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9902.819339                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 11084.529032                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 11084.529032                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                81919                       # number of replacements
system.iocache.tags.tagsinuse               15.972533                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                81935                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236239852000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.972533                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.998283                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.998283                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               741615                       # Number of tag accesses
system.iocache.tags.data_accesses              741615                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        81328                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        81328                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          607                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              607                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide          525                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          525                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide          607                       # number of demand (read+write) misses
system.iocache.demand_misses::total               607                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          607                       # number of overall misses
system.iocache.overall_misses::total              607                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     66423885                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     66423885                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide     66423885                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     66423885                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     66423885                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     66423885                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          607                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            607                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        81853                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        81853                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          607                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             607                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          607                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            607                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.006414                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.006414                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109429.794069                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109429.794069                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109429.794069                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109429.794069                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109429.794069                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109429.794069                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      81328                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide          607                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide        81328                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        81328                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          607                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          607                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     34859885                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     34859885                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide   6441263103                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   6441263103                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     34859885                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     34859885                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     34859885                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     34859885                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.993586                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.993586                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57429.794069                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57429.794069                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 79201.051335                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 79201.051335                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57429.794069                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57429.794069                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57429.794069                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57429.794069                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
