# VHDL JK Flip-Flop

Implementing a JK Flip-Flop using a 4:1 multiplexer and logic gates in VHDL code.

ðŸ“ƒ [Documentation]()<br>
ðŸ’¾ [Project]()
