
---------- Begin Simulation Statistics ----------
final_tick                                57758578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704192                       # Number of bytes of host memory used
host_op_rate                                   353959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.17                       # Real time elapsed on the host
host_tick_rate                              186821073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057759                       # Number of seconds simulated
sim_ticks                                 57758578500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.596962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748087                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986747                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540255                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240229                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635687                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.155172                       # CPI: cycles per instruction
system.cpu.discardedOps                        732342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49964645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199327                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3964521                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.865672                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        115517157                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       111552636                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          445                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            449                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6489                       # Transaction distribution
system.membus.trans_dist::CleanEvict              153                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2966272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2966272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39859                       # Request fanout histogram
system.membus.respLayer1.occupancy          212054000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            79747000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13650                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       154769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                155940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6453696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6494656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7091                       # Total snoops (count)
system.tol2bus.snoopTraffic                    415296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            59553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089613                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59083     99.21%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    466      0.78%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100756000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77898995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            796999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12578                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12597                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data               12578                       # number of overall hits
system.l2.overall_hits::total                   12597                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39353                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             39353                       # number of overall misses
system.l2.overall_misses::total                 39865                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3144132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3183290000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39158000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3144132000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3183290000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52462                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52462                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.757794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.757794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76480.468750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79895.611516                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79851.749655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76480.468750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79895.611516                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79851.749655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6489                       # number of writebacks
system.l2.writebacks::total                      6489                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2750311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2784294500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2750311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2784294500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.757698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.757698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66503.913894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69897.097692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69853.596427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66503.913894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69897.097692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69853.596427                       # average overall mshr miss latency
system.l2.replacements                           7091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48908                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48908                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          104                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3095000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3095000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79743.391219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79743.391219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2706880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2706880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69743.391219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69743.391219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39158000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39158000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76480.468750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76480.468750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66503.913894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66503.913894                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49131500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49131500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90816.081331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90816.081331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43430500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43430500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81027.052239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81027.052239                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26016.765202                       # Cycle average of tags in use
system.l2.tags.total_refs                      103455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39859                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.595524                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       302.865030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25713.900172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.009243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    867547                       # Number of tag accesses
system.l2.tags.data_accesses                   867547                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2518272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2550976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       415296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          415296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            566219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          43599965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44166184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       566219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           566219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7190205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7190205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7190205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           566219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         43599965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51356389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010536456250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6489                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              412                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    402663000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1149963000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10102.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28852.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5502                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.913951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.935993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.050426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1923     15.63%     15.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7070     57.45%     73.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1367     11.11%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          722      5.87%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          720      5.85%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.64%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      0.38%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.38%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          209      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.011142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.536243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1537.091876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          356     99.16%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.56%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.025070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.023775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.216462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.28%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              345     96.10%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2550784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  414144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2550976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               415296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57758053000                       # Total gap between requests
system.mem_ctrls.avgGap                    1246182.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2518080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       414144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 566218.921056029852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 43596640.800292551517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7170259.565858256072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6489                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13059000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1136904000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 679325109750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25555.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28893.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 104688720.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             44146620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             23464485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142828560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17011980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4559399520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14382720510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10067556480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29237128155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.195424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26044164500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1928596000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29785818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             43725360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             23240580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141743280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16766640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4559399520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14012002770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10379745120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29176623270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.147876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26860726750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1928582250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28969269500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670645                       # number of overall hits
system.cpu.icache.overall_hits::total        28670645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          531                       # number of overall misses
system.cpu.icache.overall_misses::total           531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40691500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40691500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40691500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40691500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28671176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28671176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28671176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28671176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76631.826742                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76631.826742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76631.826742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76631.826742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40160500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40160500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75631.826742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75631.826742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75631.826742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75631.826742                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40691500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40691500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28671176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28671176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76631.826742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76631.826742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75631.826742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75631.826742                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.813462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28671176                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53994.681733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.813462                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.823854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.823854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114685235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114685235                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35667026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35667026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35670357                       # number of overall hits
system.cpu.dcache.overall_hits::total        35670357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70403                       # number of overall misses
system.cpu.dcache.overall_misses::total         70403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4502440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4502440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4502440000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4502440000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63979.651287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63979.651287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63952.388393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63952.388393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48908                       # number of writebacks
system.cpu.dcache.writebacks::total             48908                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3352966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3352966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3354110500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3354110500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64595.642206                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64595.642206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64587.828080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64587.828080                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21467609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21467609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    250529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    250529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16658.654166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16658.654166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    199747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    199747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15253.722795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15253.722795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4251910500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4251910500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76840.830231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76840.830231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3153218500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3153218500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81243.391219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81243.391219                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1144500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1144500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 47687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.772776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35900452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            691.310624                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.772776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          577                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143727627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143727627                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57758578500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
