version 3
D:/Xilinx_projects/AA/E_JK/E_JK.vhd
E_JK
VHDL
VHDL
tb.xwv
Clocked
-
-
3000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
J
CLK
K
CLK
Q
CLK
Q_BAR
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
J
K
Q
Q_BAR
SIGNAL_ORDER_END
-X-X-X-

