$date
	Sun Oct 23 08:38:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#683625
b10111 !
1"
#683626
b10111 &
b10111 %
1$
#683627
0"
#683630
b1000110 &
b1000110 %
#683634
b100011 &
b100011 %
#683638
b1101010 &
b1101010 %
#683642
b110101 &
b110101 %
#683646
b10100000 &
b10100000 %
#683650
b1010000 &
b1010000 %
#683654
b101000 &
b101000 %
#683658
b10100 &
b10100 %
#683662
b1010 &
b1010 %
#683666
b101 &
b101 %
#683670
b10000 &
b10000 %
#683674
b1000 &
b1000 %
#683678
b100 &
b100 %
#683682
b10 &
b10 %
#683686
b1 &
1#
b1 %
#683690
b0 &
b0 %
0#
0$
#1651118
b11010 &
b11010 %
1$
b11010 !
1"
#1651119
0"
#1651122
b1101 &
b1101 %
#1651126
b101000 &
b101000 %
#1651130
b10100 &
b10100 %
#1651134
b1010 &
b1010 %
#1651138
b101 &
b101 %
#1651142
b10000 &
b10000 %
#1651146
b1000 &
b1000 %
#1651150
b100 &
b100 %
#1651154
b10 &
b10 %
#1651158
b1 &
1#
b1 %
#1651162
b0 &
b0 %
0#
0$
#2639515
b10000 !
1"
#2639518
b10000 &
b10000 %
1$
#2639519
0"
#2639522
b1000 &
b1000 %
#2639526
b100 &
b100 %
#2639530
b10 &
b10 %
#2639534
b1 &
1#
b1 %
#2639538
b0 &
b0 %
0#
0$
#4500012
