/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [28:0] _03_;
  wire [5:0] _04_;
  wire [14:0] _05_;
  wire [6:0] _06_;
  wire [8:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_5z[11] ? celloutsig_0_7z[0] : celloutsig_0_4z);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[1] | celloutsig_1_2z[3]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z | celloutsig_1_6z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_1_19z = ~(_00_ | celloutsig_1_12z[2]);
  assign celloutsig_0_4z = ~celloutsig_0_0z[8];
  assign celloutsig_1_7z = ~in_data[144];
  assign celloutsig_1_3z = _01_ | _02_;
  assign celloutsig_1_13z = celloutsig_1_12z[0] | celloutsig_1_12z[5];
  assign celloutsig_1_2z = in_data[148:143] + { _02_, _01_, _04_[3:0] };
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= in_data[14:12];
  assign _03_[20:18] = _18_;
  reg [14:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 15'h0000;
    else _19_ <= in_data[187:173];
  assign { _05_[14:6], _02_, _01_, _04_[3:0] } = _19_;
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 7'h00;
    else _20_ <= { celloutsig_1_12z[6:3], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z };
  assign { _06_[6], _00_, _06_[4:0] } = _20_;
  assign celloutsig_1_10z = { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z } == { _05_[7:6], _02_, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_6z = celloutsig_1_2z[3:0] === { in_data[140:138], celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[140:125], celloutsig_1_4z, celloutsig_1_7z } === { _05_[14:6], _02_, _01_, _04_[3:0], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_1_0z = in_data[182:179] && in_data[162:159];
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_13z, _05_[14:6], _02_, _01_, _04_[3:0] } || { in_data[121:114], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[88:80] % { 1'h1, in_data[19:12] };
  assign celloutsig_0_5z = { in_data[34:22], celloutsig_0_3z } % { 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[6:5], celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[7:5] };
  assign celloutsig_0_1z = ^ { in_data[76:64], celloutsig_0_0z };
  assign celloutsig_1_5z = ^ in_data[187:171];
  assign celloutsig_0_2z = ^ { in_data[56], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_7z = { in_data[46:41], _03_[20:18] } << celloutsig_0_5z[9:1];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z } << _05_[13:7];
  assign { _03_[28:21], _03_[17:0] } = { celloutsig_0_0z[7:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign _04_[5:4] = { _02_, _01_ };
  assign _05_[5:0] = { _02_, _01_, _04_[3:0] };
  assign _06_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
