// Seed: 476818919
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  assign id_1 = id_2;
  assign id_0 = 1;
  logic id_3;
  logic id_4;
endmodule
