Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9288f956457d447a92af9d38609fe762 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dynamic_scan_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dynamic_scan xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.6.v:14]
ERROR: [VRFC 10-2063] Module <divider> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <counter> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <_7Seg_Driver_Selector> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <rom8x4> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <_7Seg_Driver_Decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
