# SISO Shift Register â€“ RTL to GDSII Flow

## Overview
This project demonstrates a complete RTL to GDSII implementation of a
Serial-In Serial-Out (SISO) shift register.

## Design Features
- Synchronous shift register
- Serial input and serial output
- Parameterized register length

## Project Structure
- rtl/        : Verilog RTL design
- tb/         : Functional verification
- synthesis/  : Genus synthesis scripts and LEC setup
- netlist/    : Gate-level synthesized netlist
- place_route/: Innovus backend outputs

## Tools Used
- Verilog HDL(incisive)
- Cadence Genus
- Cadence Innovus
- Cadence LEC(conformal)

## Author
Deepthi D
