vendor_name = ModelSim
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf
source_file = 1, C:/Users/HeshDS/Desktop/FYP/project/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/RV32IM_pipeline.cbx.xml
design_name = system
instance = comp, \restled~output\, restled~output, system, 1
instance = comp, \reset~input\, reset~input, system, 1
instance = comp, \pin_name1~input\, pin_name1~input, system, 1
