\usetikzlibrary{arrows.meta,calc}
\input{../buses/std-bus-lib}

\tikzset{
    >=Latex,
}

\begin{frame}{individual computers are networks}
\begin{itemize}
    \item individual computers are (kinda) networks of\ldots
    \begin{itemize}
        \item processors
        \item memories
        \item I/O devices
    \end{itemize}
    \vspace{.5cm}
    \item so what topology (layout) do those networks have?
    \end{itemize}
\end{frame}

\againframe<1>{stdBusDiag}
% FIXME: Intel 80386 block diagram as comparison


\begin{frame}{example: 80386 signal pins}
\begin{tabular}{|l|l|l|}
\hline
\bfseries name & \multicolumn{2}{|l|}{\bfseries purpose} \\ \hline 
CLK2 & clock for bus & timing\\ \hline
W/R\# & write or read? & \multirow{4}{*}{metadata} \\ \cline{1-2}
D/C\# & data or control? &~ \\ \cline{1-2}
M/IO\# & memory or I/O? &~\\ \cline{1-2}
INTR & interrupt request &~\\ \cline{1-2}
\ldots & other metadata signals &~\\ \hline
BE0\#-BE3\# & (4) byte enable & \multirow{2}{*}{address} \\\cline{1-2}
A2-A31 & (30) address bits &~\\ \hline
DO-D31 & (32) data signals & data\\ \hline
\end{tabular}
\imagecredit{adapted from the Intel 80386 Hardware Reference Manual (1986)}
\end{frame}

\begin{frame}{example: AMD EPYC (1 socket)}
\includegraphics[height=0.9\textheight]{../buses/zepplin-fig21}
\imagecredit{Figure from Burd et al,  \\ `` `Zepllin': An SoC for Multichip Architectures'' (IEEE JSSC Vol 54, No 1)}
\end{frame}

\begin{frame}{example: Intel Skylake-SP}
\includegraphics[height=0.85\textheight]{../buses/skylake-mesh}
\imagecredit{Figure from Tam et al, ``SkyLake-SP: A 14nm 28-Core XeonÂ® Processor'' (ISSCC 2018)}
\end{frame}

% FIXME: recent AMD/Intel block diagram for network 
    % Intel Mesh network
    % 
