{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670426461928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670426461929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 20:51:01 2022 " "Processing started: Wed Dec  7 20:51:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670426461929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426461929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426461929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670426462306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670426462306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y vending_machine.v(6) " "Verilog HDL Declaration information at vending_machine.v(6): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670426468934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A vending_machine.v(3) " "Verilog HDL Declaration information at vending_machine.v(3): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670426468934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B vending_machine.v(3) " "Verilog HDL Declaration information at vending_machine.v(3): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670426468934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C vending_machine.v(3) " "Verilog HDL Declaration information at vending_machine.v(3): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670426468934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670426468935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426468935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_test " "Found entity 1: vending_test" {  } { { "vending_test.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670426468936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426468936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670426468958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(28) " "Verilog HDL assignment warning at vending_machine.v(28): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(34) " "Verilog HDL assignment warning at vending_machine.v(34): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(41) " "Verilog HDL assignment warning at vending_machine.v(41): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(46) " "Verilog HDL assignment warning at vending_machine.v(46): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(53) " "Verilog HDL assignment warning at vending_machine.v(53): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(59) " "Verilog HDL assignment warning at vending_machine.v(59): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(66) " "Verilog HDL assignment warning at vending_machine.v(66): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(71) " "Verilog HDL assignment warning at vending_machine.v(71): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(77) " "Verilog HDL assignment warning at vending_machine.v(77): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(90) " "Verilog HDL assignment warning at vending_machine.v(90): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(95) " "Verilog HDL assignment warning at vending_machine.v(95): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(101) " "Verilog HDL assignment warning at vending_machine.v(101): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(108) " "Verilog HDL assignment warning at vending_machine.v(108): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(115) " "Verilog HDL assignment warning at vending_machine.v(115): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(120) " "Verilog HDL assignment warning at vending_machine.v(120): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(127) " "Verilog HDL assignment warning at vending_machine.v(127): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(134) " "Verilog HDL assignment warning at vending_machine.v(134): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(141) " "Verilog HDL assignment warning at vending_machine.v(141): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(146) " "Verilog HDL assignment warning at vending_machine.v(146): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 vending_machine.v(152) " "Verilog HDL assignment warning at vending_machine.v(152): truncated value with size 3 to match size of target (1)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bottle vending_machine.v(20) " "Verilog HDL Always Construct warning at vending_machine.v(20): inferring latch(es) for variable \"bottle\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottle vending_machine.v(20) " "Inferred latch for \"bottle\" at vending_machine.v(20)" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426468975 "|vending_machine"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bottle VCC " "Pin \"bottle\" is stuck at VCC" {  } { { "vending_machine.v" "" { Text "E:/College/Sem_5/CLPD/vending_machine/vending_machine.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670426469265 "|vending_machine|bottle"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670426469265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670426469317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670426469441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College/Sem_5/CLPD/vending_machine/output_files/vending_machine.map.smsg " "Generated suppressed messages file E:/College/Sem_5/CLPD/vending_machine/output_files/vending_machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426469457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670426469553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670426469553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670426469577 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670426469577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670426469577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670426469577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670426469586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 20:51:09 2022 " "Processing ended: Wed Dec  7 20:51:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670426469586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670426469586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670426469586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670426469586 ""}
