<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/wembly/development/github/wemblykj/FPGA/FPGA_System86/src/platform/xilinx/xsystem86/tilegen_subsystem_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tilegen_subsystem_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="70" />
   <wvobject fp_name="/tilegen_subsystem_tb/uut/rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/CLK_6M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_6M</obj_property>
      <obj_property name="ObjectShortName">CLK_6M</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/CLK_2H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_2H</obj_property>
      <obj_property name="ObjectShortName">CLK_2H</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nSCROLL0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nSCROLL0</obj_property>
      <obj_property name="ObjectShortName">nSCROLL0</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nSCROLL1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nSCROLL1</obj_property>
      <obj_property name="ObjectShortName">nSCROLL1</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nLATCH0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nLATCH0</obj_property>
      <obj_property name="ObjectShortName">nLATCH0</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nLATCH1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nLATCH1</obj_property>
      <obj_property name="ObjectShortName">nLATCH1</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nHSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nHSYNC</obj_property>
      <obj_property name="ObjectShortName">nHSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nVSYNC" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nVSYNC</obj_property>
      <obj_property name="ObjectShortName">nVSYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/FLIP" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FLIP</obj_property>
      <obj_property name="ObjectShortName">FLIP</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/SRCWIN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SRCWIN</obj_property>
      <obj_property name="ObjectShortName">SRCWIN</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/BANK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BANK</obj_property>
      <obj_property name="ObjectShortName">BANK</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/nBACKCOLOR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nBACKCOLOR</obj_property>
      <obj_property name="ObjectShortName">nBACKCOLOR</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">A[12:0]</obj_property>
      <obj_property name="ObjectShortName">A[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/RnW" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RnW</obj_property>
      <obj_property name="ObjectShortName">RnW</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/MD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">MD[7:0]</obj_property>
      <obj_property name="ObjectShortName">MD[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">D[7:0]</obj_property>
      <obj_property name="ObjectShortName">D[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/J5" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">J5[20:1]</obj_property>
      <obj_property name="ObjectShortName">J5[20:1]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/SPR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SPR[2:0]</obj_property>
      <obj_property name="ObjectShortName">SPR[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/DOT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DOT[7:0]</obj_property>
      <obj_property name="ObjectShortName">DOT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4r_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4r_ce_n</obj_property>
      <obj_property name="ObjectShortName">eprom_4r_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4r_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4r_oe_n</obj_property>
      <obj_property name="ObjectShortName">eprom_4r_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4r_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4r_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_4r_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4r_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4r_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_4r_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4s_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4s_ce_n</obj_property>
      <obj_property name="ObjectShortName">eprom_4s_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4s_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4s_oe_n</obj_property>
      <obj_property name="ObjectShortName">eprom_4s_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4s_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4s_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_4s_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_4s_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_4s_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_4s_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7r_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7r_ce_n</obj_property>
      <obj_property name="ObjectShortName">eprom_7r_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7r_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7r_oe_n</obj_property>
      <obj_property name="ObjectShortName">eprom_7r_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7r_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7r_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_7r_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7r_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7r_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_7r_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7s_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7s_ce_n</obj_property>
      <obj_property name="ObjectShortName">eprom_7s_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7s_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7s_oe_n</obj_property>
      <obj_property name="ObjectShortName">eprom_7s_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7s_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7s_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_7s_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/eprom_7s_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">eprom_7s_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">eprom_7s_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_4v_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">prom_4v_ce_n</obj_property>
      <obj_property name="ObjectShortName">prom_4v_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_4v_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">prom_4v_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">prom_4v_addr[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_4v_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">prom_4v_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">prom_4v_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_6u_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">prom_6u_ce_n</obj_property>
      <obj_property name="ObjectShortName">prom_6u_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_6u_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">prom_6u_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">prom_6u_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/prom_6u_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">prom_6u_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">prom_6u_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_4n_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_4n_ce_n</obj_property>
      <obj_property name="ObjectShortName">sram_4n_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_4n_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_4n_oe_n</obj_property>
      <obj_property name="ObjectShortName">sram_4n_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_4n_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_4n_we_n</obj_property>
      <obj_property name="ObjectShortName">sram_4n_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_4n_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_4n_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">sram_4n_addr[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_4n_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_4n_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">sram_4n_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_7n_ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_7n_ce_n</obj_property>
      <obj_property name="ObjectShortName">sram_7n_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_7n_oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_7n_oe_n</obj_property>
      <obj_property name="ObjectShortName">sram_7n_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_7n_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sram_7n_we_n</obj_property>
      <obj_property name="ObjectShortName">sram_7n_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_7n_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_7n_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">sram_7n_addr[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/sram_7n_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sram_7n_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">sram_7n_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/PR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PR[2:0]</obj_property>
      <obj_property name="ObjectShortName">PR[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/CL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CL[7:0]</obj_property>
      <obj_property name="ObjectShortName">CL[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/DT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT[2:0]</obj_property>
      <obj_property name="ObjectShortName">DT[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_7k_ga" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_7k_ga[13:0]</obj_property>
      <obj_property name="ObjectShortName">cus42_7k_ga[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_7k_ha2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_7k_ha2</obj_property>
      <obj_property name="ObjectShortName">cus42_7k_ha2</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_7k_hb2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_7k_hb2</obj_property>
      <obj_property name="ObjectShortName">cus42_7k_hb2</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_5k_ga" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_5k_ga[13:0]</obj_property>
      <obj_property name="ObjectShortName">cus42_5k_ga[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_5k_ha2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_5k_ha2</obj_property>
      <obj_property name="ObjectShortName">cus42_5k_ha2</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus42_5k_hb2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cus42_5k_hb2</obj_property>
      <obj_property name="ObjectShortName">cus42_5k_hb2</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/ls374_8h_q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ls374_8h_q[7:0]</obj_property>
      <obj_property name="ObjectShortName">ls374_8h_q[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_6n_pro" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_6n_pro[2:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_6n_pro[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_6n_clo" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_6n_clo[7:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_6n_clo[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_6n_dto" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_6n_dto[2:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_6n_dto[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/ls158_7u_y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ls158_7u_y[3:0]</obj_property>
      <obj_property name="ObjectShortName">ls158_7u_y[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_8n_pr_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_8n_pr_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_8n_pr_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_8n_cl_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_8n_cl_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_8n_cl_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/cus43_8n_dt_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cus43_8n_dt_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">cus43_8n_dt_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tilegen_subsystem_tb/uut/ls158_5u_y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ls158_5u_y[3:0]</obj_property>
      <obj_property name="ObjectShortName">ls158_5u_y[3:0]</obj_property>
   </wvobject>
</wave_config>
