/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_6z) & (celloutsig_0_3z[0] | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[29] | ~(in_data[34]);
  assign celloutsig_0_77z = celloutsig_0_12z[2] | ~(celloutsig_0_10z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z[1]);
  reg [2:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_1z[8:6];
  assign _00_[13:11] = _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { in_data[132], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = { _01_, celloutsig_1_3z, celloutsig_1_8z } & celloutsig_1_0z[4:0];
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z } & { celloutsig_1_12z[2:0], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] >= celloutsig_1_0z[4:0];
  assign celloutsig_0_5z = { in_data[29:18], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, _00_[13:11], _00_[13:11] } > { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_76z = ! { in_data[80:66], celloutsig_0_0z };
  assign celloutsig_1_15z = ! celloutsig_1_2z[3:1];
  assign celloutsig_1_18z = ! { in_data[183:179], celloutsig_1_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[4:0] * { in_data[179:176], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_0z[5], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_1z } * celloutsig_1_0z[4:1];
  assign celloutsig_0_12z = { _00_[13:12], celloutsig_0_10z, celloutsig_0_7z } * celloutsig_0_1z[10:7];
  assign celloutsig_0_6z = { in_data[85], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } != { in_data[82:67], celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z } != { celloutsig_1_0z[5:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_3z } !== celloutsig_1_0z[2:0];
  assign celloutsig_1_6z = celloutsig_1_0z[5:2] !== in_data[166:163];
  assign celloutsig_1_8z = { celloutsig_1_2z[2:1], celloutsig_1_2z } !== celloutsig_1_0z;
  assign celloutsig_0_3z = { in_data[23:19], celloutsig_0_0z } | { celloutsig_0_1z[5:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = ~^ { in_data[118:114], celloutsig_1_8z };
  assign celloutsig_1_1z = ^ { celloutsig_1_0z[6:5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = ^ { celloutsig_0_2z, _00_[13:11], _00_[13:11], _00_[13:11], _00_[13:11] };
  assign celloutsig_1_0z = in_data[108:102] >> in_data[150:144];
  assign celloutsig_0_1z = { in_data[15:5], celloutsig_0_0z, celloutsig_0_0z } - { in_data[81:70], celloutsig_0_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_17z = 3'h0;
    else if (!clkin_data[192]) celloutsig_1_17z = { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_11z };
  assign _00_[10:7] = { celloutsig_0_6z, _00_[13:11] };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
