// Seed: 193229876
module module_0 (
    output uwire id_0,
    output wire  id_1
    , id_6,
    input  tri1  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  id_7(
      id_6, id_3
  );
  assign id_1 = id_2;
  uwire id_8, id_9;
  assign id_4 = 1 + id_8;
  wire id_10;
  logic [7:0][1] id_11 = id_6, id_12;
  assign id_9 = id_6;
  assign id_8 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
  wire id_8, id_9, id_10;
  module_0(
      id_6, id_2, id_4, id_1, id_3
  );
endmodule
