Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  1 00:33:18 2022
| Host         : XPS8920 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BoardPeripheral_top_timing_summary_routed.rpt -pb BoardPeripheral_top_timing_summary_routed.pb -rpx BoardPeripheral_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardPeripheral_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.642        0.000                      0                  148        0.140        0.000                      0                  148        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.642        0.000                      0                  148        0.140        0.000                      0                  148        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.756ns (28.820%)  route 4.337ns (71.180%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.905    11.414    uarithmetic/E[0]
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.598    15.021    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.055    uarithmetic/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.756ns (28.820%)  route 4.337ns (71.180%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.905    11.414    uarithmetic/E[0]
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.598    15.021    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.055    uarithmetic/out_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.756ns (29.474%)  route 4.202ns (70.526%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.770    11.279    uarithmetic/E[0]
    SLICE_X3Y82          FDRE                                         r  uarithmetic/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  uarithmetic/out_data_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.054    uarithmetic/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.756ns (29.474%)  route 4.202ns (70.526%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.770    11.279    uarithmetic/E[0]
    SLICE_X3Y82          FDRE                                         r  uarithmetic/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  uarithmetic/out_data_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.054    uarithmetic/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.756ns (29.498%)  route 4.197ns (70.502%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.765    11.274    uarithmetic/E[0]
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.600    15.023    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uarithmetic/out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.756ns (29.498%)  route 4.197ns (70.502%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.765    11.274    uarithmetic/E[0]
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.600    15.023    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uarithmetic/out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.756ns (29.498%)  route 4.197ns (70.502%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.765    11.274    uarithmetic/E[0]
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.600    15.023    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uarithmetic/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.756ns (29.498%)  route 4.197ns (70.502%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.765    11.274    uarithmetic/E[0]
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.600    15.023    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uarithmetic/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 1.756ns (29.609%)  route 4.175ns (70.391%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.743    11.251    uarithmetic/E[0]
    SLICE_X1Y82          FDRE                                         r  uarithmetic/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    uarithmetic/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  uarithmetic/out_data_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.054    uarithmetic/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 uarithmetic/out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 1.756ns (29.609%)  route 4.175ns (70.391%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  uarithmetic/out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  uarithmetic/out_data_reg[11]/Q
                         net (fo=18, routed)          0.862     6.639    uarithmetic/arithmetic_result[11]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.791 r  uarithmetic/out_data[26]_i_21/O
                         net (fo=2, routed)           0.421     7.212    uarithmetic/out_data[26]_i_21_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.332     7.544 r  uarithmetic/out_data[26]_i_20/O
                         net (fo=1, routed)           0.574     8.118    uarithmetic/out_data[26]_i_20_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     8.242 r  uarithmetic/out_data[26]_i_18/O
                         net (fo=1, routed)           0.406     8.649    uarithmetic/out_data[26]_i_18_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.124     8.773 r  uarithmetic/out_data[26]_i_15/O
                         net (fo=1, routed)           0.301     9.073    uarithmetic/out_data[26]_i_15_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  uarithmetic/out_data[26]_i_10/O
                         net (fo=1, routed)           0.415     9.612    uarithmetic/out_data[26]_i_10_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.116     9.728 r  uarithmetic/out_data[26]_i_5/O
                         net (fo=1, routed)           0.452    10.181    uget_SWinfo/out_data_reg[26]_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.328    10.509 r  uget_SWinfo/out_data[26]_i_1/O
                         net (fo=27, routed)          0.743    11.251    uarithmetic/E[0]
    SLICE_X0Y82          FDRE                                         r  uarithmetic/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  uarithmetic/out_data_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.054    uarithmetic/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uget_SWinfo/out_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  uget_SWinfo/out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/out_data_reg[7]/Q
                         net (fo=1, routed)           0.058     1.719    uarithmetic/out_data_reg[15]_1[6]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  uarithmetic/out_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.764    uarithmetic/out_data[7]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  uarithmetic/out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  uarithmetic/out_data_reg[7]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091     1.623    uarithmetic/out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uarithmetic/out_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.653%)  route 0.121ns (39.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  uarithmetic/out_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uarithmetic/out_data_reg[16]/Q
                         net (fo=20, routed)          0.121     1.781    uarithmetic/arithmetic_result[16]
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  uarithmetic/out_data[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    uarithmetic/out_data[15]_i_1__0_n_0
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  uarithmetic/out_data_reg[15]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.626    uarithmetic/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uget_SWinfo/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.025%)  route 0.119ns (38.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  uget_SWinfo/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/out_data_reg[1]/Q
                         net (fo=1, routed)           0.119     1.779    uarithmetic/out_data_reg[15]_1[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  uarithmetic/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    uarithmetic/out_data[1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  uarithmetic/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  uarithmetic/out_data_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091     1.622    uarithmetic/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uget_SWinfo/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.534%)  route 0.121ns (39.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  uget_SWinfo/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/command_reg[1]/Q
                         net (fo=19, routed)          0.121     1.782    uarithmetic/command[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  uarithmetic/out_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uarithmetic/out_data[16]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uarithmetic/out_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  uarithmetic/out_data_reg[16]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091     1.623    uarithmetic/out_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uarithmetic/out_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.200%)  route 0.128ns (40.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    uarithmetic/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  uarithmetic/out_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uarithmetic/out_data_reg[24]/Q
                         net (fo=21, routed)          0.128     1.790    uarithmetic/arithmetic_result[24]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  uarithmetic/out_data[23]_i_1/O
                         net (fo=1, routed)           0.000     1.835    uarithmetic/out_data[23]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  uarithmetic/out_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  uarithmetic/out_data_reg[23]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    uarithmetic/out_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uarithmetic/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.091%)  route 0.134ns (41.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    uarithmetic/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  uarithmetic/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uarithmetic/out_data_reg[1]/Q
                         net (fo=13, routed)          0.134     1.793    uget_SWinfo/Q[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  uget_SWinfo/out_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uarithmetic/D[0]
    SLICE_X1Y82          FDRE                                         r  uarithmetic/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    uarithmetic/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  uarithmetic/out_data_reg[0]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    uarithmetic/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uget_SWinfo/out_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.597     1.516    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  uget_SWinfo/out_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uget_SWinfo/out_data_reg[9]/Q
                         net (fo=1, routed)           0.143     1.801    uarithmetic/out_data_reg[15]_1[8]
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  uarithmetic/out_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.846    uarithmetic/out_data[9]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.870     2.035    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  uarithmetic/out_data_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    uarithmetic/out_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uget_SWinfo/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.229%)  route 0.145ns (43.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  uget_SWinfo/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/command_reg[2]/Q
                         net (fo=30, routed)          0.145     1.805    uarithmetic/command[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  uarithmetic/out_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.850    uarithmetic/out_data[24]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uarithmetic/out_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    uarithmetic/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  uarithmetic/out_data_reg[24]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.626    uarithmetic/out_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uget_SWinfo/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.177%)  route 0.157ns (45.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  uget_SWinfo/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/command_reg[2]/Q
                         net (fo=30, routed)          0.157     1.818    uarithmetic/command[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  uarithmetic/out_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.863    uarithmetic/out_data[18]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  uarithmetic/out_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  uarithmetic/out_data_reg[18]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    uarithmetic/out_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uget_SWinfo/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uarithmetic/out_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.019%)  route 0.158ns (45.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    uget_SWinfo/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  uget_SWinfo/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uget_SWinfo/command_reg[2]/Q
                         net (fo=30, routed)          0.158     1.819    uarithmetic/command[2]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  uarithmetic/out_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.864    uarithmetic/out_data[17]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  uarithmetic/out_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    uarithmetic/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  uarithmetic/out_data_reg[17]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091     1.625    uarithmetic/out_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     uarithmetic/out_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     uarithmetic/out_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     uarithmetic/out_data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     uarithmetic/out_data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     uget_SWinfo/duplicatedInputRemove_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     uget_SWinfo/duplicatedInputRemove_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     uget_SWinfo/duplicatedInputRemove_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     uget_SWinfo/duplicatedInputRemove_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     uget_SWinfo/out_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     useven_segment_Ctrl/refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     useven_segment_Ctrl/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     useven_segment_Ctrl/refresh_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     useven_segment_Ctrl/refresh_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     uget_SWinfo/duplicatedInputRemove_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     uget_SWinfo/duplicatedInputRemove_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uarithmetic/out_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     uget_SWinfo/out_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     uget_SWinfo/out_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     uget_SWinfo/out_data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     uarithmetic/out_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     uarithmetic/out_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     uarithmetic/out_data_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     uarithmetic/out_data_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     uget_SWinfo/out_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     uget_SWinfo/out_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     uget_SWinfo/out_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     uget_SWinfo/out_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     uarithmetic/out_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     uarithmetic/out_data_reg[11]/C



