{
  "design": {
    "design_info": {
      "boundary_crc": "0xAE09462AEB346445",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../zfirst.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "up_button": "",
      "down_button": "",
      "clock_gen": "",
      "axi4_lite_master_0": "",
      "axi_uartlite_0": "",
      "system_reset": "",
      "smartconnect_0": "",
      "fifo_to_uart_0": "",
      "vcontroller_0": "",
      "hls_controller": ""
    },
    "ports": {
      "CLK_125_N": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_CLK_125_N",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CLK_125_P": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESET"
          },
          "CLK_DOMAIN": {
            "value": "design_1_CLK_125_P",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "GPIO_PB1": {
        "direction": "I"
      },
      "GPIO_PB2": {
        "direction": "I"
      },
      "CPU_RESET": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "UART2_RXD": {
        "direction": "I"
      },
      "UART2_TXD": {
        "direction": "O"
      }
    },
    "components": {
      "up_button": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "design_1_button_0_0",
        "xci_path": "ip\\design_1_button_0_0\\design_1_button_0_0.xci",
        "inst_hier_path": "up_button",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "down_button": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "design_1_button_0_1",
        "xci_path": "ip\\design_1_button_0_1\\design_1_button_0_1.xci",
        "inst_hier_path": "down_button",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "clock_gen": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clock_gen",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "107.164"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "85.285"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "9.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "axi4_lite_master_0": {
        "vlnv": "xilinx.com:module_ref:axi4_lite_master:1.0",
        "xci_name": "design_1_axi4_lite_master_0_0",
        "xci_path": "ip\\design_1_axi4_lite_master_0_0\\design_1_axi4_lite_master_0_0.xci",
        "inst_hier_path": "axi4_lite_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4_lite_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "AMCI_MOSI": {
            "direction": "I",
            "left": "97",
            "right": "0"
          },
          "AMCI_MISO": {
            "direction": "O",
            "left": "33",
            "right": "0"
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0",
        "xci_path": "ip\\design_1_axi_uartlite_0_0\\design_1_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_125M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_125M_0\\design_1_rst_clk_wiz_125M_0.xci",
        "inst_hier_path": "system_reset"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip\\design_1_smartconnect_0_0\\design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "fifo_to_uart_0": {
        "vlnv": "xilinx.com:module_ref:fifo_to_uart:1.0",
        "xci_name": "design_1_fifo_to_uart_0_0",
        "xci_path": "ip\\design_1_fifo_to_uart_0_0\\design_1_fifo_to_uart_0_0.xci",
        "inst_hier_path": "fifo_to_uart_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo_to_uart",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "XMIT_FIFO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_write:1.0",
            "vlnv": "xilinx.com:interface:acc_fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "XMIT_DATA",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "XMIT_WREN",
                "direction": "I"
              },
              "FULL_N": {
                "physical_name": "XMIT_FULL_N",
                "direction": "O"
              }
            }
          },
          "RECV_FIFO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
            "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "RECV_DATA",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "RECV_RDEN",
                "direction": "I"
              },
              "EMPTY_N": {
                "physical_name": "RECV_EMPTY_N",
                "direction": "O"
              }
            }
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "2"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "UART_INT": {
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "EDGE_RISING",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "vcontroller_0": {
        "vlnv": "xilinx.com:module_ref:vcontroller:1.0",
        "xci_name": "design_1_vcontroller_0_0",
        "xci_path": "ip\\design_1_vcontroller_0_0\\design_1_vcontroller_0_0.xci",
        "inst_hier_path": "vcontroller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vcontroller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "RECV_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:acc_fifo_read:1.0",
            "vlnv": "xilinx.com:interface:acc_fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "RECV_DATA",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "RECV_RDEN",
                "direction": "O"
              },
              "EMPTY_N": {
                "physical_name": "RECV_EMPTY_N",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AMCI_MOSI": {
            "direction": "O",
            "left": "97",
            "right": "0"
          },
          "AMCI_MISO": {
            "direction": "I",
            "left": "33",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "BUTTON1": {
            "direction": "I"
          },
          "BUTTON2": {
            "direction": "I"
          },
          "START": {
            "direction": "O"
          },
          "DONE": {
            "direction": "I"
          }
        }
      },
      "hls_controller": {
        "vlnv": "xilinx.com:hls:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip\\design_1_controller_0_0\\design_1_controller_0_0.xci",
        "inst_hier_path": "hls_controller",
        "interface_ports": {
          "m_axi_gmem0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi4_lite_master_0_M_AXI": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "axi4_lite_master_0/M_AXI"
        ]
      },
      "controller_0_m_axi_gmem0": {
        "interface_ports": [
          "hls_controller/m_axi_gmem0",
          "smartconnect_0/S02_AXI"
        ]
      },
      "controller_0_uart_recv_fifo": {
        "interface_ports": [
          "hls_controller/uart_recv_fifo",
          "fifo_to_uart_0/RECV_FIFO"
        ]
      },
      "controller_0_uart_xmit_fifo": {
        "interface_ports": [
          "fifo_to_uart_0/XMIT_FIFO",
          "hls_controller/uart_xmit_fifo"
        ]
      },
      "fifo_to_uart_0_M_AXI": {
        "interface_ports": [
          "smartconnect_0/S01_AXI",
          "fifo_to_uart_0/M_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      }
    },
    "nets": {
      "CPU_RESET_1": {
        "ports": [
          "CPU_RESET",
          "system_reset/ext_reset_in"
        ]
      },
      "PIN_0_1": {
        "ports": [
          "GPIO_PB1",
          "down_button/PIN"
        ]
      },
      "PIN_1_1": {
        "ports": [
          "GPIO_PB2",
          "up_button/PIN"
        ]
      },
      "axi4_lite_master_0_AMCI_MISO": {
        "ports": [
          "axi4_lite_master_0/AMCI_MISO",
          "vcontroller_0/AMCI_MISO"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "fifo_to_uart_0/UART_INT"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "UART2_TXD"
        ]
      },
      "clk_in1_n_0_1": {
        "ports": [
          "CLK_125_N",
          "clock_gen/clk_in1_n"
        ]
      },
      "clk_in1_p_0_1": {
        "ports": [
          "CLK_125_P",
          "clock_gen/clk_in1_p"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clock_gen/clk_out1",
          "down_button/CLK",
          "up_button/CLK",
          "axi4_lite_master_0/M_AXI_ACLK",
          "system_reset/slowest_sync_clk",
          "axi_uartlite_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "fifo_to_uart_0/M_AXI_ACLK",
          "vcontroller_0/CLK",
          "hls_controller/ap_clk"
        ]
      },
      "controller_0_ap_done": {
        "ports": [
          "hls_controller/ap_done",
          "vcontroller_0/DONE"
        ]
      },
      "down_button_Q": {
        "ports": [
          "down_button/Q",
          "vcontroller_0/BUTTON2"
        ]
      },
      "rst_clk_wiz_125M_peripheral_aresetn": {
        "ports": [
          "system_reset/peripheral_aresetn",
          "axi4_lite_master_0/M_AXI_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "fifo_to_uart_0/M_AXI_ARESETN",
          "vcontroller_0/RESETN",
          "hls_controller/ap_rst_n"
        ]
      },
      "rx_0_1": {
        "ports": [
          "UART2_RXD",
          "axi_uartlite_0/rx"
        ]
      },
      "system_reset_interconnect_aresetn": {
        "ports": [
          "system_reset/interconnect_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "up_button_Q": {
        "ports": [
          "up_button/Q",
          "vcontroller_0/BUTTON1"
        ]
      },
      "vcontroller_0_AMCI_MOSI": {
        "ports": [
          "vcontroller_0/AMCI_MOSI",
          "axi4_lite_master_0/AMCI_MOSI"
        ]
      },
      "vcontroller_0_START": {
        "ports": [
          "vcontroller_0/START",
          "hls_controller/ap_start"
        ]
      }
    },
    "addressing": {
      "/axi4_lite_master_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/fifo_to_uart_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}