module counter_1s(
	input clk,
	output reg count
	);
	reg [25:0] count50M;
	always @(posedge clk) begin
		count50M <= count50M + 25'b1;
		if(count50M == 25'd50_000_000)
			count <= count + 1;
	end

endmodule