#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+v2k' '+vc' '-sverilog' '+systemverilogext+sv' '-timescale=1ns/1ps' '+vcs+lic+wait' '+multisource_int_delays' '+plusarg_save' '+overlap' '-full64' '-Mupdate' '-lca' '+libext+.v+.vlib+.vh' '-cm_libs' 'yv+celldefine' '+neg_tchk' '-debug_access+all' '-debug_pp' '+noerrorIOPCWM' '+nowarnTFMPC' '+notimingcheck' '+vcs+dumparrays' '+memcbk' '../verilog/test/sys_defs.vh' '../verilog/group_scan_mem_reg_if/group_scan_mem_reg_if.nl.v' '../verilog/share/block_scan.sv' '../verilog/share/group_mux.sv' '../verilog/scan_for_test.sv' '../verilog/reg/cs_reg.sv' '../verilog/sram/spram.sv' '../verilog/test/test_scan.sv' '../verilog/test/CLK_GEN.sv' '/afs/umich.edu/class/eecs427/tsmc65/stdcells/tcbn65lp_220a/TSMCHOME/digital/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v' './tb_test_scan_syn.sv' '-o' 'simv' 2>&1
