// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 

// This is a counter that counts from 1 to 12
module counter2( 
    input clk,
    input reset,
    output reg [3:0] q2
); 
// update q2 on the positive edge of the clock according to the following cases:
// on reset, assign q2 to 1
// else if q2 is 12, assign q2 to 1
// else, increment q2 by 1 

// This is a counter that counts from 1 to 12
module counter3( 
    input clk,
    input reset,
    output reg [3:0] q3
); 
// update q3 on the positive edge of the clock according to the following cases:
// on reset, assign q3 to 1
// else if q3 is 12, assign q3 to 1
// else, increment q3 by 1 

// This is a counter that countsendmodule
