Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/C16Gytenis.Borusas.l/Documents/ISE projects/CE1_Borusas/CE1_testbench_isim_beh.exe -prj C:/Users/C16Gytenis.Borusas.l/Documents/ISE projects/CE1_Borusas/CE1_testbench_beh.prj work.CE1_testbench 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C16Gytenis.Borusas.l/Documents/ISE projects/CE1_Borusas/CE1_shell.vhd" into library work
Parsing VHDL file "C:/Users/C16Gytenis.Borusas.l/Documents/ISE projects/CE1_Borusas/CE1_testbench_shell.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity CE1_shell [ce1_shell_default]
Compiling architecture behavior of entity ce1_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/C16Gytenis.Borusas.l/Documents/ISE projects/CE1_Borusas/CE1_testbench_isim_beh.exe
Fuse Memory Usage: 28124 KB
Fuse CPU Usage: 467 ms
