{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463354628295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463354628314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 20:23:47 2016 " "Processing started: Sun May 15 20:23:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463354628314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354628314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354628314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463354629787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_8-behavior " "Found design unit 1: static_8-behavior" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674562 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_8 " "Found entity 1: static_8" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_4-behavior " "Found design unit 1: static_4-behavior" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674567 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_4 " "Found entity 1: static_4" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_2-behavior " "Found design unit 1: static_2-behavior" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674573 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_2 " "Found entity 1: static_2" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_1-behavior " "Found design unit 1: static_1-behavior" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674577 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_1 " "Found entity 1: static_1" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/static_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rssyndromecalc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rssyndromecalc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RSSyndromeCalc " "Found entity 1: RSSyndromeCalc" {  } { { "RSSyndromeCalc.bdf" "" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-description " "Found design unit 1: register4b-description" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674587 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_sum-behavior " "Found design unit 1: gf_sum-behavior" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_sum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674592 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_sum " "Found entity 1: gf_sum" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_sum.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_mult-lut " "Found design unit 1: gf_mult-lut" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674600 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_mult " "Found entity 1: gf_mult" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463354674600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354674600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RSSyndromeCalc " "Elaborating entity \"RSSyndromeCalc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463354674712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b register4b:inst15 " "Elaborating entity \"register4b\" for hierarchy \"register4b:inst15\"" {  } { { "RSSyndromeCalc.bdf" "inst15" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 96 768 920 208 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354674761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_sum gf_sum:inst22 " "Elaborating entity \"gf_sum\" for hierarchy \"gf_sum:inst22\"" {  } { { "RSSyndromeCalc.bdf" "inst22" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 8 448 600 88 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354674853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult gf_mult:inst11 " "Elaborating entity \"gf_mult\" for hierarchy \"gf_mult:inst11\"" {  } { { "RSSyndromeCalc.bdf" "inst11" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 8 248 400 88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354674901 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o gf_mult.vhd(15) " "VHDL Process Statement warning at gf_mult.vhd(15): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1463354675007 "|RSSyndromeCalc|gf_mult:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] gf_mult.vhd(15) " "Inferred latch for \"o\[0\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354675010 "|RSSyndromeCalc|gf_mult:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] gf_mult.vhd(15) " "Inferred latch for \"o\[1\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354675010 "|RSSyndromeCalc|gf_mult:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] gf_mult.vhd(15) " "Inferred latch for \"o\[2\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354675011 "|RSSyndromeCalc|gf_mult:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] gf_mult.vhd(15) " "Inferred latch for \"o\[3\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354675012 "|RSSyndromeCalc|gf_mult:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_1 static_1:inst9 " "Elaborating entity \"static_1\" for hierarchy \"static_1:inst9\"" {  } { { "RSSyndromeCalc.bdf" "inst9" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 24 72 200 104 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354675038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_2 static_2:inst2 " "Elaborating entity \"static_2\" for hierarchy \"static_2:inst2\"" {  } { { "RSSyndromeCalc.bdf" "inst2" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 288 56 184 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354675059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_4 static_4:inst3 " "Elaborating entity \"static_4\" for hierarchy \"static_4:inst3\"" {  } { { "RSSyndromeCalc.bdf" "inst3" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 544 40 168 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354675080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_8 static_8:inst4 " "Elaborating entity \"static_8\" for hierarchy \"static_8:inst4\"" {  } { { "RSSyndromeCalc.bdf" "inst4" { Schematic "C:/Users/owner/Desktop/DecoderRS/RSSyndromeCalc.bdf" { { 792 48 176 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354675100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst11\|o\[3\] " "Latch gf_mult:inst11\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677187 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677187 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst11\|o\[2\] " "Latch gf_mult:inst11\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677188 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677188 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst11\|o\[1\] " "Latch gf_mult:inst11\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677189 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677189 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst11\|o\[0\] " "Latch gf_mult:inst11\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677189 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677189 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst12\|o\[3\] " "Latch gf_mult:inst12\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677190 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677190 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst12\|o\[2\] " "Latch gf_mult:inst12\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677191 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst12\|o\[1\] " "Latch gf_mult:inst12\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst19\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst19\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677191 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677191 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst12\|o\[0\] " "Latch gf_mult:inst12\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677192 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst13\|o\[3\] " "Latch gf_mult:inst13\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst20\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677192 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677192 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst13\|o\[2\] " "Latch gf_mult:inst13\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677193 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677193 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst13\|o\[1\] " "Latch gf_mult:inst13\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677194 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677194 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst13\|o\[0\] " "Latch gf_mult:inst13\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677194 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677194 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst14\|o\[3\] " "Latch gf_mult:inst14\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677195 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677195 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst14\|o\[2\] " "Latch gf_mult:inst14\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677195 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677195 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst14\|o\[1\] " "Latch gf_mult:inst14\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst21\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst21\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677196 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677196 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:inst14\|o\[0\] " "Latch gf_mult:inst14\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:inst21\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:inst21\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677197 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1463354677197 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Desktop/DecoderRS/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1463354677197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463354677684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463354679414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463354679414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463354679538 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463354679538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463354679538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463354679538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463354679640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 20:24:39 2016 " "Processing ended: Sun May 15 20:24:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463354679640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463354679640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463354679640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463354679640 ""}
