*$
* TPS82150
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS82150
* Date: 08NOV2019
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS82150EVM-720 (PWR720-003)
* EVM Users Guide: SLVUAK3B-February 2016-Revised May 2017
* Datasheet: SLVSDN4 -JUNE 2017
* Topologies Supported: Buck, Inverting Buck Boost
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Model modifications to support Buck, Inverting Buck Boost configuration.
* Modified the implementation of Power Good Pin.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Switching Characteristics 
*      b. RON variation with VIN
*      c. Programmable softstart
*      d. Powergood and Current limit
*	   e. SS: The parameter SS has been used to reach the steady state faster.
* 		  Keep SS = 0 to observe startup behaviour and SS = 1 for faster Steady state.
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT TPS82150_TRANS EN ETPAD FB GND PG SS_TR VIN VOUT_0 VOUT_1 PARAMS: SS=0  
V_U3_V5         U3_N11301 0 1.2
I_U3_I1         U3_N11301 U3_N10915 DC 6.4u  
X_U3_U10         U3_N10915 U3_N11301 d_d1
X_U3_U11         DRVL_PRE U3_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C2         0 U3_N10915  480f  
X_U3_S1    U3_N12733 0 U3_N10915 0 Mintoff_U3_S1 
X_U3_U9         U3_N14024 U3_N10915 MIN_TOFF COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V4         U3_N14024 0 667m
R_R17         N2792911 IAVG  20k  
X_U6_U17         U6_N16592 U6_N17195 d_d1
X_U6_U20         U6_N16390 U6_N16592 U6_N26794 PAUSE AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V1         U6_N23722 0 1.5m
C_U6_C4         0 U6_N16592  1n  
X_U6_U19         VIN U6_N25747 U6_N26794 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U18         DRVH_PRE DRVL_PRE U6_N17195 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_ABM1         U6_N26428 0 VALUE { (V(VOSI) * 1.15)    }
X_U6_U14         U6_N16278410 DRVH_PRE CAPRIO N16285895 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R4         U6_N26428 U6_N25747  1  
X_U6_U5         U6_N23722 ISENSE_LS U6_N75955 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R3         U6_N17195 U6_N16592  1.44k  
X_U6_U3         DRVL_PRE U6_N75955 U6_N16278410 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U16         MODE_LOGIC U6_N16390 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_C5         0 U6_N25747  1n  
E_E2         VOSI 0 VOS GND 1
E_U5_ABM4         U5_N20257 0 VALUE { 1.2    }
X_U5_U17         UVLO_OUT EN_LOGIC SDWN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U15         U5_N38320 CLIMIT_LS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U5_R5         U5_N20257 U5_LSLIMIT_THRESH  1  
X_U5_U3         ISENSE_HS U5_HSLIMIT_THRESH U5_N36255 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R10         U5_N478281 U5_HSLIMIT_THRESH  1  
C_U5_C5         0 U5_LSLIMIT_THRESH  1n  
R_U5_R6         U5_N500741 U5_N49148  1  
E_U5_ABM2         U5_N145201 0 VALUE { (V(U5_N06443) + 2.9)    }
C_U5_C10         0 U5_HSLIMIT_THRESH  1n  
X_U5_U1         U5_LSLIMIT_THRESH ISENSE_LS U5_N25875 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R3         U5_N145201 U5_N03743  1  
C_U5_C3         0 U5_N03743  1n  
E_U5_ABM5         U5_N478281 0 VALUE { IF(V(VOSI) < 0.5, 1.8,  
+ V(U5_N49148))   }
X_U5_U5         VIN U5_N03743 UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U16         PAUSE DRVL_PRE U5_CL_MASK N47303 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U2         DRVL_PRE U5_N25875 U5_N38308 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R2         U5_N06376 U5_N06443  1  
C_U5_C9         0 U5_N38320  1n  
X_U5_U13         U5_N35681 CLIMIT_HS BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U5_U4         U5_N36255 DRVH_PRE U5_N35669 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C8         0 U5_N35681  1n  
R_U5_R9         U5_N38308 U5_N38320  4  
E_U5_ABM6         U5_N500741 0 VALUE { IF(V(U5_CL_MASK) > 0.5, 2.2,2.2)    }
C_U5_C2         0 U5_N06443  1n  
R_U5_R8         U5_N35669 U5_N35681  25  
E_U5_ABM1         U5_N06376 0 VALUE { (V(UVLO_OUT) * -200m)    }
X_U5_U14         U5_N38320 U5_N38308 d_d1
X_U5_U12         U5_N35681 U5_N35669 d_d1
C_U5_C6         0 U5_N49148  1n  
X_U4         MIN_TOFF MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_E1         FB1 0 FB GND 1
R_U4_R2         U4_N15867 MODE_LOGIC  1  
E_U4_ABM2         U4_N15867 0 VALUE { IF(V(MODE) > 0.8,1,0)    }
X_U4_S1    U4_N18546 0 EN 0 LogicTrans_U4_S1 
X_U4_U1         EN_LOGIC U4_N18546 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V1         U4_N228333 0 0.2
C_U4_C2         0 MODE_LOGIC  1n  
V_U4_V2         U4_N23322 0 0.65
X_U4_U2         EN U4_N23322 U4_N228333 U4_N23028 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U3         U4_N23028 EN_LOGIC BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={55u*(1-SS)}
X_U3         MIN_TON MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U9         U2_N14352 U2_N10820 MIN_TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U2_R2         U2_N41374 U2_N14352  930k  
C_U2_C2         0 U2_N10820  2.32p  
R_U2_R3         U2_N10820 VIN  630k  
X_U2_U11         DRVH_PRE U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E1         U2_N41374 0 SWBY4 0 1
X_U2_S1    U2_N12733 0 U2_N10820 0 Minton_U2_S1 
C_U2_C3         0 U2_N14352  5p  
E_GAIN1         N73876 0 VALUE {1 * V(HS_ON)}
V_V1         MODE 0 0Vdc
X_U8_U27         U8_N123495 U8_N97725 N127397 U8_N129154 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U16         U8_N96933 MIN_TON_N U8_N109134 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U9         U8_PWM U8_N96933 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U20         LS_ON U8_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U799         U8_N109134 SDWN U8_N96973 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U797         U8_N97687 U8_N97707 SDWN_N U8_LDRV_PBIAS U8_LS_SET
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U23         CLIMIT_HS U8_N97725 CL_DET U8_N129006 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U29         PWMIN U8_N129006 U8_N129154 U8_PWM AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U22         MIN_TOFF_N U8_PWM U8_N96977 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U800         DRVL_PRE U8_N125193 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
R_U8_R1         U8_N96973 U8_HS_RST  800  
X_U8_U28         U8_N125193 DRVL_PRE U8_N123495 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U798         CAPRIO SDWN U8_N96977 U8_LDRV_PBIASBAR U8_LS_RST
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U14         HS_ON U8_HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U18         U8_LS_SET U8_LS_RST U8_N97631 U8_LS_ON_PRE
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U7         U8_LS_ON_PRE SDWN_N U8_PWM U8_HS_SET AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U795         PWMIN SDWN U8_LDRV_PBIAS U8_LDRV_PBIASBAR
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U8_C1         0 U8_HS_RST  10p  
X_U8_U25         CLIMIT_LS SDWN U8_N97725 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U8         U8_HS_SET U8_HS_RST HS_ON N96925 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U8_U12         U8_N96973 U8_HS_RST d_d1
X_U8_U13         U8_HS_ON_N U8_N96933 U8_N97687 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U15         U8_HS_ON_N U8_N97631 LS_ON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U10         CAPRIO U8_N97707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R4         0 EN  160MEG  
X_U26         N73924 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_V2         N184131 0 7.4
C_U7_C2         0 U7_N14955265  1n  
V_U7_V1         U7_N14956521 SW 545m
R_U7_R1         0 ISENSE_HS  1k  
X_U7_U12         DRVL_PRE EN_LOGIC U7_N14955685 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U7_ABM4         U7_N14955383 0 VALUE { IF( V(0) >0.5,1,0)    }
X_U7_U7         U7_N14955383 U7_N14955265 U7_N14955877 U7_PMOS_CTRL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R5         U7_N14956411 U7_N14955667  1  
X_U7_U14         LS_ON UVLO_OUT U7_N14955245 DRVL_PRE AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U7_ABM2         U7_N14955959 0 VALUE { 1m*((-302.17/(V(VIN) + 0.88))+912.92) 
+    }
X_U7_U5         U7_N14955277 U7_N14956521 d_d1special
C_U7_C3         0 U7_N14955667  1n  
X_U7_U1         HS_ON U7_N14956025 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U7_U13         HS_ON UVLO_OUT U7_N14956025 DRVH_PRE AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_S1    U7_PMOS_CTRL 0 U7_N14955161 SW Driver_U7_S1 
X_U7_H2    U7_N14955277 GND 0 ISENSE_LS Driver_U7_H2 
X_U7_U4         LS_ON U7_N14955245 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U7_S2    U7_NMOS_CTRL 0 SW U7_N14955277 Driver_U7_S2 
E_U7_ABM3         U7_N14956411 0 VALUE { 1m*((-219.375/(V(VIN) + 0.5))+858.75) 
+    }
R_U7_R4         U7_N14955959 U7_N14955265  1  
V_U7_V2         SW U7_N14956579 545m
X_U7_H1    VIN U7_N14955161 ISENSE_HS 0 Driver_U7_H1 
R_U7_R2         0 ISENSE_LS  1k  
X_U7_U10         EN_LOGIC DRVH_PRE U7_N14955877 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U8         0 U7_N14955667 U7_N14955685 U7_NMOS_CTRL MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_U6         U7_N14956579 U7_N14955161 d_d1special
R_R18         VOS VOUT_1  1u  
L_L2         SW N303031  1u  
E_U11_ABM2         U11_N222011 0 VALUE { {LIMIT(V(U11_N248531), 0, 0.8)}    }
V_U11_V1         U11_N221204 0 0.81
R_U11_R10         U11_N222011 U11_N222353  1  
G_U11_G1         U11_N221204 SS_TR U11_N220353 0 2.5u
C_U11_C5         U11_N222353 0  1n IC={SS*0.8} 
E_U11_ABM4         U11_N231653 0 VALUE { (1+ (V(0) *50m) +   
+ (V(P100)*5m))*  
+ V(U11_N222353)  }
R_U11_R9         U11_N220353 U11_N220347  1  
X_U11_S1    U11_N226363 0 SS_TR 0 SoftStart_U11_S1 
E_U11_ABM1         U11_N220347 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)    }
X_U11_U9         SDWN_N U11_N226363 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U11_C4         0 U11_N220353  1n  
R_U11_R11         U11_N231653 INT_VREF  1  
X_U11_U8         SS_TR U11_N221204 d_d1
C_U11_C6         0 INT_VREF  1n  
C_U11_C7         0 SS_TR  5p  
E_U11_ABM3         SS_END 0 VALUE { IF(V(U11_N222353)>0.795,1,0 )    }
E_U11_E1         U11_N248531 0 SS_TR GND 1
X_U6         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C5         0 IAVG  1n  
E_U1_ABM4         U1_N273241 0 VALUE { LIMIT(((V(INT_VREF) -V(FB1))*5.3u),  
+ 500n,-500n)   }
R_U1_R3         U1_N147079 SWI  643k  
R_U1_R7         0 U1_N147163  6k  
R_U1_R11         U1_INNER_REF 0  2.4G  
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N264687 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII4         U1_N147365 U1_N147277 VALUE { V(U1_VCTRLM)    }
X_U1_U3         FB1 U1_N147219 U1_N147271 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM10         U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
X_U1_U8         PAUSE P100 U1_FBREF_SHORT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V6         U1_N194447 0 0.744
X_U1_S3    SDWN_N 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
X_U1_U11         U1_N264687 U1_N265822 PAUSE PWMIN MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U1_E1         U1_N356524 0 U1_N147079 0 1
R_U1_R20         0 U1_N265822  50  
R_U1_R15         U1_N148765 U1_N195543  1  
V_U1_V2         U1_N147219 0 0.76
X_U1_U10         FB1 U1_N194447 U1_N194443 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
T_U1_T1         U1_N264687 0 U1_N265822 0 Z0=50 TD=10n  
R_U1_R12         U1_N147133 U1_N148771  1  
R_U1_R6         U1_INNER_REF U1_ISINK  750k  
G_U1_ABM3I1         0 U1_INNER_REF VALUE { IF((V(SDWN_N) < 0.5) |  
+ (V(CL_DET) > 0.5),0,  
+ V(U1_N148405))  }
X_U1_U6         U1_INNER_REF U1_INNER_REF_CLAMP d_d1
E_U1_ABM17         U1_N3532001 0 VALUE {
+  IF(V(HS_ON)>.5,((1.5188E-07*V(VOSI)**3-1.0433E-06*V(VOSI)**2+  
+ 1.5384E-06*V(VOSI)-6.5813E-07)*V(IAVG)**5+(-1.3731E-06*  
+ V(VOSI)**3+9.4097E-06*V(VOSI)**2-1.3761E-05*V(VOSI)+5.7787E-06)  
+ *V(IAVG)**4+(4.6812E-06*V(VOSI)**3-3.2005E-05*V(VOSI)**2+  
+ 4.6431E-05*V(VOSI)-1.9149E-05)*V(IAVG)**3+(-7.4285E-06*V(VOSI)**3  
+ +5.0698E-05*V(VOSI)**2-7.3100E-05*V(VOSI)+2.9753E-05)*V(IAVG)**2+   
+ (5.3971E-06*V(VOSI)**3-3.6817E-05*V(VOSI)**2+5.3023E-05*V(VOSI)  
+ -2.1717E-05)*V(IAVG)+(-1.4411E-06*V(VOSI)**3+9.8649E-06*V(VOSI)**2  
+-1.3759E-05*V(VOSI)+7.9460E-06))-.475u,0) }
C_U1_C9         0 U1_N148765  1n  
V_U1_V1         U1_N147365 0 45m
R_U1_R8         SWBY4 U1_N147079  793k  
R_U1_R19         U1_N3532001 U1_VCTRLM_LOOP  1  
C_U1_C1         VOSI U1_INNER_FB  20p  
X_U1_U5         SDWN_N U1_N147377 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U1         U1_N147277 U1_N147365 d_d1
C_U1_C10         0 U1_VCTRLM_LOOP  1n  
X_U1_U4         U1_N147271 U1_N147377 N148783 U1_SOFTSTART srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R17         0 SWBY4  476k  
E_U1_ABM8         U1_N195543 0 VALUE { IF(V(U1_N194443) > 0.5,V(U1_VCLAMP),  
+ 125n)   }
X_U1_S1    U1_FBREF_SHORT 0 U1_INNER_FB U1_ISINK ErrorAmp_U1_S1 
R_U1_R1         U1_INNER_FB U1_N356524  1.288Meg  
C_U1_C6         0 U1_N148771  1n  
R_U1_R13         U1_VCLAMP U1_N273241  1  
C_U1_C3         U1_N147163 U1_INNER_REF  10p  
E_U1_ABM18         U1_VCTRLM 0 VALUE { IF(V(SS_END)>0.5,
+  V(U1_VCTRLM_LOOP),1.5u)    }
G_U1_ABMII3         U1_ISINK 0 VALUE { IF(V(CL_DET) > 0.5,125n,0)    }
X_U1_U9         0 U1_INNER_REF d_d1
X_U1_U7         U1_N148765 U1_N148771 U1_SOFTSTART U1_N148405 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_C7         0 U1_VCLAMP  1n  
X_U1_S2    HS_ON 0 U1_N147277 U1_N147163 ErrorAmp_U1_S2 
E_U1_ABM3         U1_N147133 0 VALUE { IF(V(U1_VCLAMP) > 125n, 125n,  
+ IF (V(U1_VCLAMP) <-125n,  
+ -125n,V(U1_VCLAMP)))  }
X_U20         VOS N184131 d_d1
C_C4         FB1 VOS  25p  
R_R6         N303031 VOS  33m  
E_E3         SWI 0 SW GND 1
R_R16         GND ETPAD  1m  
R_R3         N73876 N73924  200k  
E_ABM2         N2792911 0 VALUE { {{IF(V(DRVH_PRE) >
+  0.5,V(ISENSE_HS),V(ISENSE_LS))  
+ }  
+ }  }
C_C2         0 N73924  1n  
R_R19         VOS VOUT_0  1u  
X_U10_U12         EN_LOGIC U10_N366184 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U10_R3         U10_N222172 U10_N14135  1  
R_U10_R1         U10_N14627 U10_N00497  14.4k  
E_U10_ABM6         U10_N2217831 0 VALUE { (V(INT_VREF)*-0.05*  
+ +V(U10_OUT2))   }
X_U10_U13         U10_N370771 U10_N366184 U10_N370697 U10_N368520 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U5         FB1 U10_N14135 U10_N14627 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U10_ABM7         U10_N222172 0 VALUE { (V(U10_N221839)+  
+ +V(U10_N222445))   }
R_U10_R6         U10_N2217831 U10_N221839  1  
C_U10_C6         0 U10_N221839  1n  
X_U10_U6         U10_N00497 U10_N21024 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U7         U10_N00497 U10_N14627 d_d1
R_U10_R4         U10_N2192031 U10_N222445  1  
C_U10_C3         0 U10_N14135  1n  
X_U10_U10         U10_N21024 EN_LOGIC U10_N370771 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U8         UVLO_OUT U10_N370697 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U10_ABM4         U10_N2192031 0 VALUE { MAX(V(INT_VREF)*0.95,0.76)    }
C_U10_C4         0 U10_N222445  1n  
X_U10_S1    U10_N368520 0 PG GND PG_SGND_U10_S1 
X_U10_U9         U10_N00497 U10_OUT2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U10_C1         0 U10_N00497  1n  
X_U19         N73924 N73876 d_d1
.ENDS TPS82150_TRANS
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.005 N=.001 )
.ENDS D_D1
*$
.subckt Mintoff_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_U3_S1
*$
.subckt LogicTrans_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S1
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt Driver_U7_S1 1 2 3 4  
S_U7_S1         3 4 1 2 _U7_S1
RS_U7_S1         1 2 1G
.MODEL         _U7_S1 VSWITCH Roff=10e6 Ron=115m Voff=0.4 Von=0.6
.ends Driver_U7_S1
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_S2 1 2 3 4  
S_U7_S2         3 4 1 2 _U7_S2
RS_U7_S2         1 2 1G
.MODEL         _U7_S2 VSWITCH Roff=10e6 Ron=52m Voff=0.4 Von=0.6
.ends Driver_U7_S2
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt SoftStart_U11_S1 1 2 3 4  
S_U11_S1         3 4 1 2 _U11_S1
RS_U11_S1         1 2 1G
.MODEL         _U11_S1 VSWITCH Roff=1e9 Ron=2.8k Voff=0.2 Von=0.8
.ends SoftStart_U11_S1
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt PG_SGND_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=30e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_U10_S1
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.subckt d_d1special 1 2
d1 1 2 dd1spec
.model dd1spec d
+ is=1e-015
+ tt=1e-011
+ rs=0.8
+ n=0.1
.ends d_d1special
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$