m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/simulation/modelsim
vADC128S022_interface
!s110 1542270477
!i10b 1
!s100 V3U8dnD=Ob7P8P^5g8SOU1
IT1f9ETC]@Vc>eMA4l0aT=0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1542270436
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module/ADC128S022_interface.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module/ADC128S022_interface.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1542270477.000000
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module/ADC128S022_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module/ADC128S022_interface.v|
!i113 1
Z3 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/module
Z4 tCvgOpt 0
n@a@d@c128@s022_interface
vADC128S022_interface_tb
!s110 1542270478
!i10b 1
!s100 MBbC@N8<Q0VIde3LGJ06W3
I8zA]mN5B^kLkG::ZW]o5=3
R1
R0
w1542269671
8C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v
FC:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1542270478.000000
!s107 C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench|C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench/ADC128S022_interface_tb.v|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/class04_ADC128S022/testbench
R4
n@a@d@c128@s022_interface_tb
