$date
	Sun Oct 23 05:15:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#588494
b11001 &
b11001 %
1$
b11001 !
1"
#588495
0"
#588498
b1001100 &
b1001100 %
#588502
b100110 &
b100110 %
#588506
b10011 &
b10011 %
#588510
b111010 &
b111010 %
#588514
b11101 &
b11101 %
#588518
b1011000 &
b1011000 %
#588522
b101100 &
b101100 %
#588526
b10110 &
b10110 %
#588530
b1011 &
b1011 %
#588534
b100010 &
b100010 %
#588538
b10001 &
b10001 %
#588542
b110100 &
b110100 %
#588546
b11010 &
b11010 %
#588550
b1101 &
b1101 %
#588554
b101000 &
b101000 %
#588558
b10100 &
b10100 %
#588562
b1010 &
b1010 %
#588566
b101 &
b101 %
#588570
b10000 &
b10000 %
#588574
b1000 &
b1000 %
#588578
b100 &
b100 %
#588582
b10 &
b10 %
#588586
b1 &
b1 %
1#
#588590
b0 &
0#
b0 %
0$
#1573210
b10100 &
b10100 %
1$
b10100 !
1"
#1573211
0"
#1573214
b1010 &
b1010 %
#1573218
b101 &
b101 %
#1573222
b10000 &
b10000 %
#1573226
b1000 &
b1000 %
#1573230
b100 &
b100 %
#1573234
b10 &
b10 %
#1573238
b1 &
1#
b1 %
#1573242
b0 &
b0 %
0#
0$
#2559179
b100 !
1"
#2559182
b100 &
b100 %
1$
#2559183
0"
#2559186
b10 &
b10 %
#2559190
b1 &
1#
b1 %
#2559194
b0 &
b0 %
0#
0$
#4500012
