set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/bugrakurgn/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/bugrakurgn/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/Sixth_Project"
set ::env(DESIGN_NAME) "semi_cpu_top"
set ::env(VERILOG_FILES) "/openlane/designs/Sixth_Project/src/cse224_lab6_20210702025.v"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CLOCK_PORT) "clk"
set ::env(PNR_SDC_FILE) "/openlane/designs/Sixth_Project/semi_cpu_top.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/Sixth_Project/semi_cpu_top.sdc"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "relative"
set ::env(PL_TARGET_DENSITY) "0.35"
set ::env(DIE_AREA) "0 0 75 100"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/Sixth_Project/pin_order.cfg"
set ::env(GRT_RESIZER) "0"
set ::env(FP_CORE_UTIL) "45"
set ::env(CLOCK_PERIOD) "10"
