Loading plugins phase: Elapsed time ==> 0s.671ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -d CY8C4A45LQI-483 -s C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 22s.933ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.578ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 CE211301_PIR_Motion_Sensing.v -verilog
======================================================================

======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 CE211301_PIR_Motion_Sensing.v -verilog
======================================================================

======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 -verilog CE211301_PIR_Motion_Sensing.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 27 18:59:05 2016


======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   vpp
Options  :    -yv2 -q10 CE211301_PIR_Motion_Sensing.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 27 18:59:05 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CE211301_PIR_Motion_Sensing.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 -verilog CE211301_PIR_Motion_Sensing.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 27 18:59:05 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\codegentemp\CE211301_PIR_Motion_Sensing.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\codegentemp\CE211301_PIR_Motion_Sensing.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
CE211301_PIR_Motion_Sensing.v (line 158, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v1_20_0'.
tovif:  CE211301_PIR_Motion_Sensing.v:  Warning: (W5120) Attempt to connect scalar net 'Net_3027' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  CE211301_PIR_Motion_Sensing.v:  Warning: (W5120) Attempt to connect scalar net 'Net_3029' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  CE211301_PIR_Motion_Sensing.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 -verilog CE211301_PIR_Motion_Sensing.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 27 18:59:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\codegentemp\CE211301_PIR_Motion_Sensing.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\codegentemp\CE211301_PIR_Motion_Sensing.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_448\
	\ADC:Net_446\
	\ADC:Net_1002\
	\ADC:Net_1009\
	\ADC:Net_1003\
	\ADC:Net_1007\
	\ADC:Net_991\
	\ADC:Net_987\
	\ADC:Net_993\
	\ADC:Net_986\
	\EzI2C:Net_1257\
	\EzI2C:uncfg_rx_irq\
	\EzI2C:Net_1099\
	\EzI2C:Net_1258\
	Net_2728
	Net_2729
	Net_2738
	Net_2739
	Net_2740
	Net_2741
	Net_2742
	Net_2743
	Net_2744
	\CSD:Net_147\
	\CSD:Net_146\


Deleted 25 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:st_sel_1\ to \ADC:Net_410\
Aliasing \ADC:st_sel_0\ to \ADC:Net_410\
Aliasing \ADC:Net_412\ to \ADC:Net_410\
Aliasing \ADC:Net_413\ to \ADC:Net_410\
Aliasing \ADC:Net_414\ to \ADC:Net_410\
Aliasing \ADC:Net_416\ to \ADC:Net_410\
Aliasing \ADC:Net_431\ to \ADC:Net_410\
Aliasing zero to \ADC:Net_410\
Aliasing one to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Vref_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_PIRRef_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_PIR_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_AmpOut_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_PGAIn_net_0 to tmpOE__Pin_LED_net_0
Aliasing \EzI2C:select_s_wire\ to \ADC:Net_410\
Aliasing \EzI2C:rx_wire\ to \ADC:Net_410\
Aliasing \EzI2C:sclk_s_wire\ to \ADC:Net_410\
Aliasing \EzI2C:mosi_s_wire\ to \ADC:Net_410\
Aliasing \EzI2C:miso_m_wire\ to \ADC:Net_410\
Aliasing \EzI2C:tmpOE__sda_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \EzI2C:tmpOE__scl_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \EzI2C:cts_wire\ to \ADC:Net_410\
Aliasing \Timebase5s:Net_75\ to \ADC:Net_410\
Aliasing \Timebase5s:Net_69\ to tmpOE__Pin_LED_net_0
Aliasing \Timebase5s:Net_66\ to \ADC:Net_410\
Aliasing \Timebase5s:Net_82\ to \ADC:Net_410\
Aliasing \Timebase5s:Net_72\ to \ADC:Net_410\
Aliasing tmpOE__TIA_IN_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_LED_Blue_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Vhi_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Vlow_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__Pin_Vtherm_net_0 to tmpOE__Pin_LED_net_0
Aliasing tmpOE__TIA_OUT_net_0 to tmpOE__Pin_LED_net_0
Aliasing \CSD:Net_95\ to \ADC:Net_410\
Aliasing \CSD:Net_94\ to \ADC:Net_410\
Aliasing \CSD:Net_93\ to \ADC:Net_410\
Aliasing \CSD:Net_92\ to \ADC:Net_410\
Aliasing \CSD:tmpOE__Sns_net_1\ to tmpOE__Pin_LED_net_0
Aliasing \CSD:tmpOE__Sns_net_0\ to tmpOE__Pin_LED_net_0
Aliasing \CSD:Net_57\ to \ADC:Net_410\
Aliasing \CSD:Net_56\ to \ADC:Net_410\
Aliasing \CSD:Net_55\ to \ADC:Net_410\
Aliasing \CSD:Net_54\ to \ADC:Net_410\
Aliasing \CSD:Net_44\ to \ADC:Net_410\
Aliasing \CSD:Net_46\ to \ADC:Net_410\
Aliasing \CSD:Net_47\ to \ADC:Net_410\
Aliasing \CSD:Net_48\ to \ADC:Net_410\
Aliasing \CSD:tmpOE__Cmod_net_0\ to tmpOE__Pin_LED_net_0
Removing Rhs of wire \ADC:sarClock\[561] = \ADC:Net_428\[591]
Removing Lhs of wire \ADC:st_sel_1\[584] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:st_sel_0\[585] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_412\[586] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_413\[587] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_414\[588] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_415\[589] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_416\[590] = \ADC:Net_410\[583]
Removing Lhs of wire \ADC:Net_431\[592] = \ADC:Net_410\[583]
Removing Rhs of wire zero[970] = \ADC:Net_410\[583]
Removing Lhs of wire one[975] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_Vref_net_0[979] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_PIRRef_net_0[1001] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_PIR_net_0[1014] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_AmpOut_net_0[1026] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_PGAIn_net_0[1036] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \EzI2C:select_s_wire\[1057] = zero[970]
Removing Lhs of wire \EzI2C:rx_wire\[1058] = zero[970]
Removing Lhs of wire \EzI2C:Net_1170\[1061] = \EzI2C:Net_847\[1056]
Removing Lhs of wire \EzI2C:sclk_s_wire\[1062] = zero[970]
Removing Lhs of wire \EzI2C:mosi_s_wire\[1063] = zero[970]
Removing Lhs of wire \EzI2C:miso_m_wire\[1064] = zero[970]
Removing Lhs of wire \EzI2C:tmpOE__sda_net_0\[1066] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \EzI2C:tmpOE__scl_net_0\[1072] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \EzI2C:cts_wire\[1081] = zero[970]
Removing Lhs of wire \Timebase5s:Net_81\[1109] = Net_325[1107]
Removing Lhs of wire \Timebase5s:Net_75\[1110] = zero[970]
Removing Lhs of wire \Timebase5s:Net_69\[1111] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \Timebase5s:Net_66\[1112] = zero[970]
Removing Lhs of wire \Timebase5s:Net_82\[1113] = zero[970]
Removing Lhs of wire \Timebase5s:Net_72\[1114] = zero[970]
Removing Lhs of wire tmpOE__TIA_IN_net_0[1127] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_LED_Blue_net_0[1150] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_Vhi_net_0[1156] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_Vlow_net_0[1162] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__Pin_Vtherm_net_0[1168] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire tmpOE__TIA_OUT_net_0[1180] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \CSD:Net_95\[1203] = zero[970]
Removing Lhs of wire \CSD:Net_94\[1204] = zero[970]
Removing Lhs of wire \CSD:Net_93\[1208] = zero[970]
Removing Lhs of wire \CSD:Net_92\[1227] = zero[970]
Removing Lhs of wire \CSD:tmpOE__Sns_net_1\[1230] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \CSD:tmpOE__Sns_net_0\[1231] = tmpOE__Pin_LED_net_0[969]
Removing Lhs of wire \CSD:Net_57\[1241] = zero[970]
Removing Lhs of wire \CSD:Net_56\[1242] = zero[970]
Removing Lhs of wire \CSD:Net_55\[1243] = zero[970]
Removing Lhs of wire \CSD:Net_54\[1244] = zero[970]
Removing Lhs of wire \CSD:Net_44\[1246] = zero[970]
Removing Lhs of wire \CSD:Net_46\[1247] = zero[970]
Removing Lhs of wire \CSD:Net_47\[1248] = zero[970]
Removing Lhs of wire \CSD:Net_48\[1249] = zero[970]
Removing Lhs of wire \CSD:tmpOE__Cmod_net_0\[1251] = tmpOE__Pin_LED_net_0[969]

------------------------------------------------------
Aliased 0 equations, 52 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -dcpsoc3 CE211301_PIR_Motion_Sensing.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.625ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 27 November 2016 18:59:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\inderpreet\Documents\inductiveTest\CE211301_PIR_Motion_Sensing\CE211301_PIR_Motion_Sensing.cydsn\CE211301_PIR_Motion_Sensing.cyprj -d CY8C4A45LQI-483 CE211301_PIR_Motion_Sensing.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 3: Automatic-assigning  clock 'CSD_ModClk'. Signal=\CSD:Net_1423_ff3\
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_intUabClock'. Fanout=0
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_intSarClock'. Signal=\ADC:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'EzI2C_SCBCLK'. Signal=\EzI2C:Net_847_ff0\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clk_1kHz'. Signal=Net_325_ff4
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(0)__PA ,
            annotation => Net_2169 ,
            pad => Pin_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vref(0)__PA ,
            analog_term => Net_1590 ,
            annotation => Net_1569 ,
            pad => Pin_Vref(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PIRRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PIRRef(0)__PA ,
            analog_term => Net_1504 ,
            annotation => Net_1543 ,
            pad => Pin_PIRRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PIR(0)__PA ,
            analog_term => Net_1425 ,
            annotation => Net_1524 ,
            pad => Pin_PIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_AmpOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_AmpOut(0)__PA ,
            analog_term => Net_1515 ,
            annotation => Net_1516 ,
            pad => Pin_AmpOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PGAIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PGAIn(0)__PA ,
            analog_term => Net_1782 ,
            annotation => Net_1861 ,
            pad => Pin_PGAIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \EzI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EzI2C:sda(0)\__PA ,
            fb => \EzI2C:sda_wire\ ,
            pad => \EzI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EzI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EzI2C:scl(0)\__PA ,
            fb => \EzI2C:scl_wire\ ,
            pad => \EzI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = TIA_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_IN(0)__PA ,
            analog_term => Net_3038 ,
            annotation => Net_1192 ,
            pad => TIA_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED_Blue(0)__PA ,
            annotation => Net_2302 ,
            pad => Pin_LED_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vhi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vhi(0)__PA ,
            analog_term => Net_2722 ,
            annotation => Net_2391 ,
            pad => Pin_Vhi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vlow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vlow(0)__PA ,
            analog_term => Net_2901 ,
            annotation => Net_2808 ,
            pad => Pin_Vlow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vtherm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vtherm(0)__PA ,
            analog_term => Net_2705 ,
            annotation => Net_2807 ,
            pad => Pin_Vtherm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TIA_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_OUT(0)__PA ,
            analog_term => Net_3034 ,
            annotation => Net_1210 ,
            pad => TIA_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(0)\__PA ,
            analog_term => \CSD:Net_2_0\ ,
            pad => \CSD:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(1)\
        Attributes:
            Alias: Button0_Sns1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(1)\__PA ,
            analog_term => \CSD:Net_2_0\ ,
            pad => \CSD:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Cmod(0)\__PA ,
            analog_term => \CSD:Net_314\ ,
            pad => \CSD:Cmod(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EzI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2730 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timebase5s
        PORT MAP (
            interrupt => Net_2579 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\CSD:ISR\
        PORT MAP (
            interrupt => \CSD:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    4 :   21 :   25 : 16.00 %
IO                            :   19 :   19 :   38 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    2 :    3 : 33.33 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    4 :    0 :    4 : 100.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.3339988s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.757ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.1987079 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1082 {
    PASS0_vref1
    PASS0_AROUTE0_CTB1_V11
    PASS0_ctb1_vref1
    PASS0_CTB1_A73
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_1425 {
    p2_0
    PASS0_CTB0_A20
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_1504 {
    p2_1
    PASS0_CTB0_A11
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_1515 {
    p2_2
  }
  Net: Net_1590 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
    PASS0_CTB1_D82
    PASS0_ctb1_vout1
    PASS0_CTB1_R11
    PASS0_CTB1_r0_bot
    PASS0_CTB1_P03
    PASS0_ctb1_ctbus0
    PASS0_CTB0_G33
    PASS0_ctb0_ctbus0
    PASS0_CTB0_A33
    PASS0_CTB0_oa1_vplus
  }
  Net: Net_1782 {
    p1_0
    PASS0_CTB1_A20
    PASS0_CTB1_oa0_vplus
  }
  Net: Net_2608 {
    PASS0_ctb1_vout0
  }
  Net: Net_2705 {
    p3_5
  }
  Net: Net_2722 {
    p3_7
  }
  Net: Net_2901 {
    p3_6
  }
  Net: Net_3034 {
    p2_3
  }
  Net: Net_3038 {
    p2_4
    PASS0_CTB0_A22
    PASS0_CTB0_oa1_vminus
  }
  Net: \ADC:Net_1448\ {
  }
  Net: \ADC:Net_331\ {
  }
  Net: \ADC:Net_408\ {
  }
  Net: \CSD:Net_150\ {
  }
  Net: \CSD:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    AMUX_CSD_SWITCH_A_SL
    amuxbridge_ctb_csd_a
    AMUX_CTB_SWITCH_A_SR
    amuxbusa_ctb
    P1_P47
    p1_7
    P1_P45
    p1_5
    P5_P40
    p5_0
    idac1_out
    IAIB
    idac0_out
    swhv_3
  }
  Net: \PIRAmplifierStage2:Net_29\ {
    PASS0_CTB1_oa0_vminus
    PASS0_CTB1_R71
    PASS0_CTB1_rs0_tap
  }
  Net: \ADC:muxoutPlus\ {
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
    PASS0_AROUTE0_SMP_C1O0
    PASS0_SARMUX0_sw7
    PASS0_SARMUX0_sw5
    PASS0_AROUTE0_SMP_C0O1
    PASS0_ctb0_vout1
    PASS0_CTB0_D82
  }
  Net: \ADC:muxoutMinus\ {
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
    PASS0_AROUTE0_SMM_C1O1
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw14
  }
}
Map of item to net {
  PASS0_vref1                                      -> Net_1082
  PASS0_AROUTE0_CTB1_V11                           -> Net_1082
  PASS0_ctb1_vref1                                 -> Net_1082
  PASS0_CTB1_A73                                   -> Net_1082
  PASS0_CTB1_oa1_vplus                             -> Net_1082
  p2_0                                             -> Net_1425
  PASS0_CTB0_A20                                   -> Net_1425
  PASS0_CTB0_oa0_vplus                             -> Net_1425
  p2_1                                             -> Net_1504
  PASS0_CTB0_A11                                   -> Net_1504
  PASS0_CTB0_oa0_vminus                            -> Net_1504
  p2_2                                             -> Net_1515
  p1_3                                             -> Net_1590
  PASS0_CTB1_A92                                   -> Net_1590
  PASS0_CTB1_oa1_vminus                            -> Net_1590
  PASS0_CTB1_D82                                   -> Net_1590
  PASS0_ctb1_vout1                                 -> Net_1590
  PASS0_CTB1_R11                                   -> Net_1590
  PASS0_CTB1_r0_bot                                -> Net_1590
  PASS0_CTB1_P03                                   -> Net_1590
  PASS0_ctb1_ctbus0                                -> Net_1590
  PASS0_CTB0_G33                                   -> Net_1590
  PASS0_ctb0_ctbus0                                -> Net_1590
  PASS0_CTB0_A33                                   -> Net_1590
  PASS0_CTB0_oa1_vplus                             -> Net_1590
  p1_0                                             -> Net_1782
  PASS0_CTB1_A20                                   -> Net_1782
  PASS0_CTB1_oa0_vplus                             -> Net_1782
  PASS0_ctb1_vout0                                 -> Net_2608
  p3_5                                             -> Net_2705
  p3_7                                             -> Net_2722
  p3_6                                             -> Net_2901
  p2_3                                             -> Net_3034
  p2_4                                             -> Net_3038
  PASS0_CTB0_A22                                   -> Net_3038
  PASS0_CTB0_oa1_vminus                            -> Net_3038
  CSD0_sense_internal                              -> \CSD:Net_2_0\
  swh_7                                            -> \CSD:Net_2_0\
  sense0                                           -> \CSD:Net_2_0\
  BYA                                              -> \CSD:Net_2_0\
  amuxbusa_csd                                     -> \CSD:Net_2_0\
  AMUX_CSD_SWITCH_A_SL                             -> \CSD:Net_2_0\
  amuxbridge_ctb_csd_a                             -> \CSD:Net_2_0\
  AMUX_CTB_SWITCH_A_SR                             -> \CSD:Net_2_0\
  amuxbusa_ctb                                     -> \CSD:Net_2_0\
  P1_P47                                           -> \CSD:Net_2_0\
  p1_7                                             -> \CSD:Net_2_0\
  P1_P45                                           -> \CSD:Net_2_0\
  p1_5                                             -> \CSD:Net_2_0\
  P5_P40                                           -> \CSD:Net_2_0\
  p5_0                                             -> \CSD:Net_2_0\
  idac1_out                                        -> \CSD:Net_2_0\
  IAIB                                             -> \CSD:Net_2_0\
  idac0_out                                        -> \CSD:Net_2_0\
  swhv_3                                           -> \CSD:Net_2_0\
  PASS0_CTB1_oa0_vminus                            -> \PIRAmplifierStage2:Net_29\
  PASS0_CTB1_R71                                   -> \PIRAmplifierStage2:Net_29\
  PASS0_CTB1_rs0_tap                               -> \PIRAmplifierStage2:Net_29\
  PASS0_sarmux_vplus                               -> \ADC:muxoutPlus\
  PASS0_AROUTE0_SMP_SRP                            -> \ADC:muxoutPlus\
  PASS0_sar_vplus                                  -> \ADC:muxoutPlus\
  PASS0_AROUTE0_SMP_C1O0                           -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_AROUTE0_SMP_C0O1                           -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_ctb0_vout1                                 -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_CTB0_D82                                   -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxoutMinus\
  PASS0_AROUTE0_SMM_SRM                            -> \ADC:muxoutMinus\
  PASS0_sar_vminus                                 -> \ADC:muxoutMinus\
  PASS0_AROUTE0_SMM_C1O1                           -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw13                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw14                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
     Mouth: \ADC:muxoutPlus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2608
      Outer: PASS0_AROUTE0_SMP_C1O0
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMP_C1O0
        PASS0_ctb1_vout0
      }
    }
    Arm: 1 {
      Net:   Net_2722
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
    Arm: 2 {
      Net:   Net_2705
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 3 {
      Net:   Net_3034
      Outer: PASS0_AROUTE0_SMP_C0O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMP_C0O1
        PASS0_ctb0_vout1
        PASS0_CTB0_D82
        p2_3
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
     Mouth: \ADC:muxoutMinus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1590
      Outer: PASS0_AROUTE0_SMM_C1O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMM_C1O1
        PASS0_ctb1_vout1
      }
    }
    Arm: 1 {
      Net:   Net_2705
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 2 {
      Net:   Net_2901
      Outer: PASS0_SARMUX0_sw14
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw14
        p3_6
      }
    }
    Arm: 3 {
      Net:   Net_1590
      Outer: PASS0_AROUTE0_SMM_C1O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMM_C1O1
        PASS0_ctb1_vout1
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\EzI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2730 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\CSD:ISR\
        PORT MAP (
            interrupt => \CSD:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_Timebase5s
        PORT MAP (
            interrupt => Net_2579 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PGAIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PGAIn(0)__PA ,
        analog_term => Net_1782 ,
        annotation => Net_1861 ,
        pad => Pin_PGAIn(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Vref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vref(0)__PA ,
        analog_term => Net_1590 ,
        annotation => Net_1569 ,
        pad => Pin_Vref(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED(0)__PA ,
        annotation => Net_2169 ,
        pad => Pin_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CSD:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(0)\__PA ,
        analog_term => \CSD:Net_2_0\ ,
        pad => \CSD:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_LED_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED_Blue(0)__PA ,
        annotation => Net_2302 ,
        pad => Pin_LED_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CSD:Sns(1)\
    Attributes:
        Alias: Button0_Sns1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(1)\__PA ,
        analog_term => \CSD:Net_2_0\ ,
        pad => \CSD:Sns(1)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PIR(0)__PA ,
        analog_term => Net_1425 ,
        annotation => Net_1524 ,
        pad => Pin_PIR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_PIRRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PIRRef(0)__PA ,
        analog_term => Net_1504 ,
        annotation => Net_1543 ,
        pad => Pin_PIRRef(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_AmpOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_AmpOut(0)__PA ,
        analog_term => Net_1515 ,
        annotation => Net_1516 ,
        pad => Pin_AmpOut(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TIA_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_OUT(0)__PA ,
        analog_term => Net_3034 ,
        annotation => Net_1210 ,
        pad => TIA_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TIA_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_IN(0)__PA ,
        analog_term => Net_3038 ,
        annotation => Net_1192 ,
        pad => TIA_IN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_Vtherm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vtherm(0)__PA ,
        analog_term => Net_2705 ,
        annotation => Net_2807 ,
        pad => Pin_Vtherm(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Vlow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vlow(0)__PA ,
        analog_term => Net_2901 ,
        annotation => Net_2808 ,
        pad => Pin_Vlow(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Vhi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vhi(0)__PA ,
        analog_term => Net_2722 ,
        annotation => Net_2391 ,
        pad => Pin_Vhi(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EzI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EzI2C:scl(0)\__PA ,
        fb => \EzI2C:scl_wire\ ,
        pad => \EzI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EzI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EzI2C:sda(0)\__PA ,
        fb => \EzI2C:sda_wire\ ,
        pad => \EzI2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Cmod(0)\__PA ,
        analog_term => \CSD:Net_2_0\ ,
        pad => \CSD:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            ff_div_3 => \CSD:Net_1423_ff3\ ,
            ff_div_12 => \ADC:sarClock_ff12\ ,
            ff_div_0 => \EzI2C:Net_847_ff0\ ,
            ff_div_4 => Net_325_ff4 );
        Properties:
        {
        }
Decimator group 0: empty
SPC group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
WDT group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\EzI2C:SCB\
        PORT MAP (
            clock => \EzI2C:Net_847_ff0\ ,
            interrupt => Net_2730 ,
            tx => \EzI2C:tx_wire\ ,
            rts => \EzI2C:rts_wire\ ,
            mosi_m => \EzI2C:mosi_m_wire\ ,
            select_m_3 => \EzI2C:select_m_wire_3\ ,
            select_m_2 => \EzI2C:select_m_wire_2\ ,
            select_m_1 => \EzI2C:select_m_wire_1\ ,
            select_m_0 => \EzI2C:select_m_wire_0\ ,
            sclk_m => \EzI2C:sclk_m_wire\ ,
            miso_s => \EzI2C:miso_s_wire\ ,
            scl => \EzI2C:scl_wire\ ,
            sda => \EzI2C:sda_wire\ ,
            tx_req => Net_2733 ,
            rx_req => Net_2732 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CSD:CSD\
        PORT MAP (
            source => \CSD:Net_2_0\ ,
            shield => \CSD:Net_122\ ,
            csh => \CSD:Net_84\ ,
            cmod => \CSD:Net_86\ ,
            shield_pad => \CSD:Net_15\ ,
            vref_ext => \CSD:Net_150\ ,
            sense_out => \CSD:Net_317\ ,
            sample_out => \CSD:Net_316\ ,
            csh_tank_en => \CSD:Net_323\ ,
            cmod_en => \CSD:Net_322\ ,
            hscmp => \CSD:Net_321\ ,
            sampling => \CSD:Net_318\ ,
            adc_on => \CSD:Net_319\ ,
            count_15 => \CSD:Net_320_15\ ,
            count_14 => \CSD:Net_320_14\ ,
            count_13 => \CSD:Net_320_13\ ,
            count_12 => \CSD:Net_320_12\ ,
            count_11 => \CSD:Net_320_11\ ,
            count_10 => \CSD:Net_320_10\ ,
            count_9 => \CSD:Net_320_9\ ,
            count_8 => \CSD:Net_320_8\ ,
            count_7 => \CSD:Net_320_7\ ,
            count_6 => \CSD:Net_320_6\ ,
            count_5 => \CSD:Net_320_5\ ,
            count_4 => \CSD:Net_320_4\ ,
            count_3 => \CSD:Net_320_3\ ,
            count_2 => \CSD:Net_320_2\ ,
            count_1 => \CSD:Net_320_1\ ,
            count_0 => \CSD:Net_320_0\ ,
            clk => \CSD:Net_1423_ff3\ ,
            irq => \CSD:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sensors_count = 2
            shield_count = 1
            tx_count = 1
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CSD:IDACMod\
        PORT MAP (
            iout => \CSD:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    PSoC4 7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CSD:IDACComp\
        PORT MAP (
            iout => \CSD:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timebase5s:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_325_ff4 ,
            capture => zero ,
            count => tmpOE__Pin_LED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2598 ,
            tr_overflow => Net_2597 ,
            tr_compare_match => Net_2599 ,
            line_out => Net_2600 ,
            line_out_compl => Net_2601 ,
            interrupt => Net_2579 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\PIRAmplifierStage1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1425 ,
            vminus => Net_1504 ,
            vout1 => \PIRAmplifierStage1:Net_18\ ,
            vout10 => Net_1515 ,
            ctb_dsi_comp => \PIRAmplifierStage1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1590 ,
            vminus => Net_3038 ,
            vout1 => \Opamp_1:Net_18\ ,
            vout10 => Net_3034 ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,2): 
    p4abufcell: Name =\PIRAmplifierStage2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1782 ,
            vminus => \PIRAmplifierStage2:Net_29\ ,
            vout1 => Net_2608 ,
            vout10 => \PIRAmplifierStage2:Net_19\ ,
            ctb_dsi_comp => \PIRAmplifierStage2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 1
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\RefBuffer:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1082 ,
            vminus => Net_1590 ,
            vout1 => \RefBuffer:Net_18\ ,
            vout10 => Net_1590 ,
            ctb_dsi_comp => \RefBuffer:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: 
    PSoC4 p4rsbcell @ F(RSB,1): 
    p4rsbcell: Name =ctb1_resistor_string
        PORT MAP (
            r0_tap => \PIRAmplifierStage2:Net_29\ ,
            r0_top => Net_2608 ,
            r0_bot => Net_1590 );
        Properties:
        {
        }
UAB Channels group 0: empty
Die Temp group 0: empty
Voltage References group 0: 
    PSoC4 Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC:Net_1379\ );
        Properties:
        {
        }
    PSoC4 Voltage References @ F(REF,1): 
    p4prefcell: Name =\PVref:cy_psoc4_pref\
        PORT MAP (
            vout => Net_1082 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar_1\
        PORT MAP (
            vplus => \ADC:muxoutPlus\ ,
            vminus => \ADC:muxoutMinus\ ,
            vref => \ADC:Net_1448\ ,
            ext_vref => \ADC:Net_408\ ,
            clock => \ADC:sarClock_ff12\ ,
            sample_done => Net_3024 ,
            chan_id_valid => Net_3026 ,
            chan_id_0 => Net_3027 ,
            data_valid => Net_3028 ,
            data_0 => Net_3029 ,
            tr_sar_out => Net_3025 ,
            irq => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
Smart IO Ports group 0: empty
LNFE group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_1\
        PORT MAP (
            muxin_plus_3 => Net_3034 ,
            muxin_plus_2 => Net_2705 ,
            muxin_plus_1 => Net_2722 ,
            muxin_plus_0 => Net_2608 ,
            muxin_minus_3 => Net_1590 ,
            muxin_minus_2 => Net_2901 ,
            muxin_minus_1 => Net_2705 ,
            muxin_minus_0 => Net_1590 ,
            cmn_neg_0 => \ADC:Net_331\ ,
            vout_plus => \ADC:muxoutPlus\ ,
            vout_minus => \ADC:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "1111"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+----------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |    Pin_PGAIn(0) | Analog(Net_1782)
     |   3 |     * |      NONE |      HI_Z_ANALOG |     Pin_Vref(0) | Analog(Net_1590)
     |   4 |     * |      NONE |         CMOS_OUT |      Pin_LED(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(0)\ | Analog(\CSD:Net_2_0\)
     |   6 |     * |      NONE |         CMOS_OUT | Pin_LED_Blue(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(1)\ | Analog(\CSD:Net_2_0\)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      Pin_PIR(0) | Analog(Net_1425)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   Pin_PIRRef(0) | Analog(Net_1504)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   Pin_AmpOut(0) | Analog(Net_1515)
     |   3 |     * |      NONE |      HI_Z_ANALOG |      TIA_OUT(0) | Analog(Net_3034)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       TIA_IN(0) | Analog(Net_3038)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |   Pin_Vtherm(0) | Analog(Net_2705)
     |   6 |     * |      NONE |      HI_Z_ANALOG |     Pin_Vlow(0) | Analog(Net_2901)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      Pin_Vhi(0) | Analog(Net_2722)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  \EzI2C:scl(0)\ | FB(\EzI2C:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  \EzI2C:sda(0)\ | FB(\EzI2C:sda_wire\)
-----+-----+-------+-----------+------------------+-----------------+----------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |   \CSD:Cmod(0)\ | Analog(\CSD:Net_2_0\)
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45LQI-483
Static timing analysis phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.539ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.585ms
API generation phase: Elapsed time ==> 12s.140ms
Dependency generation phase: Elapsed time ==> 0s.140ms
Cleanup phase: Elapsed time ==> 0s.015ms
