

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_360_12'
================================================================
* Date:           Wed Jun 28 12:43:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.090 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_12  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|     277|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_164_2_1_1_U717  |mux_164_2_1_1  |        0|   0|  0|  65|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  65|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln587_fu_352_p2             |         +|   0|  0|  23|          16|          16|
    |ultimate_col_value_4_fu_428_p2  |         -|   0|  0|  39|          32|          32|
    |ultimate_row_value_4_fu_419_p2  |         -|   0|  0|  39|          32|          32|
    |or_ln360_fu_316_p2              |        or|   0|  0|  32|          32|          32|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 135|         113|         114|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_ultimate_col_value_3  |   9|          2|   32|         64|
    |ap_sig_allocacmp_ultimate_row_value_3  |   9|          2|   32|         64|
    |ultimate_col_value_1_fu_72             |   9|          2|   32|         64|
    |ultimate_row_value_1_fu_76             |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  77|         17|  132|        265|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |tmp_reg_468                   |   1|   0|    1|          0|
    |traceback_V_10_load_reg_602   |   2|   0|    2|          0|
    |traceback_V_11_load_reg_607   |   2|   0|    2|          0|
    |traceback_V_12_load_reg_612   |   2|   0|    2|          0|
    |traceback_V_13_load_reg_617   |   2|   0|    2|          0|
    |traceback_V_14_load_reg_622   |   2|   0|    2|          0|
    |traceback_V_15_load_reg_627   |   2|   0|    2|          0|
    |traceback_V_1_load_reg_557    |   2|   0|    2|          0|
    |traceback_V_2_load_reg_562    |   2|   0|    2|          0|
    |traceback_V_3_load_reg_567    |   2|   0|    2|          0|
    |traceback_V_4_load_reg_572    |   2|   0|    2|          0|
    |traceback_V_5_load_reg_577    |   2|   0|    2|          0|
    |traceback_V_6_load_reg_582    |   2|   0|    2|          0|
    |traceback_V_7_load_reg_587    |   2|   0|    2|          0|
    |traceback_V_8_load_reg_592    |   2|   0|    2|          0|
    |traceback_V_9_load_reg_597    |   2|   0|    2|          0|
    |traceback_V_load_reg_552      |   2|   0|    2|          0|
    |ultimate_col_value_1_fu_72    |  32|   0|   32|          0|
    |ultimate_col_value_3_reg_457  |  32|   0|   32|          0|
    |ultimate_row_value_1_fu_76    |  32|   0|   32|          0|
    |ultimate_row_value_3_reg_462  |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 166|   0|  166|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_360_12|  return value|
|ultimate_row_value       |   in|   32|     ap_none|                    ultimate_row_value|        scalar|
|ultimate_col_value       |   in|   32|     ap_none|                    ultimate_col_value|        scalar|
|traceback_V_address0     |  out|   16|   ap_memory|                           traceback_V|         array|
|traceback_V_ce0          |  out|    1|   ap_memory|                           traceback_V|         array|
|traceback_V_q0           |   in|    2|   ap_memory|                           traceback_V|         array|
|traceback_V_1_address0   |  out|   16|   ap_memory|                         traceback_V_1|         array|
|traceback_V_1_ce0        |  out|    1|   ap_memory|                         traceback_V_1|         array|
|traceback_V_1_q0         |   in|    2|   ap_memory|                         traceback_V_1|         array|
|traceback_V_2_address0   |  out|   16|   ap_memory|                         traceback_V_2|         array|
|traceback_V_2_ce0        |  out|    1|   ap_memory|                         traceback_V_2|         array|
|traceback_V_2_q0         |   in|    2|   ap_memory|                         traceback_V_2|         array|
|traceback_V_3_address0   |  out|   16|   ap_memory|                         traceback_V_3|         array|
|traceback_V_3_ce0        |  out|    1|   ap_memory|                         traceback_V_3|         array|
|traceback_V_3_q0         |   in|    2|   ap_memory|                         traceback_V_3|         array|
|traceback_V_4_address0   |  out|   16|   ap_memory|                         traceback_V_4|         array|
|traceback_V_4_ce0        |  out|    1|   ap_memory|                         traceback_V_4|         array|
|traceback_V_4_q0         |   in|    2|   ap_memory|                         traceback_V_4|         array|
|traceback_V_5_address0   |  out|   16|   ap_memory|                         traceback_V_5|         array|
|traceback_V_5_ce0        |  out|    1|   ap_memory|                         traceback_V_5|         array|
|traceback_V_5_q0         |   in|    2|   ap_memory|                         traceback_V_5|         array|
|traceback_V_6_address0   |  out|   16|   ap_memory|                         traceback_V_6|         array|
|traceback_V_6_ce0        |  out|    1|   ap_memory|                         traceback_V_6|         array|
|traceback_V_6_q0         |   in|    2|   ap_memory|                         traceback_V_6|         array|
|traceback_V_7_address0   |  out|   16|   ap_memory|                         traceback_V_7|         array|
|traceback_V_7_ce0        |  out|    1|   ap_memory|                         traceback_V_7|         array|
|traceback_V_7_q0         |   in|    2|   ap_memory|                         traceback_V_7|         array|
|traceback_V_8_address0   |  out|   16|   ap_memory|                         traceback_V_8|         array|
|traceback_V_8_ce0        |  out|    1|   ap_memory|                         traceback_V_8|         array|
|traceback_V_8_q0         |   in|    2|   ap_memory|                         traceback_V_8|         array|
|traceback_V_9_address0   |  out|   16|   ap_memory|                         traceback_V_9|         array|
|traceback_V_9_ce0        |  out|    1|   ap_memory|                         traceback_V_9|         array|
|traceback_V_9_q0         |   in|    2|   ap_memory|                         traceback_V_9|         array|
|traceback_V_10_address0  |  out|   16|   ap_memory|                        traceback_V_10|         array|
|traceback_V_10_ce0       |  out|    1|   ap_memory|                        traceback_V_10|         array|
|traceback_V_10_q0        |   in|    2|   ap_memory|                        traceback_V_10|         array|
|traceback_V_11_address0  |  out|   16|   ap_memory|                        traceback_V_11|         array|
|traceback_V_11_ce0       |  out|    1|   ap_memory|                        traceback_V_11|         array|
|traceback_V_11_q0        |   in|    2|   ap_memory|                        traceback_V_11|         array|
|traceback_V_12_address0  |  out|   16|   ap_memory|                        traceback_V_12|         array|
|traceback_V_12_ce0       |  out|    1|   ap_memory|                        traceback_V_12|         array|
|traceback_V_12_q0        |   in|    2|   ap_memory|                        traceback_V_12|         array|
|traceback_V_13_address0  |  out|   16|   ap_memory|                        traceback_V_13|         array|
|traceback_V_13_ce0       |  out|    1|   ap_memory|                        traceback_V_13|         array|
|traceback_V_13_q0        |   in|    2|   ap_memory|                        traceback_V_13|         array|
|traceback_V_14_address0  |  out|   16|   ap_memory|                        traceback_V_14|         array|
|traceback_V_14_ce0       |  out|    1|   ap_memory|                        traceback_V_14|         array|
|traceback_V_14_q0        |   in|    2|   ap_memory|                        traceback_V_14|         array|
|traceback_V_15_address0  |  out|   16|   ap_memory|                        traceback_V_15|         array|
|traceback_V_15_ce0       |  out|    1|   ap_memory|                        traceback_V_15|         array|
|traceback_V_15_q0        |   in|    2|   ap_memory|                        traceback_V_15|         array|
+-------------------------+-----+-----+------------+--------------------------------------+--------------+

