==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.738 MB.
INFO: [HLS 200-10] Analyzing design file 'backward_fcc/backprop.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.3 seconds; current allocated memory: 172.927 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'backward_fcc(float*, float*, float*, float*, float*, float*, float*, float*, int, int)' (backward_fcc/backprop.cpp:1:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_4'(backward_fcc/backprop.cpp:24:26) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:24:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_30_5'(backward_fcc/backprop.cpp:30:22) has been inferred on port 'gmem' (backward_fcc/backprop.cpp:30:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.2 seconds; current allocated memory: 174.748 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.749 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 176.064 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 175.301 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (backward_fcc/backprop.cpp:16) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_4' (backward_fcc/backprop.cpp:24) in function 'backward_fcc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_5' (backward_fcc/backprop.cpp:30) in function 'backward_fcc' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 195.919 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_23_3' (backward_fcc/backprop.cpp:23:30) in function 'backward_fcc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 188.915 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backward_fcc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_24_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 189.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 190.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward_fcc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backward_fcc/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
