digraph "" {
	RESET -> slot1	 [weight=6.0];
	RESET -> reg26	 [weight=1.0];
	RESET -> slot7	 [weight=4.0];
	RESET -> slot9	 [weight=4.0];
	RESET -> slot8	 [weight=4.0];
	RESET -> slot0	 [weight=17.0];
	RESET -> slot3	 [weight=6.0];
	RESET -> slot2	 [weight=5.0];
	RESET -> slot5	 [weight=4.0];
	RESET -> slot4	 [weight=6.0];
	RESET -> slot6	 [weight=4.0];
	RESET -> slot11	 [weight=4.0];
	RESET -> slot10	 [weight=4.0];
	RESET -> slot12	 [weight=4.0];
	RESET -> codecReady	 [weight=2.0];
	RESET -> dirty	 [weight=2.0];
	pe_sync -> slot1	 [weight=9.0];
	pe_sync -> reg26	 [weight=1.0];
	pe_sync -> slot7	 [weight=7.0];
	pe_sync -> slot9	 [weight=7.0];
	pe_sync -> slot8	 [weight=7.0];
	pe_sync -> slot0	 [weight=25.0];
	pe_sync -> slot3	 [weight=10.0];
	pe_sync -> slot2	 [weight=8.0];
	pe_sync -> slot5	 [weight=7.0];
	pe_sync -> slot4	 [weight=10.0];
	pe_sync -> slot6	 [weight=7.0];
	pe_sync -> slot11	 [weight=7.0];
	pe_sync -> slot10	 [weight=7.0];
	pe_sync -> slot12	 [weight=7.0];
	pe_sync -> codecReady	 [weight=1.0];
	pe_sync -> dirty	 [weight=2.0];
	cs -> regfile	 [weight=1.0];
	cs -> ack1	 [weight=1.0];
	cs -> dat_o	 [weight=10.0];
	cs -> ack_o	 [weight=1.0];
	cs -> dirty	 [weight=1.0];
	fnLM4550ToRealRegMap -> rfadri	 [weight=1.0];
	we_i -> regfile	 [weight=1.0];
	we_i -> ack_o	 [weight=1.0];
	we_i -> dirty	 [weight=1.0];
	rgno -> slot1	 [weight=5.0];
	rgno -> slot7	 [weight=2.0];
	rgno -> slot9	 [weight=2.0];
	rgno -> slot8	 [weight=2.0];
	rgno -> doRead	 [weight=1.0];
	rgno -> slot0	 [weight=10.0];
	rgno -> slot3	 [weight=3.0];
	rgno -> slot2	 [weight=3.0];
	rgno -> slot5	 [weight=2.0];
	rgno -> slot4	 [weight=3.0];
	rgno -> slot6	 [weight=2.0];
	rgno -> slot11	 [weight=2.0];
	rgno -> slot10	 [weight=2.0];
	rgno -> slot12	 [weight=2.0];
	rgno -> rfrgno	 [weight=1.0];
	rgno -> dirty	 [weight=2.0];
	rfadri -> dat_o	 [weight=1.0];
	reg26 -> dat_o	 [weight=1.0];
	regfile -> rfadri	 [weight=1.0];
	regfile -> rfrgno	 [weight=1.0];
	ack1 -> ack1	 [weight=1.0];
	ack1 -> ack_o	 [weight=1.0];
	dat_i -> regfile	 [weight=1.0];
	slot1i -> reg26	 [weight=1.0];
	slot2i -> reg26	 [weight=1.0];
	rst_i -> slot1	 [weight=7.0];
	rst_i -> reg26	 [weight=2.0];
	rst_i -> slot7	 [weight=5.0];
	rst_i -> slot9	 [weight=5.0];
	rst_i -> slot8	 [weight=5.0];
	rst_i -> slot0	 [weight=18.0];
	rst_i -> slot3	 [weight=7.0];
	rst_i -> slot2	 [weight=6.0];
	rst_i -> slot5	 [weight=5.0];
	rst_i -> slot4	 [weight=7.0];
	rst_i -> slot6	 [weight=5.0];
	rst_i -> slot11	 [weight=5.0];
	rst_i -> slot10	 [weight=5.0];
	rst_i -> slot12	 [weight=5.0];
	rst_i -> codecReady	 [weight=3.0];
	rst_i -> dirty	 [weight=4.0];
	fnRealToLM4550RegMap -> slot1	 [weight=1.0];
	fnRealToLM4550RegMap -> doRead	 [weight=1.0];
	adr_i -> cs	 [weight=1.0];
	adr_i -> rfadri	 [weight=1.0];
	adr_i -> dat_o	 [weight=9.0];
	doRead -> slot1	 [weight=1.0];
	doRead -> slot2	 [weight=1.0];
	cyc_i -> cs	 [weight=1.0];
	codecReady -> slot1	 [weight=8.0];
	codecReady -> slot7	 [weight=6.0];
	codecReady -> slot9	 [weight=6.0];
	codecReady -> slot8	 [weight=6.0];
	codecReady -> slot0	 [weight=24.0];
	codecReady -> slot3	 [weight=9.0];
	codecReady -> slot2	 [weight=7.0];
	codecReady -> slot5	 [weight=6.0];
	codecReady -> slot4	 [weight=9.0];
	codecReady -> slot6	 [weight=6.0];
	codecReady -> slot11	 [weight=6.0];
	codecReady -> slot10	 [weight=6.0];
	codecReady -> slot12	 [weight=6.0];
	codecReady -> dirty	 [weight=2.0];
	rfrgno -> slot2	 [weight=1.0];
	PSGout -> slot3	 [weight=2.0];
	PSGout -> slot4	 [weight=2.0];
	dirty -> slot1	 [weight=6.0];
	dirty -> rgno	 [weight=33.0];
	dirty -> slot7	 [weight=4.0];
	dirty -> slot9	 [weight=4.0];
	dirty -> slot8	 [weight=4.0];
	dirty -> dat_o	 [weight=1.0];
	dirty -> slot0	 [weight=17.0];
	dirty -> slot3	 [weight=6.0];
	dirty -> slot2	 [weight=5.0];
	dirty -> slot5	 [weight=4.0];
	dirty -> slot4	 [weight=6.0];
	dirty -> slot6	 [weight=4.0];
	dirty -> slot11	 [weight=4.0];
	dirty -> slot10	 [weight=4.0];
	dirty -> slot12	 [weight=4.0];
	dirty -> dirty	 [weight=2.0];
	slot0i -> reg26	 [weight=1.0];
	slot0i -> codecReady	 [weight=1.0];
	stb_i -> cs	 [weight=1.0];
}
