0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sim_1/new/Lab4_1Test.v,1631800384,verilog,,,,Lab4_1Test,,,,,,,,
C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sources_1/new/Lab4_SR_Latch.v,1631800298,verilog,,C:/Users/gte0002/lab4_mod/project_4_1/project_4_1.srcs/sim_1/new/Lab4_1Test.v,,Lab4_SR_Latch,,,,,,,,
