==============================================================================
Library 'zynq_ultra_ps_e_v3_2_3' compilation error(s)
==============================================================================
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_v3_2_3 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_2_3 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_2_3 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_v3_2/sim_tlm/xilinx_zynqmp.cpp 
Start time: 15:24:00 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:24:01 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 2, Warnings: 0

==============================================================================
Library 'zynq_ultra_ps_e_v3_3_0' compilation error(s)
==============================================================================
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_v3_3_0 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_v3_3_0 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -work zynq_ultra_ps_e_v3_3_0 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_v3_3/sim_tlm/xilinx_zynqmp.cpp 
Start time: 15:26:30 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:26:31 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 2, Warnings: 0

==============================================================================
Library 'versal_cips_v1_0_0' compilation error(s)
==============================================================================
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap versal_cips_v1_0_0 /data11/home/marcuscw/Desktop/Lib/versal_cips_v1_0_0 
Modifying modelsim.ini
sccom -I /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl -I /data11/home/marcuscw/Desktop/Lib/common_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/common_rpc_v1/include -I /data11/home/marcuscw/Desktop/Lib/debug_tcp_server_v1/include -I /data11/home/marcuscw/Desktop/Lib/protobuf/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_c_v4/include -I /data11/home/marcuscw/Desktop/Lib/remote_port_sc_v4/include -I /data11/home/marcuscw/Desktop/Lib/xtlm/include -I /data11/home/marcuscw/Desktop/Lib/xtlm_simple_interconnect_v1_0/include -I /data11/home/marcuscw/Desktop/Lib/rwd_tlmmodel_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_cpp_v1/include -I /data11/home/marcuscw/Desktop/Lib/sim_xdma_sc_v1/include -work versal_cips_v1_0_0 /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/versal_cips_v1_0/sim_tlm/xilinx_versal.cpp 
Start time: 15:27:50 on Mar 11,2020

QuestaSim-64 sccom 10.7c compiler 2018.08 Aug 17 2018
** Error: (sccom-6132) Problem with "g++" installation. Directories " /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5 /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/include/c++/4.8.5/backward" does not exist.
** Error: (sccom-6169) The gcc version you are using is not officially supported. sccom has created a file '/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/predef_macro_gcc48_linux_x86_64.txt'. You will need to rerun sccom either after copying this file to '/state/opt/questasim/QuestaSIM-10.7c/include/systemc/' or using option -predefmacrofile <filename>.

x86_64-redhat-linux

which: no gcc in (/state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin)
make_predef_macro_table: /state/opt/questasim/QuestaSIM-10.7c/gcc-5.3.0-linux_x86_64/bin/gcc returned a non-zero status.
make_predef_macro_table: C compiler information omitted.
End time: 15:27:52 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 2, Warnings: 0

==============================================================================
Library 'zynq_ultra_ps_e_vip_v1_0_5' compilation error(s)
==============================================================================
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap zynq_ultra_ps_e_vip_v1_0_5 /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:39 on Mar 11,2020
vlog -64 -L axi_vip_v1_1_5 -L zynq_ultra_ps_e_vip_v1_0_5 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_5 -f /data11/home/marcuscw/Desktop/Lib/zynq_ultra_ps_e_vip_v1_0_5/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_5.zynq_ultra_ps_e_vip_v1_0_5.lin64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_5_ddrc
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4603): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4795): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(4922): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6068): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6260): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(6387): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7610): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7791): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7938): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7939): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7940): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7941): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7943): Illegal declaration after the statement near line '7941'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7986): near "beat": syntax error, unexpected IDENTIFIER.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7986): near ")": syntax error, unexpected ')', expecting ';'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7989): (vlib-2730) Undefined variable: 'new_data'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(7995): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8012): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8018): Illegal declaration after the statement near line '8015'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8019): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8020): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8021): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8022): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8065): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8066): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8085): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8089): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8089): (vlib-2388) 'j' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8090): Illegal declaration after the statement near line '8088'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8091): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8092): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8093): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8094): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8139): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8140): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8150): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8151): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8151): (vlib-2730) Undefined variable: 'strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8171): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8175): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8176): Illegal declaration after the statement near line '8174'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8181): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8211): near "endfunction": syntax error, unexpected endfunction.
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8228): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8237): Illegal declaration after the statement near line '8218'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8241): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8307): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8318): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8319): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8320): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8325): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8326): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8327): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8328): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8329): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8330): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8331): Illegal declaration after the statement near line '8316'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8335): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8397): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8407): (vlib-2388) 'wresp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8407): (vlib-2388) 'rwrsp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8408): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8410): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8414): (vlib-2388) 'trnsfr_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8415): (vlib-2388) 'wr_data' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8416): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8417): (vlib-2388) 'concurrent' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8419): (vlib-2388) 'wr_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8420): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8421): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8421): (vlib-2388) 'j' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8422): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8423): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8424): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8425): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8428): Illegal declaration after the statement near line '8406'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8432): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8537): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8547): (vlib-2388) 'rresp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8548): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8549): (vlib-2388) 'bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8549): (vlib-2388) 'tmp_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8550): (vlib-2388) 'trnsfr_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8551): (vlib-2388) 'rd_data' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8554): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8555): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8556): (vlib-2388) 'rd_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8558): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8559): (vlib-2388) 'siz_in_bytes' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8560): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8561): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8562): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8563): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8565): (vlib-2388) 'pad_bytes' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8567): Illegal declaration after the statement near line '8546'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8571): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8641): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8658): (vlib-2388) 'addr' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8664): (vlib-2388) 'rdrsp' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8665): (vlib-2388) 'rd_id' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8666): (vlib-2388) 'siz' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8667): (vlib-2388) 'burst' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8668): (vlib-2388) 'lck' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8669): (vlib-2388) 'cache' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8670): (vlib-2388) 'prot' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8672): (vlib-2388) 'trnsfr_lngth' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8675): (vlib-2388) 'i' already declared in this scope (#ublk#135011090#7966).
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8678): Illegal declaration after the statement near line '8656'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8729): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(8745): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10318)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_local_params.sv(10): Illegal declaration after the statement near line '10279'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10318)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_local_params.sv(18): near "endfunction": syntax error, unexpected endfunction.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(10320): Illegal declaration after the statement near line '21'.  Declarations must precede statements.  Look for stray semicolons.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(16): Illegal declaration after the statement near line '11686'.  Declarations must precede statements.  Look for stray semicolons.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(23): LHS in procedural continuous assignment may not be a net: EMIOCAN1PHYTX.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(24): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(76): LHS in procedural continuous assignment may not be a net: EMIOENET0DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(77): LHS in procedural continuous assignment may not be a net: EMIOENET0GEMTSUTIMERCNT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(78): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(79): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(80): LHS in procedural continuous assignment may not be a net: EMIOENET0GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(81): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(82): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(83): LHS in procedural continuous assignment may not be a net: EMIOENET0MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(84): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(85): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(86): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(87): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(88): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(89): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(90): LHS in procedural continuous assignment may not be a net: EMIOENET0RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(91): LHS in procedural continuous assignment may not be a net: EMIOENET0SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(92): LHS in procedural continuous assignment may not be a net: EMIOENET0TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(93): LHS in procedural continuous assignment may not be a net: EMIOENET0TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(94): LHS in procedural continuous assignment may not be a net: EMIOGEM0DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(95): LHS in procedural continuous assignment may not be a net: EMIOGEM0DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(96): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(97): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(98): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(99): LHS in procedural continuous assignment may not be a net: EMIOGEM0PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(100): LHS in procedural continuous assignment may not be a net: EMIOGEM0RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(101): LHS in procedural continuous assignment may not be a net: EMIOGEM0SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(102): LHS in procedural continuous assignment may not be a net: EMIOGEM0SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(103): LHS in procedural continuous assignment may not be a net: EMIOGEM0TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(104): LHS in procedural continuous assignment may not be a net: EMIOGEM0TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(105): LHS in procedural continuous assignment may not be a net: EMIOGEM0TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(107): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(152): LHS in procedural continuous assignment may not be a net: EMIOENET1DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(153): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(154): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(155): LHS in procedural continuous assignment may not be a net: EMIOENET1GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(156): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(157): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(158): LHS in procedural continuous assignment may not be a net: EMIOENET1MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(159): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(160): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(161): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(162): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(163): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(164): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(165): LHS in procedural continuous assignment may not be a net: EMIOENET1RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(166): LHS in procedural continuous assignment may not be a net: EMIOENET1SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(167): LHS in procedural continuous assignment may not be a net: EMIOENET1TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(168): LHS in procedural continuous assignment may not be a net: EMIOENET1TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(169): LHS in procedural continuous assignment may not be a net: EMIOGEM1DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(170): LHS in procedural continuous assignment may not be a net: EMIOGEM1DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(171): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(172): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(173): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(174): LHS in procedural continuous assignment may not be a net: EMIOGEM1PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(175): LHS in procedural continuous assignment may not be a net: EMIOGEM1RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(176): LHS in procedural continuous assignment may not be a net: EMIOGEM1SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(177): LHS in procedural continuous assignment may not be a net: EMIOGEM1SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(178): LHS in procedural continuous assignment may not be a net: EMIOGEM1TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(179): LHS in procedural continuous assignment may not be a net: EMIOGEM1TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(180): LHS in procedural continuous assignment may not be a net: EMIOGEM1TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(182): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(227): LHS in procedural continuous assignment may not be a net: EMIOENET2DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(228): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(229): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(230): LHS in procedural continuous assignment may not be a net: EMIOENET2GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(231): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(232): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(233): LHS in procedural continuous assignment may not be a net: EMIOENET2MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(234): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(235): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(236): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(237): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(238): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(239): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(240): LHS in procedural continuous assignment may not be a net: EMIOENET2RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(241): LHS in procedural continuous assignment may not be a net: EMIOENET2SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(242): LHS in procedural continuous assignment may not be a net: EMIOENET2TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(243): LHS in procedural continuous assignment may not be a net: EMIOENET2TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(244): LHS in procedural continuous assignment may not be a net: EMIOGEM2DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(245): LHS in procedural continuous assignment may not be a net: EMIOGEM2DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(246): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(247): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(248): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(249): LHS in procedural continuous assignment may not be a net: EMIOGEM2PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(250): LHS in procedural continuous assignment may not be a net: EMIOGEM2RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(251): LHS in procedural continuous assignment may not be a net: EMIOGEM2SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(252): LHS in procedural continuous assignment may not be a net: EMIOGEM2SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(253): LHS in procedural continuous assignment may not be a net: EMIOGEM2TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(254): LHS in procedural continuous assignment may not be a net: EMIOGEM2TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(255): LHS in procedural continuous assignment may not be a net: EMIOGEM2TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(257): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(302): LHS in procedural continuous assignment may not be a net: EMIOENET3DMATXENDTOG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(303): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(304): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(305): LHS in procedural continuous assignment may not be a net: EMIOENET3GMIITXER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(306): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOMDC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(307): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(308): LHS in procedural continuous assignment may not be a net: EMIOENET3MDIOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(309): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(310): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWEOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(311): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWERR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(312): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWFLUSH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(313): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWSOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(314): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(315): LHS in procedural continuous assignment may not be a net: EMIOENET3RXWWR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(316): LHS in procedural continuous assignment may not be a net: EMIOENET3SPEEDMODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(317): LHS in procedural continuous assignment may not be a net: EMIOENET3TXRRD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(318): LHS in procedural continuous assignment may not be a net: EMIOENET3TXRSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(319): LHS in procedural continuous assignment may not be a net: EMIOGEM3DELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(320): LHS in procedural continuous assignment may not be a net: EMIOGEM3DELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(321): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYREQRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(322): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYREQTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(323): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYRESPRX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(324): LHS in procedural continuous assignment may not be a net: EMIOGEM3PDELAYRESPTX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(325): LHS in procedural continuous assignment may not be a net: EMIOGEM3RXSOF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(326): LHS in procedural continuous assignment may not be a net: EMIOGEM3SYNCFRAMERX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(327): LHS in procedural continuous assignment may not be a net: EMIOGEM3SYNCFRAMETX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(328): LHS in procedural continuous assignment may not be a net: EMIOGEM3TSUTIMERCMPVAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(329): LHS in procedural continuous assignment may not be a net: EMIOGEM3TXRFIXEDLAT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(330): LHS in procedural continuous assignment may not be a net: EMIOGEM3TXSOF.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(332): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(339): LHS in procedural continuous assignment may not be a net: EMIOGPIOTN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(341): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(374): LHS in procedural continuous assignment may not be a net: EMIOI2C0SCLTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(375): LHS in procedural continuous assignment may not be a net: EMIOI2C0SDAO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(376): LHS in procedural continuous assignment may not be a net: EMIOI2C0SDATN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(377): LHS in procedural continuous assignment may not be a net: EMIOI2C1SCLO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(378): LHS in procedural continuous assignment may not be a net: EMIOI2C1SCLTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(379): LHS in procedural continuous assignment may not be a net: EMIOI2C1SDAO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(380): LHS in procedural continuous assignment may not be a net: EMIOI2C1SDATN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(382): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(407): LHS in procedural continuous assignment may not be a net: EMIOSDIO0BUSVOLT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(408): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(409): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CMDENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(410): LHS in procedural continuous assignment may not be a net: EMIOSDIO0CMDOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(411): LHS in procedural continuous assignment may not be a net: EMIOSDIO0DATAENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(412): LHS in procedural continuous assignment may not be a net: EMIOSDIO0DATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(413): LHS in procedural continuous assignment may not be a net: EMIOSDIO0LEDCONTROL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(414): LHS in procedural continuous assignment may not be a net: EMIOSDIO1BUSPOWER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(415): LHS in procedural continuous assignment may not be a net: EMIOSDIO1BUSVOLT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(416): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(417): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CMDENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(418): LHS in procedural continuous assignment may not be a net: EMIOSDIO1CMDOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(419): LHS in procedural continuous assignment may not be a net: EMIOSDIO1DATAENA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(420): LHS in procedural continuous assignment may not be a net: EMIOSDIO1DATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(421): LHS in procedural continuous assignment may not be a net: EMIOSDIO1LEDCONTROL.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(423): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(444): LHS in procedural continuous assignment may not be a net: EMIOSPI0MOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(445): LHS in procedural continuous assignment may not be a net: EMIOSPI0SCLKO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(446): LHS in procedural continuous assignment may not be a net: EMIOSPI0SCLKTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(447): LHS in procedural continuous assignment may not be a net: EMIOSPI0SO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(448): LHS in procedural continuous assignment may not be a net: EMIOSPI0SSNTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(449): LHS in procedural continuous assignment may not be a net: EMIOSPI0SSON.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(450): LHS in procedural continuous assignment may not be a net: EMIOSPI0STN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(451): LHS in procedural continuous assignment may not be a net: EMIOSPI1MO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(452): LHS in procedural continuous assignment may not be a net: EMIOSPI1MOTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(453): LHS in procedural continuous assignment may not be a net: EMIOSPI1SCLKO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(454): LHS in procedural continuous assignment may not be a net: EMIOSPI1SCLKTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(455): LHS in procedural continuous assignment may not be a net: EMIOSPI1SO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(456): LHS in procedural continuous assignment may not be a net: EMIOSPI1SSNTN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(457): LHS in procedural continuous assignment may not be a net: EMIOSPI1SSON.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(458): LHS in procedural continuous assignment may not be a net: EMIOSPI1STN.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(460): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(473): LHS in procedural continuous assignment may not be a net: EMIOTTC1WAVEO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(474): LHS in procedural continuous assignment may not be a net: EMIOTTC2WAVEO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(475): LHS in procedural continuous assignment may not be a net: EMIOTTC3WAVEO.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(477): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(502): LHS in procedural continuous assignment may not be a net: EMIOUART0RTSN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(503): LHS in procedural continuous assignment may not be a net: EMIOUART0TX.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(504): LHS in procedural continuous assignment may not be a net: EMIOUART1DTRN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(505): LHS in procedural continuous assignment may not be a net: EMIOUART1RTSN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(506): LHS in procedural continuous assignment may not be a net: EMIOUART1TX.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(508): near "always": syntax error, unexpected always.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(517): LHS in procedural continuous assignment may not be a net: EMIOWDT1RSTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(519): LHS in procedural continuous assignment may not be a net: ADMA2PLCACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(520): LHS in procedural continuous assignment may not be a net: ADMA2PLTVLD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(521): LHS in procedural continuous assignment may not be a net: APLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(522): LHS in procedural continuous assignment may not be a net: BSCANTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(523): LHS in procedural continuous assignment may not be a net: DBGPATHFIFOBYPASS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(524): LHS in procedural continuous assignment may not be a net: DDRDTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(525): LHS in procedural continuous assignment may not be a net: DPAUDIOREFCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(526): LHS in procedural continuous assignment may not be a net: DPAUXDATAOEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(527): LHS in procedural continuous assignment may not be a net: DPAUXDATAOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(528): LHS in procedural continuous assignment may not be a net: DPLIVEVIDEODEOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(529): LHS in procedural continuous assignment may not be a net: DPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(530): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(531): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(532): LHS in procedural continuous assignment may not be a net: DPMAXISMIXEDAUDIOTVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(533): LHS in procedural continuous assignment may not be a net: DPSAXISAUDIOTREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(534): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTHSYNC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(535): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTPIXEL1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(536): LHS in procedural continuous assignment may not be a net: DPVIDEOOUTVSYNC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(537): LHS in procedural continuous assignment may not be a net: DPVIDEOREFCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(538): LHS in procedural continuous assignment may not be a net: FMIOCHARAFIFSFPDTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(539): LHS in procedural continuous assignment may not be a net: FMIOCHARAFIFSLPDTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(540): LHS in procedural continuous assignment may not be a net: FMIOCHARGEMTESTOUTPUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(541): LHS in procedural continuous assignment may not be a net: FMIOGEMTSUCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(542): LHS in procedural continuous assignment may not be a net: FMIOGEM0FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(543): LHS in procedural continuous assignment may not be a net: FMIOGEM0FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(544): LHS in procedural continuous assignment may not be a net: FMIOGEM1FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(545): LHS in procedural continuous assignment may not be a net: FMIOGEM1FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(546): LHS in procedural continuous assignment may not be a net: FMIOGEM2FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(547): LHS in procedural continuous assignment may not be a net: FMIOGEM2FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(548): LHS in procedural continuous assignment may not be a net: FMIOGEM3FIFORXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(549): LHS in procedural continuous assignment may not be a net: FMIOGEM3FIFOTXCLKTOPLBUFG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(550): LHS in procedural continuous assignment may not be a net: FMIOSD0DLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(551): LHS in procedural continuous assignment may not be a net: FMIOSD1DLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(552): LHS in procedural continuous assignment may not be a net: FMIOTESTIOCHARSCANOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(553): LHS in procedural continuous assignment may not be a net: FPDPLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(554): LHS in procedural continuous assignment may not be a net: FPDPLSPARE0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(555): LHS in procedural continuous assignment may not be a net: FPDPLSPARE1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(556): LHS in procedural continuous assignment may not be a net: FPDPLSPARE2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(557): LHS in procedural continuous assignment may not be a net: FPDPLSPARE3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(558): LHS in procedural continuous assignment may not be a net: FPDPLSPARE4OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(559): LHS in procedural continuous assignment may not be a net: FTMGPO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(560): LHS in procedural continuous assignment may not be a net: GDMA2PLCACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(561): LHS in procedural continuous assignment may not be a net: GDMA2PLTVLD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(562): LHS in procedural continuous assignment may not be a net: IOCHARAUDIOOUTTESTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(563): LHS in procedural continuous assignment may not be a net: IOCHARVIDEOOUTTESTDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(564): LHS in procedural continuous assignment may not be a net: IOPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(565): LHS in procedural continuous assignment may not be a net: LPDPLLTESTOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(566): LHS in procedural continuous assignment may not be a net: LPDPLSPARE0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(567): LHS in procedural continuous assignment may not be a net: LPDPLSPARE1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(568): LHS in procedural continuous assignment may not be a net: LPDPLSPARE2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(569): LHS in procedural continuous assignment may not be a net: LPDPLSPARE3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(570): LHS in procedural continuous assignment may not be a net: LPDPLSPARE4OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(571): LHS in procedural continuous assignment may not be a net: OAFECMNCALIBCOMPOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(572): LHS in procedural continuous assignment may not be a net: OAFEPGAVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(573): LHS in procedural continuous assignment may not be a net: OAFEPGAVDDIO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(574): LHS in procedural continuous assignment may not be a net: OAFEPGDVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(575): LHS in procedural continuous assignment may not be a net: OAFEPGSTATICAVDDCR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(576): LHS in procedural continuous assignment may not be a net: OAFEPGSTATICAVDDIO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(577): LHS in procedural continuous assignment may not be a net: OAFEPLLCLKSYMHS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(578): LHS in procedural continuous assignment may not be a net: OAFEPLLDCOCOUNT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(579): LHS in procedural continuous assignment may not be a net: OAFEPLLFBCLKFRAC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(580): LHS in procedural continuous assignment may not be a net: OAFERXHSRXCLOCKSTOPACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(581): LHS in procedural continuous assignment may not be a net: OAFERXPIPELFPSBCNRXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(582): LHS in procedural continuous assignment may not be a net: OAFERXPIPESIGDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(583): LHS in procedural continuous assignment may not be a net: OAFERXSYMBOL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(584): LHS in procedural continuous assignment may not be a net: OAFERXSYMBOLCLKBY2.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(585): LHS in procedural continuous assignment may not be a net: OAFERXUPHYRXCALIBDONE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(586): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSAVECALCODE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(587): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSAVECALCODEDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(588): LHS in procedural continuous assignment may not be a net: OAFERXUPHYSTARTLOOPBUF.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(589): LHS in procedural continuous assignment may not be a net: OAFETXDIGRESETRELACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(590): LHS in procedural continuous assignment may not be a net: OAFETXPIPETXDNRXDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(591): LHS in procedural continuous assignment may not be a net: OAFETXPIPETXDPRXDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(592): LHS in procedural continuous assignment may not be a net: ODBGL0PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(593): LHS in procedural continuous assignment may not be a net: ODBGL0POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(594): LHS in procedural continuous assignment may not be a net: ODBGL0RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(595): LHS in procedural continuous assignment may not be a net: ODBGL0RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(596): LHS in procedural continuous assignment may not be a net: ODBGL0RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(597): LHS in procedural continuous assignment may not be a net: ODBGL0RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(598): LHS in procedural continuous assignment may not be a net: ODBGL0RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(599): LHS in procedural continuous assignment may not be a net: ODBGL0RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(600): LHS in procedural continuous assignment may not be a net: ODBGL0RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(601): LHS in procedural continuous assignment may not be a net: ODBGL0RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(602): LHS in procedural continuous assignment may not be a net: ODBGL0RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(603): LHS in procedural continuous assignment may not be a net: ODBGL0RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(604): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(605): LHS in procedural continuous assignment may not be a net: ODBGL0SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(606): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(607): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(608): LHS in procedural continuous assignment may not be a net: ODBGL0SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(609): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(610): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(611): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(612): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(613): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(614): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(615): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(616): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(617): LHS in procedural continuous assignment may not be a net: ODBGL0SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(618): LHS in procedural continuous assignment may not be a net: ODBGL0TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(619): LHS in procedural continuous assignment may not be a net: ODBGL0TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(620): LHS in procedural continuous assignment may not be a net: ODBGL0TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(621): LHS in procedural continuous assignment may not be a net: ODBGL0TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(622): LHS in procedural continuous assignment may not be a net: ODBGL0TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(623): LHS in procedural continuous assignment may not be a net: ODBGL0TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(624): LHS in procedural continuous assignment may not be a net: ODBGL1PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(625): LHS in procedural continuous assignment may not be a net: ODBGL1POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(626): LHS in procedural continuous assignment may not be a net: ODBGL1RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(627): LHS in procedural continuous assignment may not be a net: ODBGL1RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(628): LHS in procedural continuous assignment may not be a net: ODBGL1RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(629): LHS in procedural continuous assignment may not be a net: ODBGL1RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(630): LHS in procedural continuous assignment may not be a net: ODBGL1RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(631): LHS in procedural continuous assignment may not be a net: ODBGL1RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(632): LHS in procedural continuous assignment may not be a net: ODBGL1RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(633): LHS in procedural continuous assignment may not be a net: ODBGL1RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(634): LHS in procedural continuous assignment may not be a net: ODBGL1RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(635): LHS in procedural continuous assignment may not be a net: ODBGL1RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(636): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(637): LHS in procedural continuous assignment may not be a net: ODBGL1SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(638): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(639): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(640): LHS in procedural continuous assignment may not be a net: ODBGL1SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(641): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(642): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(643): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(644): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(645): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(646): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(647): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(648): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(649): LHS in procedural continuous assignment may not be a net: ODBGL1SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(650): LHS in procedural continuous assignment may not be a net: ODBGL1TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(651): LHS in procedural continuous assignment may not be a net: ODBGL1TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(652): LHS in procedural continuous assignment may not be a net: ODBGL1TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(653): LHS in procedural continuous assignment may not be a net: ODBGL1TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(654): LHS in procedural continuous assignment may not be a net: ODBGL1TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(655): LHS in procedural continuous assignment may not be a net: ODBGL1TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(656): LHS in procedural continuous assignment may not be a net: ODBGL2PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(657): LHS in procedural continuous assignment may not be a net: ODBGL2POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(658): LHS in procedural continuous assignment may not be a net: ODBGL2RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(659): LHS in procedural continuous assignment may not be a net: ODBGL2RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(660): LHS in procedural continuous assignment may not be a net: ODBGL2RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(661): LHS in procedural continuous assignment may not be a net: ODBGL2RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(662): LHS in procedural continuous assignment may not be a net: ODBGL2RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(663): LHS in procedural continuous assignment may not be a net: ODBGL2RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(664): LHS in procedural continuous assignment may not be a net: ODBGL2RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(665): LHS in procedural continuous assignment may not be a net: ODBGL2RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(666): LHS in procedural continuous assignment may not be a net: ODBGL2RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(667): LHS in procedural continuous assignment may not be a net: ODBGL2RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(668): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(669): LHS in procedural continuous assignment may not be a net: ODBGL2SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(670): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(671): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(672): LHS in procedural continuous assignment may not be a net: ODBGL2SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(673): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(674): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(675): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(676): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(677): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(678): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(679): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(680): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(681): LHS in procedural continuous assignment may not be a net: ODBGL2SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(682): LHS in procedural continuous assignment may not be a net: ODBGL2TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(683): LHS in procedural continuous assignment may not be a net: ODBGL2TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(684): LHS in procedural continuous assignment may not be a net: ODBGL2TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(685): LHS in procedural continuous assignment may not be a net: ODBGL2TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(686): LHS in procedural continuous assignment may not be a net: ODBGL2TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(687): LHS in procedural continuous assignment may not be a net: ODBGL2TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(688): LHS in procedural continuous assignment may not be a net: ODBGL3PHYSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(689): LHS in procedural continuous assignment may not be a net: ODBGL3POWERDOWN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(690): LHS in procedural continuous assignment may not be a net: ODBGL3RATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(691): LHS in procedural continuous assignment may not be a net: ODBGL3RSTB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(692): LHS in procedural continuous assignment may not be a net: ODBGL3RXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(693): LHS in procedural continuous assignment may not be a net: ODBGL3RXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(694): LHS in procedural continuous assignment may not be a net: ODBGL3RXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(695): LHS in procedural continuous assignment may not be a net: ODBGL3RXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(696): LHS in procedural continuous assignment may not be a net: ODBGL3RXPOLARITY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(697): LHS in procedural continuous assignment may not be a net: ODBGL3RXSGMIIENCDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(698): LHS in procedural continuous assignment may not be a net: ODBGL3RXSTATUS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(699): LHS in procedural continuous assignment may not be a net: ODBGL3RXVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(700): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORECLOCKREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(701): LHS in procedural continuous assignment may not be a net: ODBGL3SATACOREREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(702): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(703): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXDATAVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(704): LHS in procedural continuous assignment may not be a net: ODBGL3SATACORERXSIGNALDET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(705): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLPARTIAL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(706): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRESET.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(707): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(708): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLRXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(709): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLSLUMBER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(710): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(711): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(712): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXRATE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(713): LHS in procedural continuous assignment may not be a net: ODBGL3SATAPHYCTRLTXRST.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(714): LHS in procedural continuous assignment may not be a net: ODBGL3TXCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(715): LHS in procedural continuous assignment may not be a net: ODBGL3TXDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(716): LHS in procedural continuous assignment may not be a net: ODBGL3TXDATAK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(717): LHS in procedural continuous assignment may not be a net: ODBGL3TXDETRXLPBACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(718): LHS in procedural continuous assignment may not be a net: ODBGL3TXELECIDLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(719): LHS in procedural continuous assignment may not be a net: ODBGL3TXSGMIIEWRAP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(720): LHS in procedural continuous assignment may not be a net: OSCRTCCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(721): LHS in procedural continuous assignment may not be a net: PCAPCSB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(722): LHS in procedural continuous assignment may not be a net: PCAPPR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(723): LHS in procedural continuous assignment may not be a net: PCAPRDWRB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(724): LHS in procedural continuous assignment may not be a net: PCAPWDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(725): LHS in procedural continuous assignment may not be a net: PCAPWDATACLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(726): LHS in procedural continuous assignment may not be a net: PCFGBOOT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(727): LHS in procedural continuous assignment may not be a net: PCFGGSR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(728): LHS in procedural continuous assignment may not be a net: PCFGGTS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(729): LHS in procedural continuous assignment may not be a net: PCFGINITB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(730): LHS in procedural continuous assignment may not be a net: PCFGJTAGCFGDISABLE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(731): LHS in procedural continuous assignment may not be a net: PCFGPORCNT4K.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(732): LHS in procedural continuous assignment may not be a net: PCFGPROG.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(733): LHS in procedural continuous assignment may not be a net: PCFGTCK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(734): LHS in procedural continuous assignment may not be a net: PCFGTDI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(735): LHS in procedural continuous assignment may not be a net: PCFGTMS.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(736): LHS in procedural continuous assignment may not be a net: PMUAIBAFIFMFPDREQ.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(737): LHS in procedural continuous assignment may not be a net: PMUAIBAFIFMLPDREQ.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(738): LHS in procedural continuous assignment may not be a net: PMUERRORTOPL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(739): LHS in procedural continuous assignment may not be a net: PMUPLGPO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(740): LHS in procedural continuous assignment may not be a net: PSDADDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(741): LHS in procedural continuous assignment may not be a net: PSDCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(742): LHS in procedural continuous assignment may not be a net: PSDEN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(743): LHS in procedural continuous assignment may not be a net: PSDI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(744): LHS in procedural continuous assignment may not be a net: PSDWE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(745): LHS in procedural continuous assignment may not be a net: PSPLEVENTO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(746): LHS in procedural continuous assignment may not be a net: PSPLIRQFPD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(747): LHS in procedural continuous assignment may not be a net: PSPLIRQLPD.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(748): LHS in procedural continuous assignment may not be a net: PSPLSTANDBYWFE.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(749): LHS in procedural continuous assignment may not be a net: PSPLSTANDBYWFI.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(750): LHS in procedural continuous assignment may not be a net: PSPLSYSOSCCLK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(751): LHS in procedural continuous assignment may not be a net: PSPLTRACECTL.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(752): LHS in procedural continuous assignment may not be a net: PSPLTRACEDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(753): LHS in procedural continuous assignment may not be a net: PSPLTRIGACK.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(754): LHS in procedural continuous assignment may not be a net: PSPLTRIGGER.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(755): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(756): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(757): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(758): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXN3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(759): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP0OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(760): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP1OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(761): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP2OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(762): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_MGTTXP3OUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(763): LHS in procedural continuous assignment may not be a net: PSS_ALTO_CORE_PAD_PADO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(764): LHS in procedural continuous assignment may not be a net: PSTPPLOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(765): LHS in procedural continuous assignment may not be a net: RPLLTESTCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(766): LHS in procedural continuous assignment may not be a net: RPUEVENTO0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(767): LHS in procedural continuous assignment may not be a net: RPUEVENTO1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(768): LHS in procedural continuous assignment may not be a net: SACEFPDACADDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(769): LHS in procedural continuous assignment may not be a net: SACEFPDACPROT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(770): LHS in procedural continuous assignment may not be a net: SACEFPDACSNOOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(771): LHS in procedural continuous assignment may not be a net: SACEFPDACVALID.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(772): LHS in procedural continuous assignment may not be a net: SACEFPDCDREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(773): LHS in procedural continuous assignment may not be a net: SACEFPDCRREADY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(774): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSAUXN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(775): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSAUXP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(776): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTFPN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(777): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTFPP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(778): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTLPN.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(779): LHS in procedural continuous assignment may not be a net: SYSMONSENSEFULLVCCPSINTLPP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(780): LHS in procedural continuous assignment may not be a net: TESTADCOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(781): LHS in procedural continuous assignment may not be a net: TESTAMSOSC.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(782): LHS in procedural continuous assignment may not be a net: TESTBSCANTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(783): LHS in procedural continuous assignment may not be a net: TESTDB.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(784): LHS in procedural continuous assignment may not be a net: TESTDDR2PLDCDSKEWOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(785): LHS in procedural continuous assignment may not be a net: TESTDO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(786): LHS in procedural continuous assignment may not be a net: TESTDRDY.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(787): LHS in procedural continuous assignment may not be a net: TESTMONDATA.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(788): LHS in procedural continuous assignment may not be a net: TESTPLPLLLOCKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(789): LHS in procedural continuous assignment may not be a net: TESTPLSCANCHOPPERSO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(790): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTAPU.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(791): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(792): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(793): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU2.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(794): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTCPU3.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(795): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTDDR.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(796): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTFP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(797): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTGPU.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(798): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTLP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(799): LHS in procedural continuous assignment may not be a net: TESTPLSCANEDTOUTUSB3.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(800): LHS in procedural continuous assignment may not be a net: TESTPLSCANSLCRCONFIGSO.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(801): LHS in procedural continuous assignment may not be a net: TESTPLSCANSPAREOUT0.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(802): LHS in procedural continuous assignment may not be a net: TESTPLSCANSPAREOUT1.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(803): LHS in procedural continuous assignment may not be a net: TSTRTCCALIBREGOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(804): LHS in procedural continuous assignment may not be a net: TSTRTCOSCCLKOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(805): LHS in procedural continuous assignment may not be a net: TSTRTCOSCCNTRLOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(806): LHS in procedural continuous assignment may not be a net: TSTRTCSECCOUNTEROUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(807): LHS in procedural continuous assignment may not be a net: TSTRTCSECONDSRAWINT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(808): LHS in procedural continuous assignment may not be a net: TSTRTCTICKCOUNTEROUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(809): LHS in procedural continuous assignment may not be a net: TSTRTCTIMESETREGOUT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(810): LHS in procedural continuous assignment may not be a net: UNUSEDTIEHIGH.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(811): LHS in procedural continuous assignment may not be a net: UNUSEDTIELOW.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(812): LHS in procedural continuous assignment may not be a net: VCUPCFGFUSEVCUDISBOT.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(813): LHS in procedural continuous assignment may not be a net: VCUPCFGFUSEVCUDISTOP.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11699)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_unused_ports.sv(814): LHS in procedural continuous assignment may not be a net: VPLLTESTCLKOU.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11737): Checker 'zynq_ultra_ps_e_vip_v1_0_5_gen_reset' not found.  Instantiation 'gen_rst' must be of a visible checker.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11740): near "#": syntax error, unexpected '#'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11836): Checker 'zynq_ultra_ps_e_vip_v1_0_5_ddrc' not found.  Instantiation 'ddrc' must be of a visible checker.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(11): near "task": syntax error, unexpected task.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(42): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(80): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(118): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(139): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(160): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(181): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(192): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(201): near "endtask": syntax error, unexpected endtask.
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(222): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(223): Illegal declaration after the statement near line '220'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(252): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(260): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(261): Illegal declaration after the statement near line '259'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(284): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(292): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(293): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(294): Illegal declaration after the statement near line '291'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(318): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(326): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(327): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(328): Illegal declaration after the statement near line '325'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(352): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(360): (vlib-2388) 'mem_type' already declared in this scope (#ublk#135011090#7966).
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(361): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(362): Illegal declaration after the statement near line '359'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(386): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(396): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(406): (vlib-2730) Undefined variable: 'PLPSIRQ0'.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(414): (vlib-2730) Undefined variable: 'PLPSIRQ1'.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(427): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(435): Illegal declaration after the statement near line '433'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(452): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(464): (vlib-2388) 'succ' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(465): Illegal declaration after the statement near line '463'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(501): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(541): near "endtask": syntax error, unexpected endtask.
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(550): Illegal declaration after the statement near line '548'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(554): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(557): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(565): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(573): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(580): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(591): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(592): Illegal declaration after the statement near line '590'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(596): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(599): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(607): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(615): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(622): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(629): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(630): Illegal declaration after the statement near line '628'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(634): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(642): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(650): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(657): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(664): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(665): Illegal declaration after the statement near line '663'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(669): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(677): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(685): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(692): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(698): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(699): Illegal declaration after the statement near line '697'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(703): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(711): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(719): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(726): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error (suppressible): ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(741): (vlib-2388) 'rsp' already declared in this scope (#ublk#135011090#7966).
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(742): Illegal declaration after the statement near line '740'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(746): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(754): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(762): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(769): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(785): Illegal declaration after the statement near line '780'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(789): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(798): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(809): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(820): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(833): Illegal declaration after the statement near line '831'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(851): near "end": syntax error, unexpected end, expecting join or "SystemVerilog keyword 'join_any'" or "SystemVerilog keyword 'join_none'".
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(873): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(904): near "endtask": syntax error, unexpected endtask.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(924): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(935): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(954): near "endfunction": syntax error, unexpected endfunction.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11839)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_apis.sv(967): near "endfunction": syntax error, unexpected endfunction.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11869): Checker 'zynq_ultra_ps_e_vip_v1_0_5_regc' not found.  Instantiation 'regc' must be of a visible checker.
** Error: (vlib-13069) ** while parsing file included at /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(11872)
** at /data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_5_axi_acp.sv(11): near "#": syntax error, unexpected '#'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12079): Checker 'zynq_ultra_ps_e_vip_v1_0_5_ddr_interconnect_model' not found.  Instantiation 'ddr_interconnect' must be of a visible checker.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12224): Checker 'zynq_ultra_ps_e_vip_v1_0_5_interconnect_model' not found.  Instantiation 'ocm_interconnect' must be of a visible checker.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12369): Checker 'zynq_ultra_ps_e_vip_v1_0_5_interconnect_model' not found.  Instantiation 'reg_interconnect' must be of a visible checker.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv(12372): near "endmodule": syntax error, unexpected endmodule.
End time: 15:30:41 on Mar 11,2020, Elapsed time: 0:00:02
Errors: 706, Warnings: 0

==============================================================================
Library 'processing_system7_vip_v1_0_7' compilation error(s)
==============================================================================
QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
vmap processing_system7_vip_v1_0_7 /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:30:42 on Mar 11,2020
vlog -64 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip "+incdir+/data11/home/marcuscw/Desktop/Mem/solution1/sim/verilog/.cxl.ip/incl" -sv -svinputport=relaxed -work processing_system7_vip_v1_0_7 -f /data11/home/marcuscw/Desktop/Lib/processing_system7_vip_v1_0_7/.cxl.systemverilog.processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7.lin64.cmf 
-- Compiling module processing_system7_vip_v1_0_7_arb_wr
-- Compiling module processing_system7_vip_v1_0_7_arb_rd
-- Compiling module processing_system7_vip_v1_0_7_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_7_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_7_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_7_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_7_ssw_hp
-- Compiling module processing_system7_vip_v1_0_7_sparse_mem
-- Compiling module processing_system7_vip_v1_0_7_reg_map
-- Compiling module processing_system7_vip_v1_0_7_ocm_mem
-- Compiling module processing_system7_vip_v1_0_7_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_7_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_7_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_7_regc
-- Compiling module processing_system7_vip_v1_0_7_ocmc
-- Compiling module processing_system7_vip_v1_0_7_interconnect_model
-- Compiling module processing_system7_vip_v1_0_7_gen_reset
-- Compiling module processing_system7_vip_v1_0_7_gen_clock
-- Compiling module processing_system7_vip_v1_0_7_ddrc
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5209): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5401): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(5527): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(6818): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(7012): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(7139): near "$": syntax error, unexpected '$'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8365): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8513): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8656): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8657): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8658): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8659): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8662): Illegal declaration after the statement near line '8659'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8791): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8792): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8793): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8794): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8795): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8837): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8838): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8924): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8925): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8926): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8927): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8928): near ";": syntax error, unexpected ';', expecting '('.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8932): Illegal declaration after the statement near line '8928'.  Declarations must precede statements.  Look for stray semicolons.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8975): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8976): (vlib-2730) Undefined variable: 'new_strb'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8986): (vlib-2730) Undefined variable: 'new_data'.
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(8987): (vlib-2730) Undefined variable: 'new_strb'.
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: (vlib-35) Failed to create directory "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error (suppressible): (vlib-19) Failed to access library '/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip' at "/data11/home/psundara/xilinx/compiled_libraries/v2019.1/xilinx_vip".
Permission denied. (errno = EACCES)
** Error: /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(9893): (vlib-13006) Could not find the package (axi_vip_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(10108): near ";": syntax error, unexpected ';', expecting '('.
** Error: (vlib-13069) /state/opt/Xilinx/Vivado/2019.1/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv(10234): near "$": syntax error, unexpected '$'.
End time: 15:30:43 on Mar 11,2020, Elapsed time: 0:00:01
Errors: 65, Warnings: 0

