tardi optim time travel coher protocol xiangyao hongzh liu ethan zou sriniva devada mit csail algonquin region high school lexington high school mit csail yxi devada abstract scalabl cach coher protocol challeng multicor distribut share memori system tradit snoopi directori base coher protocol difficult scale core system overhead broadcast store sharer cachelin tardi propos coher proto col potenti solv scalabl problem requir logn storag cachelin core system broadcast support origin tardi protocol support sequenti consist memori model limit plicabl real system processor today plement relax consist model total store order tso tardi incur larg network traffic overhead benchmark excess number renew mes sage origin tardi protocol subop timal perform program spin munic thread paper address downsid tardi pro tocol practic discuss architectur memori system protocol chang requir order implement tso consist model tardi prove modifi protocol sat isfi tso propos optim better leas polici handl program spin evalu benchmark optim tardi core achiev averag perform improv pare baselin tardi compar baselin directori protocol optim reduc averag network traffic compar baselin directori protocol set benchmark timiz tardi improv fullmap directori protocol metric energi perform storag simpler implement introduct number core singl chip increas geomet rical law cach coher protocol potenti scalabl perform bottleneck snoopi coher protocol work well small scale sys tem core scale traffic pres sure caus broadcast messag bus directori base coher protocol better scalabl multicor processor today ture system hundr thousand core storag overhead full map directori serious scalabl bottleneck number enhanc directori coher protocol propos literatur improv scalabl typi calli sacrific perform incur extra implement verif complex altern propos cach coher protocol call tardi better scalabl main tain simplic high perform key sight tardi suffici unnecessari enforc consist model physic time order tradit coher protocol tardi forc consist model logic physic time result memori write longer invalid share copi write simpli creat version logic time coexist previous ver sion physic time consist model violat version proper order previous version logic time order introduc logic time coher protocol bring salient properti tardi tardi scalabl sharer list requir logn storag cachelin core system requir broadcast support tardi simpl time tamp explicit express consist model easi reason verifi herenc protocol tardi invalid achiev better perform bench mark three drawback origin tardi protocol drawback support sequenti con sistenc memori model simpl well studi commerci processor implement lax model intel sparc processor implement total store order tso arm ibm power processor implement weaker consist mod difficult commerci processor adopt tardi target memori model support drawback tardi renew messag extend logic leas share cachelin privat cach messag incur extra latenc band width overhead uniqu tardi quir tradit coher protocol optim propos reduc renew head remain key disadvantag tardi addit network traffic final tardi timestamp increment strategi avoid livelock strategi suboptim perform thread communic spin paper will address drawback orig inal tardi protocol practic will discuss chang core memori subsystem order implement tso tardi formal proof algorithm correct implement tso propos optim techniqu reduc number renew messag tardi improv perform propos effici mechan handl livelock simul wide rang benchmark indi cate tso optim improv formanc reduc network traffic tardi pare full map directori base coher protocol optim tardi achiev better perform averag improv upto lower network traf fic averag reduct upto time optim baselin tardi protocol space effici directori protocol simpler implement background introduc key concept tardi basic tardi protocol pros con tardi compar direc tori cach coher protocol physiolog time tradit cach coher protocol enforc consi tenci model physic time order write share cachelin perform share copi invalid write order previous read respect physic time invalida tion mechan requir broadcast support network snoopi coher protocol sharer list directori directori base coher proto col scale larg number core tardi avoid invalid introduc logic time cach coher protocol tardi write invalid share copi version cachelin creat logic time point previous share copi expir logic usag logic time order data bear similar multi version concept concurr control algorithm databas system tardi invent concept time call physiolog time enforc consist model respect repres physic time logic timestamp order physiolog time order defin oper physiolog time order smaller timestamp time tamp earlier physic time opera tion happen logic physic time metric break tie definit physiolog time easi rea son consist model implemetn tardi quential consist exampl requir invari program order global memori order load store address invari invari max execut parallel program equival serial execut oper proce sor core sequenti execut invari sequenti order agre program order variant tardi global memori order definit replac physiolog time order describ detail tardi protocol forc invari tardi coher protocol tardi timestamp repres logic time commit instruct commit timestamp binat commit timestamp physic commit time form physiolog commit time repres sequenti order instruct timestamp monoton increas program order invari ant program timestamp pts repres commit timestamp instruct concept tardi timestamp leas cachelin share cachelin valid leas rang timestamp start time tamp leas repres write timestamp wts read timestamp rts timestamp store cachelin wts timestamp data creat rts consid promis write wts rts read oper happen leas cachelin wts pts rts cachelin modifi exclus state leas fix increas pts greater current rts share cachelin level cach llc tardi maintain invari rts maxim rts share copi privat cach read request data timestamp return request rts increas depend pts request instruct return rts pts write request tardi send invalid exclus ownership immedi ate return request core will perform write timestamp greater current rts share copi cachelin rts equal rts llc version creat write order previous version logic time guarante physiolog time order cachelin exclus own core read write request arriv llc request owner core will write latest data llc oper tradit coher protocol privat cach cachelin modifi state way serv read write request timestamp updat reflect latest read write oper cach share state access pts equal rts pts greater core current data cachelin valid pts chang core timestamp rts pts result renew request llc extend rts cachelin rts extend version data creat latest version cachelin will return tardi core read stale cachelin pts smaller rts core observ updat livelock occur guaran tee write eventu observ core tardi forc pts core period increas stale version cachelin will eventu expir discuss livelock will present tardi directori base coher key advantag tardi compar tradit phys ical time base coher protocol remov valid mechan simplifi protocol design reduc storag overhead achiev better perform remov invalid mechan llc notifi sharer cachelin modifi core contact llc learn fresh cachelin renew messag tion sens replac invalid renew replac push base model pull base model pull base model simpler scalabl lead wast messag exampl read data constant renew expir mes sage exist invalid base protocol latenc bandwidth overhead extra renew traffic major disadvantag tardi compar directori herenc protocol optim techniqu specul read propos hide latenc renew perform network traffic overhead sig nific benchmark will solut renew problem tso tardi origin tardi protocol support sequenti con sistenc memori model commerci processor implement relax consist model bet ter perform tardi general relax consist model total store order tso case studi pre cise definit adopt general discuss memori model formal definit tso consist model erat axiomat model model equival paper axiomat model defin tso easier reason physiolog time tso requir global order memori instruct global memori order agre program order memori depend tso defin three invari differ enc tso highlight boldfac invari invari max invari fenc fenc fenc fenc tso program order impli global memori der load load load store store store depend store load depend load bypass pend store request commit earlier invari ant load store program order store global memori order tradit processor implement tso store buffer fifo store pend store request load address exist store buffer direct return load access cach hierarchi commit previous store finish invari global memori order physic commit time der tradit processor bypass behavior allow load program order store commit earlier global memori order tso fenc instruct store load order enforc invari tradit processor fenc flush store buffer enforc previous store commit load will order store fenc physic time global memori order memori oper fenc tso tso implement tardi describ tso implement tardi discuss chang timestamp manag polici compar baselin tardi protocol program timestamp manag origin tardi protocol implement singl program timestamp pts repres commit time tamp instruct program order agre global memori order pts monoton increas program order tso program order agre global memori order invari definit timestamp timestamp previous load store fenc program order timestamp timestamp previ ous load fenc previous store result difficult singl monoton increa ing pts repres order constraint sts lts sts lts state wts data rts core core initi state sts lts sts lts owner core core step owner sts lts sts lts owner core core step owner sts lts sts lts owner core core step owner figur exampl program run tardi tso leas privat cachelin state modifi dirti state chang step highlight red express constraint load store split origin pts timestamp store timestamp sts repres commit timestamp store load timestamp lts repres mit timestamp load invari sts lts monoton increas program order sts store lts load load lts independ sts fenc simpli implement synchroniza tion point sts lts smaller timestamp increas bigger oper fenc order ter oper fenc physiolog time order global memori order invari maintain memori oper fenc commit timestamp oper monoton creas protocol tardi note lts tso smaller pts data timestamp manag switch tso logic llc chang timestamp manag privat chang load request load cachelin dirti data written cach core cach timestamp rule lts fall leas cachelin wts lts rts lts wts lts jump ahead logic time order perform load dirti cachelin store buffer cach lts greater wts cachelin respect global memori order load return data lts creation data wts behavior violat complet legal tso invari tso load return ther store global memori order store program order depend larger physi olog time dirti cachelin written store current core prior load program der load smaller timestamp store invari maintain formal proof cor rect will present tradit coher protocol main advantag tso perform gain load bypass store store buffer tardi bypass tso reduc number renew compar lts tso increas slower compar pts result fewer share cachelin expir note renew reduct benefit requir exi tenc store buffer fact tso implement tardi order core store buffer tardi figur correct memori order logic timestamp tso exampl list exampl program fenc exampl program list demonstr timestamp manag tardi tso execut program fig simplic model store buffer execut instruct core step initi address cach share state core privat cach well share llc wts line rts line address rts line address step core write address core write address exclus ownership core core store perform jump ahead logic time leas store core sts jump timestamp core sts jump lts core remain step core load address previous store core return dirti state load happen check timestamp lts increas core fenc instruct execut synchron lts sts timestamp step core load address lts fall wts rts cachelin cach hit return core load address hit lts fall leas result load list physiolog commit time instruct list global memori order arrow physiolog time repres logic timestamp physic time pair commit timestamp physic commit time instruct definit list physiolog commit time global mem ori order execut definit sequenti consist program order core violat obey invari tso note store buffer exampl tso implement featur tradit physic time base coher protocol proof correct prove algorithm correct implement tso introduc defi nition invari form lemma tardi protocol lemma prove algorithm implement tso invari tardi protocol invari tardi introduc true memori model system lemma proof tardi restat languag physiolog time simplifi discuss introduc concept master snapshot cachelin definit master snapshot cachelin cachelin master cachelin state state llc cachelin snapshot cachelin state fact master snapshot cachelin fact cachelin wts rts data previous store happen sts wts tardi chang wts cachelin perform store wts store equal sts store fact address system master cachelin exist multipl snapshot cachelin exist singl writer multipl reader swmr invari tradit coher protocol share cachelin coexist exclus cachelin physic time fact snapshot cachelin deriv snap shot data timestamp master cachelin protocol share cachelin deriv share respons llc downgrad mod ifi cachelin case snap shot master cachelin proof repres physiolog time oper lemma address wts rts mas ter cachelin decreas proof basic tardi protocol oper creas timestamp cachelin wts rts master cachelin decreas master cachelin creat timestamp copi previous master cachelin exclus respons write respons llc time tamp master cachelin previous master cachelin lemma master cachelin store dress happen wts wpt wts wpt wts wpt wts wpt commit time tamp physic commit time store creat data cachelin proof store happen creat version master cachelin write timestamp wts wts earlier physic time lemma state wts master cachelin decreas contradict fact wts cachelin current wts lemma snapshot cachelin physic time store happen wts wpt rts wts wpt commit timestamp physic commit time store creat data cachelin proof snapshot cachelin copi master cachelin snapshot lemma store address exist physiolog time wts wpt tardi rule store happen logic timestamp greater rts cachelin store greater physiolog time rts inf store exist tween wts wpt rts rts inf tardi tso proof assumpt processor implement tso assumpt tso processor commit instruct physic time order global memori order follow program order invari tso definit fenc fenc fenc fenc assumpt requir extra hardwar chang exist processor fact processor today implement ing tso follow assumpt theorem protocol describ plement tso proof theorem will prove invari definit tso maintain protocol proof invari lts sts monoton increas store sts current lts combin assumpt tso processor finish proof invari tso proof invari will prove memori load return invari tso definit fact cachelin tardi data creat store hap pene wts load cachelin serv store assum store commit physic time wpt prove physiolog time store wts wpt greater store set observ store set consid three case case load share cachelin timestamp cachelin wts rts wts lts rts wpt observ store set lemma physic time store happen wts wpt wts wpt wts wpt rts result observ store largest physiolog time set prove store set smaller phys iolog time observ store proven contradict store execut current core wts wpt wts wpt current core own master cachelin wts store master wts decreas snap shot cachelin copi master cachelin current share cachelin wts greater wts contra dict assumpt observ store largest physiolog time set prove invari case load modifi cachelin case load cachelin master cachelin cachelin dirti wts lts observ store cachelin dirti observ store current load program order lemma store happen address wts wpt wts wpt observ store largest physiolog time set proof invari tardi tso fenc synchro nize lts sts fts fpt commit timestamp physic commit time fenc tardi tso enforc fenc fenc fenc fenc fenc fenc fenc fenc combin equat appli definit physiolog time prove invari tso relax consist model tso memori consist model support tardi partial store order pso exampl relax store store depend top tso tardi sts longer monoton increas store happen long timestamp lts load releas consist relax memori order constraint relax order constraint synchron acquir guarante follow ing previous oper orderd acquir oper releas guarante previous oper ation order releas memori order constraint releas consist model ili express tardi timestamp lts sts increas monoton repr largest load store timestamp synchron introduc acquire_t release_t timestamp acquir releas leas release_t max release_t acquire_t lts sts acquir acquire_t max release_t acquire_t normal load store oper time tamp greater acquire_t renew reduct techniqu discuss major drawback origi nal tardi protocol renew problem renew messag load expir cachelin load commit renew respons llc incur extra latenc network traf fic system discuss techniqu reduc number unnecessari renew messag livelock detect disadvantag physiolog time order mem ori oper propag store core arbitrarili long time writer push updat share core pull latest read stale version worst case core spin stale cachelin small lts pts latest updat livelock occur list spin behavior common communic parallel program list thread communic spin variabl core core spin lts store sts sleep true baselin period increment origin tardi protocol solv livelock problem increment pts lts tso period forc logic time core move forward spin core core list lts will increas eventu greater rts cachelin spun point expir latest will load address access count address histori buffer entri thresh_count figur livelock detector frequent increment lts perfor manc issu cachelin privat cach frequent expir generat renew program spin renew unnecessari incur net work traffic latenc overhead second cachelin rts larger current lts core amount time lts increas rts expir stale cachelin livelock detector paper key observ messag check fresh cachelin cachelin expir introduc type mes sage call check messag check fresh cach llc renew request latest data newer cach data latest cachelin return cach data latest version check respons return chang rts cachelin llc check request resolv drawback increment scheme core fre quentli increas lts number renew sig nific reduc check request lts smaller rts core wait long time cachelin expir general check request pro gram livelock load stale cach line practic program livelock sociat variabl spin thread spin variabl will set thread spin typic involv small number cachelin fore easi detect hardwar algorithm livelock detect algorithm input addr memori access address return issu check request addr ahb addr access_count ahb addr access_count thresh_count ahb addr access_count return true addr ahb addr access_count return fals design small piec hardwar core detect livelock structur livelock detector fig address histori buffer ahb threshold counter thresh_count ahb cir cular buffer keep track access dress entri ahb address mem ori access access_count number cess address load ahb cess_count greater thresh_count check request address algorithm thresh_count static dynam chose adapt threshold counter scheme algorithm order minim number unnecessari check messag algorithm adapt threshold counter algorithm input check_upd check address updat intern state check_count check_upd thresh_count min_count check_count check_count check_count check_thresh thresh_count max_count thresh_count thresh_count livelock detect algorithm algorithm exe cute load share cachelin call access exclus cachelin livelock occur access access address exist ahb entri alloc ahb circu lar buffer evict entri assum lru replac polici replac polici work equal well access address exist ahb access_count increment counter reach thresh_count check request access_count reset access_count reset lts increas memori access indic core livelock send check counter thresh_count updat check respons algorithm check address updat core thresh_count decreas minim mean check request frequent data updat fre quentli check_thresh number consecut check request return data chang thresh_count doubl appear send check request adapt determin thresh_count reduc number unnec essari check request thread spin long time data updat note livelock detector detect spin involv number entri ahb mem ori read ahb rememb dis tinct access address theori livelock detector captur livelock increment lts requir guarante correct practic program spin typic involv memori address benchmark evalu paper livelock detector captur livelock vast major program increment lts riodic frequenc lower program correct reli mechan leas predict regular oper tardi memori store fundament reason timestamp increas sys tem amount sts increas determin leas previous data version wts cachelin store previ ous rts leas cachelin timestamp increment rate well renew rate origin tardi protocol static leas share cachelin static leas polici incur unnecessari renew propos dynam leas polici reduc number unnecessari renew tion static leas dynam leas code snippet list core ning program load address store address cachelin load cach reserv leas assum leas static store address form core sts will jump ahead loop fenc instruct increas lts sts list case studi parallel program core core print print fenc fenc iter core load address cachelin will expir cach lts core jump ahead previous store fenc leas cachelin reserv result iter loop lts sts jump ahead cach renew core renew cachelin will success unnecessari cachelin chang note larger static solv problem larger sts jump ahead perform store cach will expir solut problem leas address intuit larg leas read read intens data small leas write intens data exampl list cachelin leas cachelin leas store increas sts lts take iter cachelin renew note renew rate cachelin function ratio leas depend absolut leas real system trivial decid data larger smaller leas paper will plore hardwar solut design predictor decid ing correct leas cachelin decid leas softwar support explor left futur work leas predictor leas predictor base observ cach line frequent renew read intens cachelin reserv larger leas renew frequent logic determin leas built llc llc knowledg renew renew request llc leas cachelin llc receiv leas predictor leas cachelin minim leas leas pre dictor decid leas return request base request leas req_leas current intern leas cur_leas algorithm leas predictor algorithm algorithm leas predict algorithm input req_leas leas request req_typ write read renew return leas return cachelin intern state cur_leas req_typ write cur_leas min_leas req_typ renew req_leas cur_leas cur_leas max_leas cur_leas cur_leas return cur_leas write request cur_leas updat min imal leas min_leas write indic cachelin write intens assign larg leas unnecessari renew mal read request cur_leas request cachelin renew request cur_leas compar request leas req_leas leas cachelin read renew request leas cur_leas cachelin oth erwis cur_leas doubl cachelin renew multipl time core fore read intens cur_leas reach maxim max_leas longer creas initi cur_leas minim leas min_leas cachelin load llc assum write intens design decis incorrect larg leas write intens cachelin expens small leas read intens cachelin cachelin larg leas written larg number cachelin expir pro gram timestamp jump ahead contrast read cachelin small leas cachelin send renew cachelin evalu evalu perform tardi tso optim propos tabl system configur system configur number core ghz core model order singl issu memori subsystem cachelin size byte cach cach share cach core dram bandwidth mcs dram latenc mesh rout hop latenc cycl router link flit width bit tabl tardi configur baselin tardi static leas increment period memori access livelock detector ahb size entri threshold counter min max check threshold leas predict minim leas maxim leas methodolog system configur graphit multicor simul model tardi coher protocol hardwar configur tabl configur baselin tardi livelock detector leas predictor tabl baselin tardi implement optimiza tion origin tardi protocol includ specul read cachelin expir cach crement sts privat write static leas equal lts pts increment memori access livelock detector address histori buffer ahb default entri threshold counter valu rang threshold counter doubl consecut check respond data chang minim leas chosen maximum leas leas valu system baselin coher protocol implement evalu comparison directori full map msi directori coher protocol base tardi baselin tardi livelock detector leas predictor lts increment memori access tardi live baselin tardi livelock detector lts increment memori access tardi live leas tardi livelock detector leas predictor tardi base delta timestamp compress scheme implement timestamp requir bit stor age cachelin requir bit total wts rts number core system full map directori protocol contrast requir bit sharer list cachelin llc core system experi execut benchmark select parsec spars linear algebra oltp databas applic spars linear gebra evalu spars matrix multiplicaion spmv symmetr gauss seidel smoother symg hpcg benchmark top supercomput rank ing oltp databas evalu benchmark ycsb tpcc benchmark execut complet tardi tso fig speedup directori coher tardi run tso number normal rectori protocol tardi experi livelock detect leas predict enabl protocol tso perform better load pass pend store store buffer averag tso improv perform directori protocol upto tardi upto tardi tso outperform directori tso averag upto discuss tso reduc rate tardi defin renew rate ratio number renew request total number llc access fig renew rate reduct tardi tso compar tardi tso reduc renew rate lts increas memori store sult cachelin expir tardi valid tardi tso averag renew rate reduc reduct cer tain benchmark ocean lead reduct total network traffic directori herenc protocol tso improv perform traffic reduct figur tso signif icant decreas rate timestamp increas lts stay sts lts sts increas slower pts tardi erag timestamp increment rate tardi tso rate tardi livelock detector leas predictor evalu perform hardwar overhead livelock detector leas predictor perform network traffic fig perform livelock detec tion leas predict compar baselin tardi directori coher protocol choleski symg baselin tardi wors perform directori base proto col benchmark heavili spin communic thread result long time cachelin spun expir livelock detec tor close perform gap baselin tardi baselin directori spin core serv latest data earlier optim fmm bar nes cho les ren oce oce ncfft rad ter ter nea str eam clu apt ion bla cks sym ycs tpc avg dir dir tso tardi tardi tso figur speedup tso directori coher tardi normal directori fmm bar nes cho les ren oce oce ncfft rad ter ter nea str eam clu apt ion bla cks sym ycs tpc avg tardi tardi tso figur renew rate tardi run tso fmm bar nes cho les ren oce oce ncfft rad ter ter nea str eam clu apt ion bla cks sym ycs tpc avg dir base tardi tardi live tardi live leas figur speedup livelock detect leas predict optim fmm bar nes cho les ren oce oce ncfft rad ter ter nea str eam clu apt ion bla cks sym ycs tpc avg fic dir base tardi tardi live tardi live leas dram traffic common traffic renew traffic invalid traffic figur network traffic breakdown directori protocol tardi configur perform tardi improv erag perform improv choleski symg baselin tardi perform bad benchmark ocean tpcc tardi livelock detect hurt perform compar baselin tardi degrad lower increment rate lts livelock detect lower increment rate reduc number renew llc accur lru cachelin llc miss generat fig network traffic breakdown configur fig experi dram traffic common traffic renew traffic invali dation traffic common traffic traffic common directori coher tardi includ share clusiv write memori request respons traffic specif tardi includ renew check request respons invalid traffic specif water ffi dir base tardi base tardi base tardi detect detect detect figur sweep lts increment rate choleski ffi base tardi ahb size ahb size ahb size ahb size figur sweep address histori buffer size directori base protocol includ invalid quest share copi directori well messag llc share cach evict tardi remov invalid traffic rectori coher protocol renew traffic add extra overhead baselin tardi configur incur larg amount renew traffic benchmark water fmm choleski volrend traffic fast increment lts water choleski expir share cachelin cach benchmark livelock detect scheme reduc increment rate fore reduc amount renew traffic averag livelock detect algorithm reduc total net work traffic compar base tardi network traffic lower baselin directori protocol benchmark share cachelin expir lts jump ahead write volrend renew messag generat leas predict algorithm reduc unnecessari renew larger leas read intens cachelin top livelock detect optim leas predict reduc total network traffic averag livelock detect leas predict tardi duce total network traffic compar base directori protocol hardwar complex hardwar overhead livelock detector leas predictor small livelock detector ahb entri entri requir address counter assum bit address space counter size byte detector requir byte storag core implement leas predictor store cur rent leas llc cachelin leas transfer share request respons store transfer leas leas valu choleski ffi base tardi thresh thresh thresh thresh figur sweep livelock check threshold thresh_count bit encod leas result storag overhead llc sensit studi experi provid insight optim techniqu increment rate fig perform network traffic tardi sweep increment period live lock detect detect number normal baselin directori protocol base tardi correspond baselin tardi configur detect default optim tardi config urat water sweep increment rate chang perform livelock tection turn water spin renew unnec essari larg increment period reduc number unnecessari renew well tal network traffic symg tardi livelock detect perfor manc sensit increment period symg intens spin communic thread increment frequent thread wait longer expir stale data learn latest perform degrad livelock detector check request spin potenti live lock detect latest cachelin spun return earlier crement period tardi livelock detector match perform baselin directori protocol address histori buffer size fig sweep number entri address histori buffer livelock detector choleski symg cord long ahb buffer size perform chang practic program spin involv small number distinct memori address choleski spin address symg spin address buffer size default smaller buffer work livelock threshold counter fig perform network traffic maliz baselin tardi sweep minim threshold counter min_count algorithm live lock detector maxim threshold counter time minim address fmm bar nes cho les ren oce oce ncfft rad ter ter nea str eam clu apt ion bla cks sym ycs tpc avg ffi cdir base tardi tardi live leas figur tardi directori core ahb access thresh_count time check quest larger thresh_count check spin longer time result perfor manc degrad extra latenc hand larger thresh_count reduc total number check messag reduc network traffic practic thresh_count chosen balanc tradeoff chose default threshold counter scalabl final fig perform network traffic benchmark run core system aver age tardi optim outperform baselin tardi protocol reduc network traffic compar baselin directori protocol opti mize tardi outperform reduc network traffic note core perform improv traffic reduct tardi compar baselin directori protocol greater core case indic tardi better scalabl term stor age core count increas scale better term perform traffic work memori coher issu share mem ori system privat storag core processor studi implement multicor pro cessor multi socket system distribut share memori system tradit directori snoopi base coher protocol enforc global mem ori order consist model physic time order invalid mechan guarante correct ness requir scalabl storag head directori base protocol broadcast network snoopi base protocol numer previous work improv scal abil directori coher protocol work focus better way organ directori structur improv scalabl compar full map directori protocol optim hurt perform increas design verif complex previous work propos timestamp coher protocol design work requir global synchron clock assum mem ori consist enforc physic time order paper propos lazi coher elimi nate invalid mechan scheme base insight memori order forc synchron boundari releas con sistenc tso tardi scheme sequenti consist plement complex paper general tardi protocol quential consist model improv tardi formanc livelock detector tso mechan prevent livelock caus indefinit load stale data privat cach solut requir counter cachelin expens livelock detector conclus paper optim techniqu appli tardi scalabl physiolog time base cach coher protocol total store order tso memori model support tardi optim livelock detect leas predict compar baselin directori protocol implement tso tardi optim improv perform reduc network traffic core system core perform improv traf fic reduct advantag tardi reduct storag simplic protocol set benchmark conclud tardi better fullmap directori protocol term perform energi storag simpler refer censier feautrier solut coher problem multicach system comput ieee transact tang cach system design tight coupl multiprocessor system proceed june nation comput confer exposit acm tile famili multicor processor http intel intel xeon phi coprocessor system softwar develop guid kelm johnson lumetta patel waypoint scale coher core architectur proceed intern confer parallel architectur compil techniqu acm sanchez kozyraki scd scalabl coher directori flexibl sharer set encod high perform comput architectur hpca ieee intern symposium ieee kurian miller psota eastep liu michel kimerl agarw atac core cach coher processor chip optic network intern confer parallel architectur compil techniqu maa pradhan thiebaut econom directori scheme larg scale cach coher multiprocessor acm sigarch comput architectur news devada tardi time travel coher algorithm distribut share memori vijayaraghavan devada proof correct tardi cach coher protocol corr sewel sarkar owen nardelli myreen tso rigor usabl model multiprocessor communic acm weaver germond sparc architectur manual seal arm architectur refer manual pearson educ mador haim maranget sarkar memarian alglav owen alur martin sewel william axiomat memori model power multiprocessor comput aid verif springer reed name synchron decentr comput system phd thesi massachusett institut technolog sorin hill wood primer memori consist cach coher synthesi lectur comput architectur gharachorloo lenoski laudon gibbon gupta hennessi memori consist event order scalabl share memori multiprocessor acm miller kastur kurian gruenwald beckmann celio eastep agarw graphit distribut parallel simul multicor intern symposium high perform comput architectur woo ohara torri singh gupta splash program character methodolog consider intern symposium comput architectur bienia benchmark modern multiprocessor phd thesi princeton univers januari dongarra metric rank high perform comput system bezerra pavlo devada stonebrak stare abyss evalu concurr control core proceed vldb endow ziaka baum maddox safranek intel quickpath interconnect architectur featur support scalabl system architectur high perform interconnect hoti ieee annual symposium ieee anderson trodden hypertransport system architectur addison wesley profession hudak memori coher share virtual memori system acm transact comput system toc keleh cox dwarkada zwaenepoel treadmark distribut share memori standard workstat oper system usenix winter agarw simoni hennessi horowitz evalu directori scheme cach coher year intern symposia comput architectur select paper acm chaiken field kurihara agarw directori base cach coher larg scale multiprocessor comput gupta weber mowri reduc memori traffic requir scalabl directori base cach coher scheme intern confer parallel process lis shim cho devada memori coher age multicor comput design iccd ieee intern confer ieee singh shriraman fung aamodt cach coher gpu architectur proceed ieee intern symposium high perform comput architectur hpca choi komuravelli sung smolinski honarmand adv adv carter chou denovo rethink memori hierarchi disciplin parallel parallel architectur compil techniqu pact intern confer ieee ros kaxira complex effect multicor coher proceed intern confer parallel architectur compil techniqu acm sung komuravelli adv denovond effici hardwar support disciplin determin acm sigarch comput architectur news elver nagarajan tso consist direct cach coher tso intern symposium high perform comput architectur 