Low-voltage DRAM sensing scheme offset-cancellation sense novel bitline sensing scheme low-voltage DRAM low power dissipation compatibility low-voltage CMOS major obstacles low-voltage DRAM degradation data-retention time due low signal level memory cell power-consuming refresh operations frequently paper offset-cancellation sense-amplifier scheme OCSA data-retention time significantly even low supply voltage also die efficiency proposed scheme number sense amplifiers supporting cells sense amplifier Measurements data-retention time scheme 15-V supply voltage times conventional scheme V 