Command: pr_verify -full_check -initial D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/impl_1/Top_Module_routed.dcp -additional D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/child_0_impl_1/Top_Module_routed.dcp -file child_0_impl_1_pr_verify.log
Sun Mar 10 23:50:05 2024

INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/impl_1/Top_Module_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 3
  Number of static tiles compared           = 1308
  Number of static sites compared           = 4
  Number of static cells compared           = 4
  Number of static routed nodes compared    = 43
  Number of static routed pips compared     = 39

DCP2: D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/child_0_impl_1/Top_Module_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 3
  Number of static tiles compared           = 1308
  Number of static sites compared           = 4
  Number of static cells compared           = 4
  Number of static routed nodes compared    = 43
  Number of static routed pips compared     = 39
INFO: [Vivado 12-3253] PR_VERIFY: check points D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/impl_1/Top_Module_routed.dcp and D:/GUC/Semester_10/Advanced_Microelectronics_Lab/Sessions/Session_3/Task_2/Partial_reconfiguration_gates/Partial_reconfiguration_gates.runs/child_0_impl_1/Top_Module_routed.dcp are compatible
