$date
  Thu Mar 26 22:26:46 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux2_tb $end
$var reg 4 ! d0[3:0] $end
$var reg 4 " d1[3:0] $end
$var reg 1 # s $end
$var reg 4 $ y[3:0] $end
$scope module dtu $end
$var reg 4 % d0[3:0] $end
$var reg 4 & d1[3:0] $end
$var reg 1 ' s $end
$var reg 4 ( y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
U#
bUUUU $
bUUUU %
bUUUU &
U'
bUUUU (
#20000000
b0010 !
b1000 "
0#
b0010 $
b0010 %
b1000 &
0'
b0010 (
#40000000
1#
b1000 $
1'
b1000 (
#60000000
