#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jan 10 00:33:21 2022
# Process ID: 25916
# Log file: C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/planAhead_run_1/planAhead.log
# Journal file: C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/pa.fromNetlist.tcl
# create_project -name PRACTICA_7 -dir "C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/planAhead_run_2" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/SISTEMACOMPLETO.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "SISTEMACOMPLETO.ucf" [current_fileset -constrset]
Adding file 'C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/SISTEMACOMPLETO.ucf' to fileset 'constrs_1'
# add_files [list {SISTEMACOMPLETO.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SISTEMACOMPLETO.ngc ...
WARNING:NetListWriters:298 - No output is written to SISTEMACOMPLETO.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SISTEMACOMPLETO.edif ...
ngc2edif: Total memory usage is 4310604 kilobytes

Parsing EDIF File [./planAhead_run_2/PRACTICA_7.data/cache/SISTEMACOMPLETO_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/PRACTICA_7.data/cache/SISTEMACOMPLETO_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/SISTEMACOMPLETO.ucf]
Finished Parsing UCF File [C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7/SISTEMACOMPLETO.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1fefdc09
link_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 594.285 ; gain = 138.234
set_property package_pin "" [get_ports [list  {Q[0]}]]
set_property package_pin "" [get_ports [list  {Q[1]}]]
set_property package_pin "" [get_ports [list  {Q[1]}]]
startgroup
set_property package_pin D11 [get_ports {Q[0]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin D18 [get_ports RESET]
endgroup
startgroup
set_property package_pin K17 [get_ports CLK_CR]
endgroup
startgroup
set_property package_pin F12 [get_ports S]
endgroup
startgroup
set_property package_pin L13 [get_ports E]
endgroup
startgroup
set_property package_pin C9 [get_ports CLK_50MHZ]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/pablo/OneDrive/Escritorio/P7_FC/PRACTICA_7\planAhead_pid25916.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 10 00:37:02 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
