[INF:CM0023] Creating log file ../../build/regression/TypeParam2/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "rr_arb_tree".

[WRN:PA0205] dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@rr_arb_tree".

[INF:CP0303] dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@top work@top
[MOD] work@rr_arb_tree work@top.i_arbiter

[NTE:EL0503] dut.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] dut.sv:8:1: Instance "work@top".

[NTE:EL0523] dut.sv:15:2: Instance "work@top.i_arbiter".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypeParam2/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypeParam2/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypeParam2/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:31
|vpiName:work@top
|uhdmallModules:
\_module: work@rr_arb_tree (work@rr_arb_tree), id:32 dut.sv:1:1: , endln:5:10, parent:work@top, parID:31
  |vpiFullName:work@rr_arb_tree
  |vpiParameter:
  \_type_parameter: (work@rr_arb_tree.DataType), id:0, line:2:26, endln:2:34, parent:work@rr_arb_tree, parID:32
    |vpiName:DataType
    |vpiParent:
    \_module: work@rr_arb_tree (work@rr_arb_tree), id:32 dut.sv:1:1: , endln:5:10, parent:work@top, parID:31
    |vpiFullName:work@rr_arb_tree.DataType
    |vpiTypespec:
    \_logic_typespec: , id:6, line:2:39, endln:2:44, parent:work@rr_arb_tree.DataType, parID:0
      |vpiParent:
      \_type_parameter: (work@rr_arb_tree.DataType), id:0, line:2:26, endln:2:34, parent:work@rr_arb_tree, parID:32
      |vpiRange:
      \_range: , id:1, line:2:46, endln:2:59, parent:work@rr_arb_tree.DataType, parID:0
        |vpiParent:
        \_type_parameter: (work@rr_arb_tree.DataType), id:0, line:2:26, endln:2:34, parent:work@rr_arb_tree, parID:32
        |vpiLeftRange:
        \_operation: , id:3, line:2:46, endln:2:57, parID:1
          |vpiParent:
          \_range: , id:1, line:2:46, endln:2:59, parent:work@rr_arb_tree.DataType, parID:0
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@rr_arb_tree.DataType.DataWidth), id:2, line:2:46, endln:2:55, parent:work@rr_arb_tree.DataType, parID:0
            |vpiParent:
            \_type_parameter: (work@rr_arb_tree.DataType), id:0, line:2:26, endln:2:34, parent:work@rr_arb_tree, parID:32
            |vpiName:DataWidth
            |vpiFullName:work@rr_arb_tree.DataType.DataWidth
            |vpiActual:
            \_logic_net: (DataWidth), id:37
              |vpiName:DataWidth
              |vpiNetType:1
          |vpiOperand:
          \_constant: , id:4, line:2:56, endln:2:57, parID:3
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_operation: , id:3, line:2:46, endln:2:57, parID:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:5, line:2:58, endln:2:59, parID:1
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:1, line:2:46, endln:2:59, parent:work@rr_arb_tree.DataType, parID:0
          |vpiConstType:9
  |vpiDefName:work@rr_arb_tree
  |vpiNet:
  \_logic_net: (work@rr_arb_tree.data), id:33, line:3:12, endln:3:16, parent:work@rr_arb_tree, parID:32
    |vpiName:data
    |vpiFullName:work@rr_arb_tree.data
    |vpiParent:
    \_module: work@rr_arb_tree (work@rr_arb_tree), id:32 dut.sv:1:1: , endln:5:10, parent:work@top, parID:31
  |vpiParent:
  \_design: (work@top), id:31
|uhdmallModules:
\_module: work@top (work@top), id:34 dut.sv:8:1: , endln:20:10, parent:work@top, parID:31
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
    |vpiName:output_t
    |vpiInstance:
    \_module: work@top (work@top), id:34 dut.sv:8:1: , endln:20:10, parent:work@top, parID:31
    |vpiParent:
    \_module: work@top (work@top), id:34 dut.sv:8:1: , endln:20:10, parent:work@top, parID:31
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (result), id:12, line:10:19, endln:10:25, parent:output_t, parID:7
      |vpiParent:
      \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
      |vpiName:result
      |vpiTypespec:
      \_logic_typespec: , id:11, line:10:5, endln:10:10
        |vpiRange:
        \_range: , id:8, line:10:12, endln:10:15, parent:output_t, parID:7
          |vpiParent:
          \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
          |vpiLeftRange:
          \_constant: , id:9, line:10:12, endln:10:13, parID:8
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_range: , id:8, line:10:12, endln:10:15, parent:output_t, parID:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:10, line:10:14, endln:10:15, parID:8
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:8, line:10:12, endln:10:15, parent:output_t, parID:7
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (status), id:14, line:11:11, endln:11:17, parent:output_t, parID:7
      |vpiParent:
      \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
      |vpiName:status
      |vpiTypespec:
      \_logic_typespec: , id:13, line:11:5, endln:11:10
      |vpiRefFile:dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (tag), id:16, line:12:22, endln:12:25, parent:output_t, parID:7
      |vpiParent:
      \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
      |vpiName:tag
      |vpiTypespec:
      \_logic_typespec: , id:15, line:12:5, endln:12:10
      |vpiRefFile:dut.sv
      |vpiRefLineNo:12
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:12
      |vpiRefEndColumnNo:10
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top), id:31
|uhdmtopModules:
\_module: work@top (work@top), id:35 dut.sv:8:1: , endln:20:10
  |vpiName:work@top
  |vpiTypedef:
  \_struct_typespec: (output_t), id:7, line:9:10, endln:9:16, parent:work@top, parID:34
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@rr_arb_tree (work@top.i_arbiter), id:36 dut.sv:15:2: , endln:17:18, parent:work@top, parID:35
    |vpiName:i_arbiter
    |vpiFullName:work@top.i_arbiter
    |vpiVariables:
    \_struct_var: (work@top.i_arbiter.data), id:30, line:3:12, endln:3:16, parent:work@top.i_arbiter, parID:36
      |vpiTypespec:
      \_struct_typespec: (output_t), id:20, line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType, parID:19
        |vpiName:output_t
        |vpiParent:
        \_type_parameter: (work@top.i_arbiter.DataType), id:19, parent:work@top.i_arbiter, parID:36
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (result), id:21, line:10:19, endln:10:25, parent:output_t, parID:20
          |vpiParent:
          \_struct_typespec: (output_t), id:20, line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType, parID:19
          |vpiName:result
          |vpiTypespec:
          \_logic_typespec: , id:22, line:10:5, endln:10:10, parent:result, parID:21
            |vpiParent:
            \_typespec_member: (result), id:21, line:10:19, endln:10:25, parent:output_t, parID:20
            |vpiRange:
            \_range: , id:23, line:10:12, endln:10:15, parID:22
              |vpiParent:
              \_logic_typespec: , id:22, line:10:5, endln:10:10, parent:result, parID:21
              |vpiLeftRange:
              \_constant: , id:24, line:10:12, endln:10:13, parID:23
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiParent:
                \_range: , id:23, line:10:12, endln:10:15, parID:22
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:25, line:10:14, endln:10:15, parID:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , id:23, line:10:12, endln:10:15, parID:22
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:10
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:10
          |vpiRefEndColumnNo:16
        |vpiTypespecMember:
        \_typespec_member: (status), id:26, line:11:11, endln:11:17, parent:output_t, parID:20
          |vpiParent:
          \_struct_typespec: (output_t), id:20, line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType, parID:19
          |vpiName:status
          |vpiTypespec:
          \_logic_typespec: , id:27, line:11:5, endln:11:10, parent:status, parID:26
            |vpiParent:
            \_typespec_member: (status), id:26, line:11:11, endln:11:17, parent:output_t, parID:20
          |vpiRefFile:dut.sv
          |vpiRefLineNo:11
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:11
          |vpiRefEndColumnNo:10
        |vpiTypespecMember:
        \_typespec_member: (tag), id:28, line:12:22, endln:12:25, parent:output_t, parID:20
          |vpiParent:
          \_struct_typespec: (output_t), id:20, line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType, parID:19
          |vpiName:tag
          |vpiTypespec:
          \_logic_typespec: , id:29, line:12:5, endln:12:10, parent:tag, parID:28
            |vpiParent:
            \_typespec_member: (tag), id:28, line:12:22, endln:12:25, parent:output_t, parID:20
          |vpiRefFile:dut.sv
          |vpiRefLineNo:12
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:12
          |vpiRefEndColumnNo:10
      |vpiName:data
      |vpiFullName:work@top.i_arbiter.data
      |vpiVisibility:1
      |vpiParent:
      \_module: work@rr_arb_tree (work@top.i_arbiter), id:36 dut.sv:15:2: , endln:17:18, parent:work@top, parID:35
    |vpiParameter:
    \_type_parameter: (work@top.i_arbiter.DataType), id:19, parent:work@top.i_arbiter, parID:36
      |vpiName:DataType
      |vpiParent:
      \_module: work@rr_arb_tree (work@top.i_arbiter), id:36 dut.sv:15:2: , endln:17:18, parent:work@top, parID:35
      |vpiFullName:work@top.i_arbiter.DataType
      |vpiTypespec:
      \_struct_typespec: (output_t), id:20, line:9:10, endln:9:16, parent:work@top.i_arbiter.DataType, parID:19
    |vpiDefName:work@rr_arb_tree
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (DataWidth), id:37
    |vpiInstance:
    \_module: work@top (work@top), id:35 dut.sv:8:1: , endln:20:10
    |vpiParent:
    \_module: work@top (work@top), id:35 dut.sv:8:1: , endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/TypeParam2/dut.sv | ${SURELOG_DIR}/build/regression/TypeParam2/roundtrip/dut_000.sv | 6 | 20 | 

