#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Sep 15 23:20:24 2025
# Process ID: 255692
# Current directory: /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/vivado.log
# Journal file: /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/vivado.jou
# Running On        :zenbook
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :400.000 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16097 MB
# Swap memory       :4294 MB
# Total Virtual     :20392 MB
# Available Virtual :16338 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/hls_data.json outdir=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip srcdir=/home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/misc
INFO: Copied 14 verilog file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/verilog
INFO: Copied 12 vhdl file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/hdl/vhdl/matmul_hls.vhd (matmul_hls)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface stream_in
INFO: Add axi4stream interface stream_out
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/siddharth/Project-Demo/matmul-ip/matmul/matmul_hls/hls/impl/ip/xilinx_com_hls_matmul_hls_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Sep 15 23:20:32 2025...
