0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.srcs/sources_1/imports/counter/counter.v,1692335458,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.srcs/sources_1/imports/counter/test_counter.v,,counter_clk_div,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/counter/counter.srcs/sources_1/imports/counter/test_counter.v,1692256200,verilog,,,,test_counter,,,,,,,,
