0.6
2019.1
May 24 2019
15:06:07
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sim_1/imports/Testbench/cpu_tb.v,1587906022,verilog,,,,cpu_tb,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ALU.v,1586799821,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/AddrEx.v,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,ALU,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/BranchDecision.v,1586834459,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ControllerDecoder.v,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,BranchDecision,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Cache/InstructionCache.v,1589729445,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/NPCGenerator.v,,InstructionCache,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ControllerDecoder.v,1586922964,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/CtrlEx.v,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,ControllerDecoder,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/DataExtend.v,1586850855,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/GeneralRegister.v,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,DataExtend,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/AddrMem.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/CtrlMem.v,1588841191,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/Reg2Mem.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/Result.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/GeneralRegister.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Hazard.v,,RegisterFile,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Hazard.v,1588849892,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IfIdSegReg/IR.v,,HarzardUnit,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/AddrEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/BrTarget.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/BranchDecision.v,,BR_Target_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/CtrlEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Op1.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Op2.v,,Op1_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Op2.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/PC.v,,Op2_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/PcEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Reg2Ex.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IfIdSegReg/IR.v,1588830286,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ImmExtend.v,,IR_ID,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IfIdSegReg/PcId.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/RV32ICore.v,,PC_ID,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/ImmExtend.v,1586900334,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Cache/InstructionCache.v,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,ImmExtend,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/AddrWb.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/CtrlWb.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/DataExtend.v,,Ctrl_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/MemWbSegReg/WbData.v,1588831458,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/new/cache_miss_count.v,,WB_Data_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/NPCGenerator.v,1586953904,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/PC.v,1588829811,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/Parameters.v,1586758829,verilog,,,,,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/RV32ICore.v,1588854945,verilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CPUSrcCode/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/cache.sv,1589730353,systemVerilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/main_mem.sv,1587906022,systemVerilog,,G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/imports/Lab3/CacheSrcCode/mem.sv,1589729473,systemVerilog,,,,mem,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab3_CPU_cache/RISCV_lab3_CPU_cache.srcs/sources_1/new/cache_miss_count.v,1588854886,verilog,,,,cache_miss_count,,,,,,,,
