-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1/1033555 Production Release                   
-- Build Date:               Mon Feb 13 11:32:25 PST 2023                        
                                                                                 
-- Generated by:             m111061545@ws41                                     
-- Generated date:           Mon Feb 26 23:43:03 CST 2024                        

Solution Settings: EdgeDetect_IP::EdgeDetect_MagAng.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/../hls_c/inc/EdgeDetect.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h
      $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_fixed.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_float.h
        $MGC_HOME/shared/include/ac_complex.h
        $MGC_HOME/shared/include/ac_math/ac_shift.h
        $MGC_HOME/shared/include/ac_math/ac_normalize.h
      $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h
      $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/../hls_c/src/EdgeDetect_tb.cpp
  $PROJECT_HOME/../bmpUtil/src/bmp_io.cpp

Processes/Blocks in Design
  Process                               Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------------------------------- ----------------------- ------- ---------- ------------ -- --------
  /EdgeDetect_IP::EdgeDetect_MagAng/run                     146       1          5            0  0        ? 
  Design Total:                                             146       1          5            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks              
  ------------ ------ ------ ----------------- ----------- -------------------------------------
  clk          rising 10.000             20.00    0.000000 /EdgeDetect_IP::EdgeDetect_MagAng/run 
  
I/O Data Ranges
  Port               Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ------------------ ---- -------- --------- --------- ------- -------- --------
  clk                IN   Unsigned         1                                     
  rst                IN   Unsigned         1                                     
  arst_n             IN   Unsigned         1                                     
  dx_in:rsc.dat      IN   Unsigned         9                                     
  dx_in:rsc.vld      IN   Unsigned         1                                     
  dy_in:rsc.dat      IN   Unsigned         9                                     
  dy_in:rsc.vld      IN   Unsigned         1                                     
  widthIn:rsc.dat    IN   Unsigned        11                                     
  heightIn:rsc.dat   IN   Unsigned        10                                     
  magn:rsc.rdy       IN   Unsigned         1                                     
  angle:rsc.rdy      IN   Unsigned         1                                     
  dx_in:rsc.rdy      OUT  Unsigned         1                                     
  dy_in:rsc.rdy      OUT  Unsigned         1                                     
  widthIn.triosy.lz  OUT  Unsigned         1                                     
  heightIn.triosy.lz OUT  Unsigned         1                                     
  magn:rsc.dat       OUT  Unsigned         9                                     
  magn:rsc.vld       OUT  Unsigned         1                                     
  angle:rsc.dat      OUT  Unsigned         8                                     
  angle:rsc.vld      OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/dx_in:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 9
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                Indices Phys Memory Address     
    --------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/dx_in     0:8 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/dy_in:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 9
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                Indices Phys Memory Address     
    --------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/dy_in     0:8 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/widthIn:rsc
    Memory Component: ccs_in                       Size:         1 x 11
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                  Indices Phys Memory Address     
    ----------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/widthIn    0:10 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/heightIn:rsc
    Memory Component: ccs_in                       Size:         1 x 10
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                   Indices Phys Memory Address     
    ------------------------------------------ ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/heightIn     0:9 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/magn:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 9
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                               Indices Phys Memory Address     
    -------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/magn     0:8 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_MagAng/angle:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                Indices Phys Memory Address     
    --------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_MagAng/angle     0:7 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field Interface Range Range Expression Expression Limits 
  --------- --------------- ---------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process                               Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  ------------------------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /EdgeDetect_IP::EdgeDetect_MagAng/run run:rlp            Infinite       0          5 ?  50.00 ns                       
  /EdgeDetect_IP::EdgeDetect_MagAng/run  main              Infinite       2          5 ?  50.00 ns                       
  /EdgeDetect_IP::EdgeDetect_MagAng/run   MROW                    ?       1          3 ?  30.00 ns                       
  /EdgeDetect_IP::EdgeDetect_MagAng/run    MCOL                   ?       2            2  20.00 ns            1          
  
Loop Execution Profile
  Process                               Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ------------------------------------- ---------------- ------------ -------------------------- ----------------- --------
  /EdgeDetect_IP::EdgeDetect_MagAng/run run:rlp                  0 ?                        0.00              5 ?           
  /EdgeDetect_IP::EdgeDetect_MagAng/run  main                    2 ?                       40.00              5 ?           
  /EdgeDetect_IP::EdgeDetect_MagAng/run   MROW                   1 ?                       20.00              3 ?           
  /EdgeDetect_IP::EdgeDetect_MagAng/run    MCOL                    2                       40.00                1           
  
End of Report
