{
  "Top": "hls_linear_combination",
  "RtlTop": "hls_linear_combination",
  "RtlPrefix": "",
  "RtlSubPrefix": "hls_linear_combination_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vecs": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "vecs_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "coeffs": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "coeffs_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "len": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "len",
          "name": "len",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Linear_combination",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/osm\/Documents\/SECT-MAYO\/MAYO\/HLS\/ips\/hls_linear_combination.zip",
      "config_export -rtl=vhdl",
      "config_export -vendor=TU_Berlin"
    ],
    "DirectiveTcl": [
      "set_directive_top hls_linear_combination -name hls_linear_combination",
      "set_directive_interface hls_linear_combination -mode axis -register -register_mode both vecs",
      "set_directive_interface hls_linear_combination -mode axis -register -register_mode both coeffs",
      "set_directive_interface hls_linear_combination -mode axis -register -register_mode both out",
      "set_directive_array_partition hls_linear_combination accumulators -type cyclic -factor 16 -dim 1",
      "set_directive_array_partition hls_linear_combination vec_l -type cyclic -factor 6 -dim 2",
      "set_directive_pipeline hls_linear_combination\/READ_LOOP_VEC1 -off",
      "set_directive_unroll hls_linear_combination\/READ_LOOP_VEC1 -factor 4",
      "set_directive_pipeline hls_linear_combination\/READ_LOOP_VEC2 "
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hls_linear_combination"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "TU_Berlin",
    "Library": "hls",
    "Name": "hls_linear_combination",
    "Version": "1.0",
    "DisplayName": "Linear_combination",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "TU_Berlin_hls_hls_linear_combination_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/hls_linear_combination.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_linear_combination_coeffs_l.vhd",
      "impl\/vhdl\/hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/hls_linear_combination_mux_32_32_1_1.vhd",
      "impl\/vhdl\/hls_linear_combination_mux_42_32_1_1.vhd",
      "impl\/vhdl\/hls_linear_combination_out_l.vhd",
      "impl\/vhdl\/hls_linear_combination_regslice_both.vhd",
      "impl\/vhdl\/hls_linear_combination_urem_32ns_6ns_5_36_1.vhd",
      "impl\/vhdl\/hls_linear_combination_vec_l_0.vhd",
      "impl\/vhdl\/hls_linear_combination.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_linear_combination_coeffs_l.v",
      "impl\/verilog\/hls_linear_combination_mac_muladd_8ns_8ns_32ns_32_4_1.v",
      "impl\/verilog\/hls_linear_combination_mux_32_32_1_1.v",
      "impl\/verilog\/hls_linear_combination_mux_42_32_1_1.v",
      "impl\/verilog\/hls_linear_combination_out_l.v",
      "impl\/verilog\/hls_linear_combination_regslice_both.v",
      "impl\/verilog\/hls_linear_combination_urem_32ns_6ns_5_36_1.v",
      "impl\/verilog\/hls_linear_combination_vec_l_0.v",
      "impl\/verilog\/hls_linear_combination.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/hls_linear_combination.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/osm\/Documents\/SECT-MAYO\/MAYO\/HLS\/hls_linear_combination\/good\/.debug\/hls_linear_combination.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "vecs_V:coeffs_V:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "coeffs_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "coeffs_V_",
      "ports": [
        "coeffs_V_TDATA",
        "coeffs_V_TREADY",
        "coeffs_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "coeffs"
        }]
    },
    "len": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"len": "DATA"},
      "ports": ["len"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "len"
        }]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "vecs_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "vecs_V_",
      "ports": [
        "vecs_V_TDATA",
        "vecs_V_TREADY",
        "vecs_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vecs"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "vecs_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "vecs_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vecs_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "coeffs_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "coeffs_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "coeffs_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "len": {
      "dir": "in",
      "width": "32"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hls_linear_combination"},
    "Info": {"hls_linear_combination": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"hls_linear_combination": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.716"
        },
        "Loops": [
          {
            "Name": "READ_LOOP_VEC1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "249",
            "Loops": [
              {
                "Name": "READ_LOOP_VEC2",
                "TripCount": "60",
                "Latency": "60",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "READ_LOOP_VEC2",
                "TripCount": "60",
                "Latency": "60",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "READ_LOOP_VEC2",
                "TripCount": "60",
                "Latency": "60",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "READ_LOOP_VEC2",
                "TripCount": "60",
                "Latency": "60",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "READ_LOOP_COEFS",
            "TripCount": "60",
            "Latency": "60",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "EX_LOOP_LC1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "EX_LOOP_LC2",
            "TripCount": "60",
            "Latency": "95",
            "PipelineII": "1",
            "PipelineDepth": "37"
          },
          {
            "Name": "WRITE_LOOP_OUT",
            "TripCount": "60",
            "Latency": "61",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "54",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "19",
          "DSP": "60",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "27",
          "FF": "6729",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "5357",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-07 00:04:05 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
