library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_flip_flop_T is
end tb_flip_flop_T;

architecture test of tb_flip_flop_T is
    signal T : STD_LOGIC := '0';
    signal CLK : STD_LOGIC := '0';
    signal Q : STD_LOGIC := '0';
    signal Q_bar : STD_LOGIC := '1';  -- Inicializa Q_bar para evitar indefinições

    component FF_T
        Port (
            T : in STD_LOGIC;
            CLK : in STD_LOGIC;
            Q : out STD_LOGIC;
            Q_bar : out STD_LOGIC
        );
    end component;

begin
    uut: FF_T port map (T => T, CLK => CLK, Q => Q, Q_bar => Q_bar);

    CLK_process: process
    begin
        for i in 0 to 100 loop  -- Limita a 100 ciclos de clock
            CLK <= '0';
            wait for 10 ns;
            CLK <= '1';
            wait for 10 ns;
        end loop;
        wait;  -- Para encerrar o processo de clock
    end process;

    stim_proc: process
    begin
        T <= '0';
        wait for 20 ns;
        T <= '1';
        wait for 40 ns;
        T <= '0';
        wait for 40 ns;
        T <= '1';
        wait for 40 ns;
        report "Simulation complete" severity note;
        wait;
    end process;
end test;
​
