$comment
	File created using the following command:
		vcd file comparadorNbits.msim.vcd -direction
$end
$date
	Wed Mar 19 23:38:27 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comparadorNbits_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # AiguB $end
$var wire 1 $ AmayB $end
$var wire 1 % AmenB $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - AiguB~output_o $end
$var wire 1 . AmayB~output_o $end
$var wire 1 / AmenB~output_o $end
$var wire 1 0 B[2]~input_o $end
$var wire 1 1 B[3]~input_o $end
$var wire 1 2 A[3]~input_o $end
$var wire 1 3 A[2]~input_o $end
$var wire 1 4 Equal0~0_combout $end
$var wire 1 5 A[1]~input_o $end
$var wire 1 6 B[0]~input_o $end
$var wire 1 7 A[0]~input_o $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 Equal0~1_combout $end
$var wire 1 : Equal0~2_combout $end
$var wire 1 ; LessThan0~0_combout $end
$var wire 1 < LessThan0~1_combout $end
$var wire 1 = AmayB~0_combout $end
$var wire 1 > AmenB~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1#
0$
0%
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
14
05
06
07
08
19
1:
0;
0<
0=
1>
$end
#100000
b10 !
b100 "
10
15
0&
04
1<
09
0>
0:
1/
0-
1%
0#
#200000
b110 !
b1100 "
b100 !
b1000 "
00
11
05
13
1&
0<
19
#300000
b110 !
b1100 "
10
15
0&
1<
09
#400000
b1110 !
b1010 !
b100 "
b1000 !
b0 "
00
01
05
03
12
1&
1;
0<
19
1>
1=
0/
1.
0%
1$
#500000
b1010 !
b100 "
10
15
0&
1<
09
#600000
b1110 !
b1100 "
b1100 !
b1000 "
00
11
05
13
1&
0<
19
#700000
b1110 !
b1100 "
10
15
0&
0;
14
1<
09
#800000
b110 !
b10 !
b100 "
b0 !
b0 "
00
01
05
03
02
1&
0<
19
0=
1:
0.
1-
0$
1#
#900000
b10 !
b100 "
10
15
0&
04
1<
09
0>
0:
1/
0-
1%
0#
#1000000
