rtl/e203/perips/apb_spi_master/spi_master_clkgen.v:60:            spi_clk      <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:88:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:89:            spi_clk_div       <= 'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:107:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:119:                    spi_clk_div       <= PWDATA[7:0];
rtl/e203/perips/apb_spi_master/spi_master_apb_if.v:148:            spi_clk_div_valid <= 1'b0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:507:            r_timer0_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:535:            r_timer1_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:563:            r_timer2_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:591:            r_timer3_in_clk   <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:623:            r_clk_en          <=  'h0;
rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v:869:	            r_clk_en <= PWDATA[3:0];
rtl/e203/perips/apb_adv_timer/input_stage.v:50:            r_ls_clk_sync <= 'h0;
rtl/e203/perips/apb_adv_timer/input_stage.v:52:            r_ls_clk_sync <= {r_ls_clk_sync[1:0], ls_clk_i};
rtl/e203/perips/sirv_tlfragmenter_qspi_1.v:391:      acknum <= 5'h0;
rtl/e203/perips/sirv_qspi_physical.v:462:    ctrl_sck_div <= 12'b0;
rtl/e203/perips/sirv_qspi_physical.v:463:    ctrl_sck_pol <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:464:    ctrl_sck_pha <= 1'b0;
rtl/e203/perips/sirv_qspi_physical.v:470:    sck <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:198:	        cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:200:	        ack_out  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:208:	       cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:210:	       ack_out  <= #1 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v:218:	      cmd_ack  <= #1 1'b0;
rtl/e203/perips/apb_i2c/apb_i2c.v:166:            rxack    <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:218:          clk_en <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:223:          clk_en <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:356:          cmd_ack <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:364:          cmd_ack <= 1'b0;
rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v:371:          cmd_ack   <= 1'b0; // default no command acknowledge + assert cmd_ack only 1clk cycle
rtl/e203/debug/sirv_jtag_dtm.v:292:         stickyBusyReg        <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:293:         stickyNonzeroRespReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:311:                 stickyNonzeroRespReg <= 1'b0;
rtl/e203/debug/sirv_jtag_dtm.v:312:                 stickyBusyReg        <= 1'b0;
