# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Integrador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Integrador
# -- Compiling architecture aIntegrador of Integrador
# vcom -93 -work work {D:/Estudios/UNER/Créditos/VHDL/Integrador/BaudRate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BaudRate
# -- Compiling architecture A_BaudRate of BaudRate
# vcom -93 -work work {D:/Estudios/UNER/Créditos/VHDL/Integrador/SerialPort.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SerialPort
# -- Compiling architecture A_SerialPort of SerialPort
# 
# vcom -93 -work work {D:/Estudios/UNER/Créditos/VHDL/Integrador/Integrador_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Integrador_TB
# -- Compiling architecture A_Integrador_TB of Integrador_TB
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  TB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps TB 
# ** Error: (vsim-3170) Could not find 'D:/Estudios/UNER/Créditos/VHDL/Integrador/simulation/modelsim/rtl_work.TB'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Integrador_run_msim_rtl_vhdl.do PAUSED at line 14
vsim work.integrador_tb(a_integrador_tb)
# vsim work.integrador_tb(a_integrador_tb) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.integrador_tb(a_integrador_tb)
# Loading work.integrador(aintegrador)
# Loading work.baudrate(a_baudrate)
# Loading work.serialport(a_serialport)
add wave -position end  sim:/integrador_tb/ena
add wave -position end  sim:/integrador_tb/rst
add wave -position end  sim:/integrador_tb/rx
add wave -position end  sim:/integrador_tb/br
add wave -position end  sim:/integrador_tb/aux
add wave -position end  sim:/integrador_tb/x1
run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /integrador_tb/instBb1/instBaudRate
# Break key hit 
# Simulation stop requested.
