;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP 12, <10
	ADD 300, 90
	SLT @62, 19
	SLT @62, 19
	JMP @72, #200
	JMP -7, @-20
	JMP -7, @-20
	JMP @72, #202
	SUB #72, @200
	ADD #2, @121
	CMP 12, @10
	DAT #12, <10
	ADD #2, @121
	SLT 21, 210
	SUB #72, @200
	SPL <127, 106
	DJN @2, @421
	ADD 12, @10
	SLT #0, -0
	JMP <121, 103
	SLT @-0, <-12
	SLT @-12, 12
	SUB @121, 103
	SLT @-12, 12
	CMP 200, 210
	CMP 12, @10
	CMP @127, 106
	SUB @127, 100
	ADD #2, @121
	ADD #2, @121
	SLT #0, -0
	SLT @-12, 12
	SUB -7, <-20
	SLT @-12, 12
	SLT @-12, 12
	SLT @-12, 12
	SUB #0, -2
	JMP @72, #200
	SLT @-12, 12
	SLT @-12, 12
	SLT #0, -0
	SPL 0, <-22
	JMP -7, @-20
	SLT #120, 121
	SLT #2, @121
	ADD 300, 90
