module sll2(out, in);
    input[31:0] in;
    output[31:0] out;

    assign out[0]=0;
    assign out[1]=0;
    assign out[31:2]=in[29:0];
    

endmodule