/*
 * SPDX-FileCopyrightText: 2020 Efabless Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 * SPDX-License-Identifier: Apache-2.0
 */

// This include is relative to $CARAVEL_PATH (see Makefile)
#include <defs.h>
#include <stub.c>
#include "team_00_cpu.h"  // Uncomment if you're a CPU team and need to load instructions to RAM

// List of Wishbone Slave Addresses

// Change this to 300X0000 where X is your team number
#define reg_team_00_EN (*(volatile uint32_t*)0x30000000)
#define reg_team_00_PRESCALER (*(volatile uint32_t*) 0x30000004)
#define reg_team_00_IM (*(volatile uint32_t*)        0x3000FF00)
#define reg_team_00_MIS (*(volatile uint32_t*)       0x3000FF04)
#define reg_team_00_RIS (*(volatile uint32_t*)       0x3000FF08)
#define reg_team_00_IC (*(volatile uint32_t*)        0x3000FF0C)

// GPIO Control
#define reg_gpio_PIN_0TO7 (*(volatile uint32_t*)0x32000000)
#define reg_gpio_PIN_8TO15 (*(volatile uint32_t*)0x32000004)
#define reg_gpio_PIN_16TO23 (*(volatile uint32_t*)0x32000008)
#define reg_gpio_PIN_24TO31 (*(volatile uint32_t*)0x3200000C)
#define reg_gpio_PIN_32TO37 (*(volatile uint32_t*)0x32000010)

// LA Control
#define reg_la_sel (*(volatile uint32_t*)0x31000000)

// SRAM address space
#define sram_space (*(volatile uint32_t*)0x33000000)

/*
	Sample Team Project Test:
		- Configures all IO pins as outputs
		- Configures all IO and LA pins to be selected by sample project
		- Enables sample project design through WB
		- Enables design's output cycling through LA inputs
		- Checks GPIO outputs consistently
		- Stops output cycling through LA inputs
		- "Acknowledges" interrupt, and enables cycling again
*/

void main()
{
	/* 
	IO Control Registers
	| DM     | VTRIP | SLOW  | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
	| 3-bits | 1-bit | 1-bit | 1-bit  | 1-bit  | 1-bit | 1-bit   | 1-bit   | 1-bit | 1-bit | 1-bit   |

	Output: 0000_0110_0000_1110  (0x1808) = GPIO_MODE_USER_STD_OUTPUT
	| DM     | VTRIP | SLOW  | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
	| 110    | 0     | 0     | 0      | 0      | 0     | 0       | 1       | 0     | 0     | 0       |
	
	 
	Input: 0000_0001_0000_1111 (0x0402) = GPIO_MODE_USER_STD_INPUT_NOPULL
	| DM     | VTRIP | SLOW  | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
	| 001    | 0     | 0     | 0      | 0      | 0     | 0       | 0       | 0     | 1     | 0       |

	*/

	/* Set up the housekeeping SPI to be connected internally so	*/
	/* that external pin changes don't affect it.			*/

	reg_spi_enable = 1;
    reg_wb_enable = 1;
	// reg_spimaster_cs = 0x10001;
	// reg_spimaster_control = 0x0801;

	// reg_spimaster_control = 0xa002;	// Enable, prescaler = 2,
                                        // connect to housekeeping SPI

	// Connect the housekeeping SPI to the SPI master
	// so that the CSB line is not left floating.  This allows
	// all of the GPIO pins to be used for user functions.

	// Configure IO[0] and IO[37:5] to outputs
	reg_mprj_io_0 =  GPIO_MODE_USER_STD_OUTPUT;
	reg_mprj_io_5 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_6 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_7 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_8 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_9 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_10 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_11 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_12 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_13 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_14 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_15 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_16 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_17 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_18 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_19 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_20 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_21 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_22 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_23 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_24 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_25 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_26 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_27 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_28 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_29 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_30 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_31 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_32 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_33 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_34 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_35 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_36 = GPIO_MODE_USER_STD_OUTPUT;
    reg_mprj_io_37 = GPIO_MODE_USER_STD_OUTPUT;

	// Now, apply configuration
	reg_mprj_xfer = 1;
	while (reg_mprj_xfer == 1);

	// ****************************************
	// PLL Configuration (Configure to 40 MHz)
	// ****************************************

	// Set PLL enable, no DCO mode
    reg_hkspi_pll_ena = 0x1;

	// Set both PLL output dividers to 4
    reg_hkspi_pll_source = 0x24;

	// Write 16 to feedback divider
    reg_hkspi_pll_divider = 0x10;

	// Disable PLL bypass
    reg_hkspi_pll_bypass = 0x0;

	// Configure All LA probes as inputs to the cpu 
	reg_la0_oenb = reg_la0_iena = 0x00000000;    // [31:0]
	reg_la1_oenb = reg_la1_iena = 0x00000000;    // [63:32]
	reg_la2_oenb = reg_la2_iena = 0x00000000;    // [95:64]
	reg_la3_oenb = reg_la3_iena = 0x00000000;    // [127:96]

	// Configure GPIOs outputs to be selected by your team.
	// To do this, you must change each of the digits below to your team number in Hex.
	// e.g. if you are Team 11, change the first reg to 0xBBBBBBBB
	// Each nibble is used by the GPIO control unit to determine the which input to the GPIO
	// controls the output.  This allows for multiple projects to interface with the outside world
	// simultaneously if desired.
	reg_gpio_PIN_0TO7 = 0x00000000;
	reg_gpio_PIN_8TO15 = 0x00000000;
	reg_gpio_PIN_16TO23 = 0x00000000;
	reg_gpio_PIN_24TO31 = 0x00000000;
	reg_gpio_PIN_32TO37 = 0x000000;

	// Configure LA output to be selected by sample project
	reg_la_sel = 0x0;

	// Load instructions to RAM - CPU teams: uncomment this!
	int num_instr = sizeof(instructions) / sizeof(instructions[0]);
	for (int i = 0; i < num_instr; i++) {
        *(&sram_space + i) = instructions[i];
    }

	// Read instructions from RAM - check that they were loaded properly
	for (int i = 0; i < num_instr; i++) {
		while(*(&sram_space + i) != instructions[i]);
	}
	
	// Enable your design
	reg_team_00_EN = 1;
	
	// Enable interrupt mask
	reg_team_00_IM = 0x1;

	// Set "prescaler" value to 1
	reg_team_00_PRESCALER = 0x1;

	// Configure LA[0] LA[1] as outputs from the cpu
	reg_la0_oenb = reg_la0_iena = 0x00000003;

	// Normal design operation
	while (1) {
		if (reg_team_00_MIS == 0x1) {  // if all outputs have been set high
			reg_la0_data = 0x3;  // set "stop" high
			reg_team_00_IC = 0x1;  // "acknowledge" interrupt
		}
		else if (reg_mprj_datah == 0) {
			reg_la0_data = 0x1;  // Set "enable" high
		}
	}

	// If using SRAM, you can add more reads and writes here

	// Add some extra instructions because GL sims are buggy. This has to do with the instruction cache 
	// trying to read from undefined memory in anticipation of having more instructions
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
	reg_gpio_PIN_32TO37 = 0x000000;
}
