
---------- Begin Simulation Statistics ----------
final_tick                               114494978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661116                       # Number of bytes of host memory used
host_op_rate                                   436271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.83                       # Real time elapsed on the host
host_tick_rate                              456456500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114495                       # Number of seconds simulated
sim_ticks                                114494978000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.144950                       # CPI: cycles per instruction
system.cpu.discardedOps                        729537                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3672100                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.873401                       # IPC: instructions per cycle
system.cpu.numCycles                        114494978                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       110822878                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120543                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            654                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634773                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837517                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746888                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974497                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050601                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433996                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133960                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35652777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35652777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35656106                       # number of overall hits
system.cpu.dcache.overall_hits::total        35656106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84460                       # number of overall misses
system.cpu.dcache.overall_misses::total         84460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7121758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7121758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7121758000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7121758000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84365.025588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84365.025588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84321.075065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84321.075065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50482                       # number of writebacks
system.cpu.dcache.writebacks::total             50482                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5549894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5549894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5552480000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5552480000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93258.288384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93258.288384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93242.203899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93242.203899                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21453515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21453515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1431499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1431499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49221.160128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49221.160128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1146161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1146161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55372.771631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55372.771631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5690259000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5690259000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102836.625522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102836.625522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4403733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4403733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113463.181490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113463.181490                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013045                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013045                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2586000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2586000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011266                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011266                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.435845                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35893816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            602.761020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.435845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         574759181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        574759181                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49921778                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208386                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039472                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28665517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28665517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28665517                       # number of overall hits
system.cpu.icache.overall_hits::total        28665517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1199                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1199                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1199                       # number of overall misses
system.cpu.icache.overall_misses::total          1199                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70339000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70339000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70339000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70339000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28666716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28666716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28666716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28666716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58664.720601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58664.720601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58664.720601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58664.720601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1199                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1199                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1199                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1199                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67941000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67941000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56664.720601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56664.720601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56664.720601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56664.720601                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28665517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28665517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1199                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1199                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28666716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28666716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58664.720601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58664.720601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1199                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1199                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67941000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67941000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56664.720601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56664.720601                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.591452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28666716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23908.854045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   440.591452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.430265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.430664                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28667915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28667915                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114494978000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13609                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 689                       # number of overall hits
system.l2.overall_hits::.cpu.data               13609                       # number of overall hits
system.l2.overall_hits::total                   14298                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46450                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data             45940                       # number of overall misses
system.l2.overall_misses::total                 46450                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5088020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5137878000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49858000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5088020000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5137878000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1199                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60748                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1199                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60748                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.425354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764634                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.425354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764634                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97760.784314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110753.591641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110610.936491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97760.784314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110753.591641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110610.936491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37597                       # number of writebacks
system.l2.writebacks::total                     37597                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4168912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4208510000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4168912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4208510000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.424520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.764535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.424520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.764535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77795.677800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90756.764994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90614.718801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77795.677800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90756.764994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90614.718801                       # average overall mshr miss latency
system.l2.replacements                          38400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          755                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4287297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4287297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110463.181490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110463.181490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3511057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3511057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90463.181490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90463.181490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.425354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.425354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97760.784314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97760.784314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.424520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.424520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77795.677800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77795.677800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    800723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    800723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.343733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.343733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112334.876543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112334.876543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    657855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    657855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.343492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.343492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92356.450934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92356.450934                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8008.649651                       # Cycle average of tags in use
system.l2.tags.total_refs                      120483                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.585916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.425255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.108723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7962.115674                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977618                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    287642                       # Number of tag accesses
system.l2.tags.data_accesses                   287642                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002706246500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37597                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46444                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37597                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.061787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.048707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.684819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2103     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.858365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.842800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              242     11.50%     11.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     11.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1676     79.66%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      8.70%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2972416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2406208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114494942000                       # Total gap between requests
system.mem_ctrls.avgGap                    1362370.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2938688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2404736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 284519.029297512083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25666523.120341576636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21002982.331679210067                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          509                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37597                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13476250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1808758750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2577732877750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26475.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39376.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68562195.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2939840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2972416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2406208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2406208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       284519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25676585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25961104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       284519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       284519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21015839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21015839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21015839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       284519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25676585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46976943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46426                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37574                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2352                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               951747500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1822235000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20500.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39250.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21113                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27370                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        35516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   151.364793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.249630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   185.008508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        20744     58.41%     58.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9381     26.41%     84.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1898      5.34%     90.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1308      3.68%     93.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          737      2.08%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          310      0.87%     96.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          265      0.75%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      0.76%     98.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          602      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        35516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2971264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2404736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.951042                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.002982                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       127541820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        67786290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165298140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97854120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9037666560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25328787900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22636566240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57461501070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.869183                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58607122000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3823040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52064816000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       126049560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        66996930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166183500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98282160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9037666560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25557180060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22444236000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57496594770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.175692                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  58103229000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3823040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52568709000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37597                       # Transaction distribution
system.membus.trans_dist::CleanEvict              185                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7632                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5378624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5378624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46444                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234614000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250011500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1199                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       178135                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181291                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7041984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7167232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38400                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2406208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006858                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083019                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98472     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    672      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99148                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114494978000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          223023000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3597999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         178651995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
