@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":159:30:159:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:55|Generating a type div divider 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":160:30:160:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[5]" with 8 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[7]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[3]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[2]" with 20 loads replicated 1 times to improve timing 
@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":88:4:88:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
