{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 05:42:18 2004 " "Info: Processing started: Sun Dec 05 05:42:18 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off pll_ram -c pll_ram " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off pll_ram -c pll_ram" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllx2.v 1 1 " "Info: Found 1 design units and 1 entities in source file pllx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllx2 " "Info: Found entity 1: pllx2" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pllx2.v" "pllx2" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pllx2.v" 42 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ram.v 1 1 " "Info: Found 1 design units and 1 entities in source file pll_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ram " "Info: Found entity 1: pll_ram" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "pll_ram" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram8x32.v 1 1 " "Info: Found 1 design units and 1 entities in source file dpram8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram8x32 " "Info: Found entity 1: dpram8x32" {  } { { "d:/prj_d/modelsim_demo/pll_ram/dpram8x32.v" "dpram8x32" "" { Text "d:/prj_d/modelsim_demo/pll_ram/dpram8x32.v" 42 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 pll_ram.v(41) " "Warning: Verilog HDL expression warning at pll_ram.v(41): truncated operand with size 6 to match size of smaller operand (5)" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 41 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pll_ram.v(59) " "Warning: Verilog HDL expression warning at pll_ram.v(59): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 59 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/eda/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/eda/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "altpll" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 325 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/eda/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/eda/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:/eda/quartus/libraries/megafunctions/altsyncram.tdf" "altsyncram" "" { Text "c:/eda/quartus/libraries/megafunctions/altsyncram.tdf" 430 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bc1.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/altsyncram_7bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bc1 " "Info: Found entity 1: altsyncram_7bc1" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "altsyncram_7bc1" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "wr_addr\[0\]~5 5 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: wr_addr\[0\]~5" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "wr_addr\[0\]~5" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 38 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/eda/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/eda/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/eda/quartus/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/eda/quartus/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pllx2:pllx2_u1\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pllx2:pllx2_u1\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0} { "Info" "ISCL_SCL_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 05:42:22 2004 " "Info: Processing ended: Sun Dec 05 05:42:22 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 05:42:27 2004 " "Info: Processing started: Sun Dec 05 05:42:27 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "pll_ram EP1S10B672C6 " "Info: Selected device EP1S10B672C6 for design pll_ram" {  } {  } 0}
{ "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S20B672C6 " "Info: Device EP1S20B672C6 is compatible" {  } {  } 2} { "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED_SUB" "EP1S25B672C6 " "Info: Device EP1S25B672C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "28 28 " "Info: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk_out " "Info: Pin clk_out not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 20 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_out" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { clk_out } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { clk_out } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "lock " "Info: Pin lock not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 21 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "lock" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { lock } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { lock } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "package_full " "Info: Pin package_full not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 22 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "package_full" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { package_full } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { package_full } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Info: Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[7\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[7] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Info: Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[6\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[6] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Info: Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[5\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[5] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Info: Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[4\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[4] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Info: Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[3\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[3] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Info: Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[2\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[2] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Info: Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[1\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[1] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Info: Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 23 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_out\[0\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_out[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_out[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 14 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rst } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rst } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 13 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { clk_in } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { clk_in } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wr_en " "Info: Pin wr_en not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 16 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr_en" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { wr_en } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { wr_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_en " "Info: Pin rd_en not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 17 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_en" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_en } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Info: Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[7\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[7] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_addr\[0\] " "Info: Pin rd_addr\[0\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 18 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_addr\[0\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_addr[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_addr[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_addr\[1\] " "Info: Pin rd_addr\[1\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 18 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_addr\[1\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_addr[1] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_addr[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_addr\[2\] " "Info: Pin rd_addr\[2\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 18 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_addr\[2\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_addr[2] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_addr[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_addr\[3\] " "Info: Pin rd_addr\[3\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 18 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_addr\[3\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_addr[3] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_addr[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rd_addr\[4\] " "Info: Pin rd_addr\[4\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 18 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd_addr\[4\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rd_addr[4] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { rd_addr[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Info: Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[6\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[6] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Info: Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[5\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[5] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Info: Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[4\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[4] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Info: Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[3\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[3] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Info: Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[2\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[2] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Info: Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[1\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[1] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Info: Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 15 -1 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_in\[0\]" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { data_in[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { data_in[0] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on non-logic cell registers with location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pllx2:pllx2_u1\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL pllx2:pllx2_u1\|altpll:altpll_component\|pll" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 port" {  } {  } 0}  } { { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 " "Info: Promoted signal pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to use global clock" {  } { { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } } { "c:/eda/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/eda/quartus/bin/Assignment Editor.qase" 1 { { 0 "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0" } } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { Floorplan "d:/prj_d/modelsim_demo/pll_ram/pll_ram.fld" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst Global clock in Pin M24 " "Info: Automatically promoted signal rst to use Global clock in Pin M24" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 14 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.30 15 11 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.30 VCCIO, 15 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: Details of I/O bank before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 39 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 39 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 42 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 44 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 1 38 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 39 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 45 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 44 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: Details of I/O bank after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 26 13 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 26 total pin(s) used --  13 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 39 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 42 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 44 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 1 38 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 39 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 45 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 44 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pllx2:pllx2_u1\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL pllx2:pllx2_u1\|altpll:altpll_component\|pll feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance." {  } { { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.284 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X37_Y29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.284 ns) 3.284 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X37_Y29 0 " "Info: 2: + IC(0.000 ns) + CELL(3.284 ns) = 3.284 ns; Loc. = M4K_X37_Y29; Fanout = 0; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "3.284 ns" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns 100.00 % " "Info: Total cell delay = 3.284 ns ( 100.00 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "3.284 ns" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "1 " "Info: Fitter placement operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 05:42:57 2004 " "Info: Processing ended: Sun Dec 05 05:42:57 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 05:42:59 2004 " "Info: Processing started: Sun Dec 05 05:42:59 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 05:43:05 2004 " "Info: Processing ended: Sun Dec 05 05:43:05 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 05:43:06 2004 " "Info: Processing started: Sun Dec 05 05:43:06 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram --timing_analysis_only" {  } {  } 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 memory dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0 memory dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0 6.087 ns " "Info: Slack time is 6.087 ns for clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 between source memory dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0 and destination memory dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "255.56 MHz 3.913 ns " "Info: Fmax is 255.56 MHz (period= 3.913 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.371 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 9.371 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.824 ns " "Info: + Latch edge is 7.824 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 10.000 ns -2.176 ns  50 " "Info: Clock period of Destination clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is 10.000 ns with  offset of -2.176 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.176 ns " "Info: - Launch edge is -2.176 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 10.000 ns -2.176 ns  50 " "Info: Clock period of Source clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is 10.000 ns with  offset of -2.176 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns + Largest " "Info: + Largest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 destination 1.858 ns + Shortest memory " "Info: + Shortest clock path from clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to destination memory is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.556 ns) 1.858 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X37_Y29 0 " "Info: 2: + IC(1.302 ns) + CELL(0.556 ns) = 1.858 ns; Loc. = M4K_X37_Y29; Fanout = 0; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns 29.92 % " "Info: Total cell delay = 0.556 ns ( 29.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns 70.08 % " "Info: Total interconnect delay = 1.302 ns ( 70.08 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 source 1.871 ns - Longest memory " "Info: - Longest clock path from clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to source memory is 1.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.569 ns) 1.871 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X37_Y29 1 " "Info: 2: + IC(1.302 ns) + CELL(0.569 ns) = 1.871 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.871 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns 30.41 % " "Info: Total cell delay = 0.569 ns ( 30.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns 69.59 % " "Info: Total interconnect delay = 1.302 ns ( 69.59 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.871 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.871 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns - " "Info: - Micro clock to output delay of source is 0.467 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.149 ns - " "Info: - Micro setup delay of destination is 0.149 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.871 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.284 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X37_Y29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.284 ns) 3.284 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X37_Y29 0 " "Info: 2: + IC(0.000 ns) + CELL(3.284 ns) = 3.284 ns; Loc. = M4K_X37_Y29; Fanout = 0; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "3.284 ns" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns 100.00 % " "Info: Total cell delay = 3.284 ns ( 100.00 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "3.284 ns" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.871 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "3.284 ns" { dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_datain_reg0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register paths exist for clock clk_in" {  } {  } 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\] wr_en clk_in 6.369 ns register " "Info: tsu for register lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\] (data pin = wr_en, clock pin = clk_in) is 6.369 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.027 ns + Longest pin register " "Info: + Longest pin to register delay is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.976 ns) 0.976 ns wr_en 1 PIN Pin_F19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_F19; Fanout = 6; PIN Node = 'wr_en'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { wr_en } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.583 ns) 6.027 ns lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\] 2 REG LC_X39_Y29_N5 5 " "Info: 2: + IC(4.468 ns) + CELL(0.583 ns) = 6.027 ns; Loc. = LC_X39_Y29_N5; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "5.051 ns" { wr_en lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.559 ns 25.87 % " "Info: Total cell delay = 1.559 ns ( 25.87 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns 74.13 % " "Info: Total interconnect delay = 4.468 ns ( 74.13 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "6.027 ns" { wr_en lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 -2.176 ns - " "Info: - Offset between input clock clk_in and output clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is -2.176 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 13 -1 0 } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 destination 1.844 ns - Shortest register " "Info: - Shortest clock path from clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to destination register is 1.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.560 ns) 1.844 ns lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\] 2 REG LC_X39_Y29_N5 5 " "Info: 2: + IC(1.284 ns) + CELL(0.560 ns) = 1.844 ns; Loc. = LC_X39_Y29_N5; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[0\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns 30.37 % " "Info: Total cell delay = 0.560 ns ( 30.37 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns 69.63 % " "Info: Total interconnect delay = 1.284 ns ( 69.63 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "6.027 ns" { wr_en lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in package_full lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\] 5.732 ns register " "Info: tco from clock clk_in to destination pin package_full through register lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\] is 5.732 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 -2.176 ns + " "Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is -2.176 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 13 -1 0 } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 source 1.844 ns + Longest register " "Info: + Longest clock path from clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to source register is 1.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.560 ns) 1.844 ns lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\] 2 REG LC_X39_Y29_N6 5 " "Info: 2: + IC(1.284 ns) + CELL(0.560 ns) = 1.844 ns; Loc. = LC_X39_Y29_N6; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns 30.37 % " "Info: Total cell delay = 0.560 ns ( 30.37 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.284 ns 69.63 % " "Info: Total interconnect delay = 1.284 ns ( 69.63 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns + Longest register pin " "Info: + Longest register to pin delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\] 1 REG LC_X39_Y29_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y29_N6; Fanout = 5; REG Node = 'lpm_counter:wr_addr_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[1\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.459 ns) 1.129 ns i~24 2 COMB LC_X39_Y29_N4 1 " "Info: 2: + IC(0.670 ns) + CELL(0.459 ns) = 1.129 ns; Loc. = LC_X39_Y29_N4; Fanout = 1; COMB Node = 'i~24'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.129 ns" { lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] i~24 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.087 ns) 1.567 ns i~1 3 COMB LC_X39_Y29_N3 1 " "Info: 3: + IC(0.351 ns) + CELL(0.087 ns) = 1.567 ns; Loc. = LC_X39_Y29_N3; Fanout = 1; COMB Node = 'i~1'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "0.438 ns" { i~24 i~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(2.758 ns) 5.888 ns package_full 4 PIN Pin_E21 0 " "Info: 4: + IC(1.563 ns) + CELL(2.758 ns) = 5.888 ns; Loc. = Pin_E21; Fanout = 0; PIN Node = 'package_full'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "4.321 ns" { i~1 package_full } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 22 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.304 ns 56.11 % " "Info: Total cell delay = 3.304 ns ( 56.11 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.584 ns 43.89 % " "Info: Total interconnect delay = 2.584 ns ( 43.89 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "5.888 ns" { lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] i~24 i~1 package_full } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.844 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "5.888 ns" { lpm_counter:wr_addr_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] i~24 i~1 package_full } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\] rst clk_in -3.133 ns memory " "Info: th for memory dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\] (data pin = rst, clock pin = clk_in) is -3.133 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 -2.176 ns + " "Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is -2.176 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 13 -1 0 } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 destination 1.858 ns + Longest memory " "Info: + Longest clock path from clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 to destination memory is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.556 ns) 1.858 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\] 2 MEM M4K_X37_Y29 1 " "Info: 2: + IC(1.302 ns) + CELL(0.556 ns) = 1.858 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns 29.92 % " "Info: Total cell delay = 0.556 ns ( 29.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns 70.08 % " "Info: Total interconnect delay = 1.302 ns ( 70.08 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.038 ns + " "Info: + Micro hold delay of destination is 0.038 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.853 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns rst 1 PIN Pin_M24 28 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_M24; Fanout = 28; PIN Node = 'rst'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { rst } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.508 ns) 2.853 ns dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\] 2 MEM M4K_X37_Y29 1 " "Info: 2: + IC(1.683 ns) + CELL(0.508 ns) = 2.853 ns; Loc. = M4K_X37_Y29; Fanout = 1; MEM Node = 'dpram8x32:dpram8x32_u1\|altsyncram:altsyncram_component\|altsyncram_7bc1:auto_generated\|q_b\[0\]'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "2.191 ns" { rst dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/db/altsyncram_7bc1.tdf" 38 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.170 ns 41.01 % " "Info: Total cell delay = 1.170 ns ( 41.01 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns 58.99 % " "Info: Total interconnect delay = 1.683 ns ( 58.99 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "2.853 ns" { rst dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "1.858 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "2.853 ns" { rst dpram8x32:dpram8x32_u1|altsyncram:altsyncram_component|altsyncram_7bc1:auto_generated|q_b[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk_in clk_out pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 2.399 ns clock " "Info: Minimum tco from clock clk_in to destination pin clk_out through clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is 2.399 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 -2.176 ns + " "Info: + Offset between input clock clk_in and output clock pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 is -2.176 ns" {  } { { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 13 -1 0 } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.575 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 4.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllx2:pllx2_u1\|altpll:altpll_component\|_clk0 1 CLK PLL_5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 42; CLK Node = 'pllx2:pllx2_u1\|altpll:altpll_component\|_clk0'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/eda/quartus/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/eda/quartus/libraries/megafunctions/altpll.tdf" 652 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(2.500 ns) 4.575 ns clk_out 2 PIN Pin_P8 0 " "Info: 2: + IC(2.075 ns) + CELL(2.500 ns) = 4.575 ns; Loc. = Pin_P8; Fanout = 0; PIN Node = 'clk_out'" {  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "4.575 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 clk_out } "NODE_NAME" } } } { "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" "" "" { Text "d:/prj_d/modelsim_demo/pll_ram/pll_ram.v" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns 54.64 % " "Info: Total cell delay = 2.500 ns ( 54.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns 45.36 % " "Info: Total interconnect delay = 2.075 ns ( 45.36 % )" {  } {  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "4.575 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 clk_out } "NODE_NAME" } } }  } 0}  } { { "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" "" "" { Report "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram_cmp.qrpt" Compiler "pll_ram" "UNKNOWN" "V1" "d:/prj_d/modelsim_demo/pll_ram/db/pll_ram.quartus_db" { Floorplan "" "" "4.575 ns" { pllx2:pllx2_u1|altpll:altpll_component|_clk0 clk_out } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 05:43:07 2004 " "Info: Processing ended: Sun Dec 05 05:43:07 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 05:43:09 2004 " "Info: Processing started: Sun Dec 05 05:43:09 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off pll_ram -c pll_ram" {  } {  } 0}
{ "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "pll_ram.vo pll_ram_v.sdo d:/prj_d/modelsim_demo/pll_ram/simulation/modelsim/ simulation " "Info: Generated files pll_ram.vo and pll_ram_v.sdo in directory d:/prj_d/modelsim_demo/pll_ram/simulation/modelsim/ for EDA simulation tool" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 05:43:10 2004 " "Info: Processing ended: Sun Dec 05 05:43:10 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0}
