{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708359753193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708359753193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 13:22:33 2024 " "Processing started: Mon Feb 19 13:22:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708359753193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359753193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359753194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708359753626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708359753626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus " "Found entity 1: pc_plus" {  } { { "modulos/pc_plus.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc_plus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/proxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/proxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proxPC " "Found entity 1: proxPC" {  } { { "modulos/proxPC.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/proxPC.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(29) " "Verilog HDL warning at d_mem.v(29): extended using \"x\" or \"z\"" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708359761288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modulos/sign_extend.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "modulos/control/ula_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/ula_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "modulos/components/mux_32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_5 " "Found entity 1: mux_32_5" {  } { { "modulos/components/mux_32_5.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_src.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "modulos/components/mux_src.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_src.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_5_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_5_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_regdst " "Found entity 1: mux_5_regdst" {  } { { "modulos/components/mux_5_regdst.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_5_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/somador32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/somador32.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "modulos/components/somador32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/somador32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mips_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mips_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_level " "Found entity 1: mips_top_level" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708359761302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359761302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc mips_top_level.v(41) " "Verilog HDL Implicit Net warning at mips_top_level.v(41): created implicit net for \"pc\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_to_ula_2 mips_top_level.v(84) " "Verilog HDL Implicit Net warning at mips_top_level.v(84): created implicit net for \"output_to_ula_2\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top_level " "Elaborating entity \"mips_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708359761352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:mips_control " "Elaborating entity \"control\" for hierarchy \"control:mips_control\"" {  } { { "modulos/mips_top_level.v" "mips_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:current_instruction " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:current_instruction\"" {  } { { "modulos/mips_top_level.v" "current_instruction" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761410 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(20) " "Verilog HDL warning at i_mem.v(20): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708359761412 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 i_mem.v(16) " "Net \"rom_mem.data_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708359761412 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 i_mem.v(16) " "Net \"rom_mem.waddr_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708359761412 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 i_mem.v(16) " "Net \"rom_mem.we_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708359761412 "|mips_top_level|i_mem:current_instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:mips_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:mips_regfile\"" {  } { { "modulos/mips_top_level.v" "mips_regfile" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(26) " "Verilog HDL Always Construct warning at regfile.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708359761421 "|mips_top_level|regfile:mips_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:mips_ula_control " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:mips_ula_control\"" {  } { { "modulos/mips_top_level.v" "mips_ula_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:mips_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:mips_sign_extend\"" {  } { { "modulos/mips_top_level.v" "mips_sign_extend" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:regfile_ula_mux " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:regfile_ula_mux\"" {  } { { "modulos/mips_top_level.v" "regfile_ula_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:mips_ula " "Elaborating entity \"ula\" for hierarchy \"ula:mips_ula\"" {  } { { "modulos/mips_top_level.v" "mips_ula" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761432 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(36) " "Verilog HDL warning at ula.v(36): converting signed shift amount to unsigned" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708359761434 "|mips_top_level|ula:mips_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:mips_d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:mips_d_mem\"" {  } { { "modulos/mips_top_level.v" "mips_d_mem" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:mips_pc_counter " "Elaborating entity \"pc\" for hierarchy \"pc:mips_pc_counter\"" {  } { { "modulos/mips_top_level.v" "mips_pc_counter" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus pc_plus:mips_pc_plus " "Elaborating entity \"pc_plus\" for hierarchy \"pc_plus:mips_pc_plus\"" {  } { { "modulos/mips_top_level.v" "mips_pc_plus" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proxPC proxPC:mips_prox_pc " "Elaborating entity \"proxPC\" for hierarchy \"proxPC:mips_prox_pc\"" {  } { { "modulos/mips_top_level.v" "mips_prox_pc" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359761442 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761522 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708359761522 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708359761525 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708359761527 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708359761527 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "i_mem:current_instruction\|rom_mem " "RAM logic \"i_mem:current_instruction\|rom_mem\" is uninferred due to asynchronous read logic" {  } { { "modulos/i_mem.v" "rom_mem" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1708359761900 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708359761900 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/db/MIPS-Verilog.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/db/MIPS-Verilog.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708359761908 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708359762038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[0\] VCC " "Pin \"ula_result\[0\]\" is stuck at VCC" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[1\] GND " "Pin \"ula_result\[1\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[2\] GND " "Pin \"ula_result\[2\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[3\] GND " "Pin \"ula_result\[3\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[4\] GND " "Pin \"ula_result\[4\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[5\] GND " "Pin \"ula_result\[5\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[6\] GND " "Pin \"ula_result\[6\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[7\] GND " "Pin \"ula_result\[7\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[8\] GND " "Pin \"ula_result\[8\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[9\] GND " "Pin \"ula_result\[9\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[10\] GND " "Pin \"ula_result\[10\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[11\] GND " "Pin \"ula_result\[11\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[12\] GND " "Pin \"ula_result\[12\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[13\] GND " "Pin \"ula_result\[13\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[14\] GND " "Pin \"ula_result\[14\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[15\] GND " "Pin \"ula_result\[15\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[16\] GND " "Pin \"ula_result\[16\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[17\] GND " "Pin \"ula_result\[17\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[18\] GND " "Pin \"ula_result\[18\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[19\] GND " "Pin \"ula_result\[19\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[20\] GND " "Pin \"ula_result\[20\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[21\] GND " "Pin \"ula_result\[21\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[22\] GND " "Pin \"ula_result\[22\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[23\] GND " "Pin \"ula_result\[23\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[24\] GND " "Pin \"ula_result\[24\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[25\] GND " "Pin \"ula_result\[25\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[26\] GND " "Pin \"ula_result\[26\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[27\] GND " "Pin \"ula_result\[27\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[28\] GND " "Pin \"ula_result\[28\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[29\] GND " "Pin \"ula_result\[29\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[30\] GND " "Pin \"ula_result\[30\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ula_result\[31\] GND " "Pin \"ula_result\[31\]\" is stuck at GND" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708359762051 "|mips_top_level|ula_result[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708359762051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708359762125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg " "Generated suppressed messages file C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359762422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708359762603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708359762603 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708359762790 "|mips_top_level|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708359762790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708359762792 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708359762792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708359762792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708359762792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708359762813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 13:22:42 2024 " "Processing ended: Mon Feb 19 13:22:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708359762813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708359762813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708359762813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708359762813 ""}
