Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Feb 21 17:10:22 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_seven_segment_timing_summary_routed.rpt -rpx top_level_seven_segment_timing_summary_routed.rpx
| Design       : top_level_seven_segment
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.021        0.000                      0                   39        0.199        0.000                      0                   39        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.021        0.000                      0                   39        0.199        0.000                      0                   39        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.781ns (44.466%)  route 2.224ns (55.534%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  pulse/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    pulse/q_reg[12]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.330 r  pulse/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.330    pulse/q_reg[16]_i_1_n_6
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.602    15.025    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[17]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    pulse/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.667ns (42.839%)  route 2.224ns (57.161%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.216 r  pulse/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.216    pulse/q_reg[12]_i_1_n_6
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601    15.024    pulse/clk
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.686ns (43.116%)  route 2.224ns (56.884%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  pulse/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    pulse/q_reg[12]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.235 r  pulse/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.235    pulse/q_reg[16]_i_1_n_5
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.602    15.025    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    pulse/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.646ns (42.528%)  route 2.224ns (57.471%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.195 r  pulse/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.195    pulse/q_reg[12]_i_1_n_4
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601    15.024    pulse/clk
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[15]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.670ns (42.883%)  route 2.224ns (57.117%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.996 r  pulse/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.996    pulse/q_reg[12]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.219 r  pulse/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.219    pulse/q_reg[16]_i_1_n_7
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.602    15.025    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[16]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    pulse/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.572ns (41.408%)  route 2.224ns (58.592%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  pulse/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.121    pulse/q_reg[12]_i_1_n_5
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601    15.024    pulse/clk
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[14]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.556ns (41.160%)  route 2.224ns (58.840%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.882 r  pulse/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.882    pulse/q_reg[8]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.105 r  pulse/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.105    pulse/q_reg[12]_i_1_n_7
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601    15.024    pulse/clk
    SLICE_X3Y87          FDCE                                         r  pulse/q_reg[12]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.553ns (41.114%)  route 2.224ns (58.886%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.102 r  pulse/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.102    pulse/q_reg[8]_i_1_n_6
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.600    15.023    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    pulse/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.532ns (40.784%)  route 2.224ns (59.216%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  pulse/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.081    pulse/q_reg[8]_i_1_n_4
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.600    15.023    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    pulse/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 pulse/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.458ns (39.594%)  route 2.224ns (60.406%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.722     5.325    pulse/clk
    SLICE_X3Y88          FDCE                                         r  pulse/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  pulse/q_reg[18]/Q
                         net (fo=2, routed)           0.861     6.642    pulse/q_reg[18]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  pulse/q[7]_i_3/O
                         net (fo=21, routed)          1.363     8.129    pulse/q[7]_i_3_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.253 r  pulse/q[0]_i_3/O
                         net (fo=1, routed)           0.000     8.253    pulse/q[0]_i_3_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.654 r  pulse/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.654    pulse/q_reg[0]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.768 r  pulse/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    pulse/q_reg[4]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.007 r  pulse/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.007    pulse/q_reg[8]_i_1_n_5
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.600    15.023    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    pulse/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 shift/q_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.700%)  route 0.120ns (42.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    shift/clk
    SLICE_X2Y87          FDPE                                         r  shift/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.164     1.684 r  shift/q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.805    shift/Q[7]
    SLICE_X0Y87          FDCE                                         r  shift/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    shift/clk
    SLICE_X0Y87          FDCE                                         r  shift/q_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.070     1.605    shift/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 shift/q_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift/q_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.779%)  route 0.174ns (55.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    shift/clk
    SLICE_X0Y85          FDPE                                         r  shift/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  shift/q_reg[4]/Q
                         net (fo=2, routed)           0.174     1.834    shift/Q[4]
    SLICE_X0Y85          FDPE                                         r  shift/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    shift/clk
    SLICE_X0Y85          FDPE                                         r  shift/q_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDPE (Hold_fdpe_C_D)         0.061     1.580    shift/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 shift/q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift/q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.058%)  route 0.186ns (56.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    shift/clk
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  shift/q_reg[1]/Q
                         net (fo=2, routed)           0.186     1.848    shift/Q[1]
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    shift/clk
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.070     1.590    shift/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pulse/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pulse/q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.778    pulse/q_reg[11]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  pulse/q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.823    pulse/q[8]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  pulse/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    pulse/q_reg[8]_i_1_n_4
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    pulse/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 shift/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift/q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    shift/clk
    SLICE_X0Y87          FDCE                                         r  shift/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  shift/q_reg[0]/Q
                         net (fo=2, routed)           0.188     1.850    shift/Q[0]
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    shift/clk
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.066     1.586    shift/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 shift/q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift/q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.766%)  route 0.197ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    shift/clk
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  shift/q_reg[2]/Q
                         net (fo=2, routed)           0.197     1.858    shift/Q[2]
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    shift/clk
    SLICE_X0Y87          FDPE                                         r  shift/q_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.072     1.592    shift/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pulse/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pulse/q_reg[10]/Q
                         net (fo=2, routed)           0.120     1.781    pulse/q_reg[10]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  pulse/q[8]_i_3/O
                         net (fo=1, routed)           0.000     1.826    pulse/q[8]_i_3_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.892 r  pulse/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    pulse/q_reg[8]_i_1_n_5
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    pulse/clk
    SLICE_X3Y86          FDCE                                         r  pulse/q_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    pulse/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pulse/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    pulse/clk
    SLICE_X3Y85          FDCE                                         r  pulse/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pulse/q_reg[6]/Q
                         net (fo=2, routed)           0.122     1.782    pulse/q_reg[6]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  pulse/q[4]_i_3/O
                         net (fo=1, routed)           0.000     1.827    pulse/q[4]_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.893 r  pulse/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    pulse/q_reg[4]_i_1_n_5
    SLICE_X3Y85          FDCE                                         r  pulse/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    pulse/clk
    SLICE_X3Y85          FDCE                                         r  pulse/q_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    pulse/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    counter/clk
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter/q_reg[0]/Q
                         net (fo=9, routed)           0.193     1.853    counter/q[0]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.042     1.895 r  counter/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    counter/p_0_in[1]
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    counter/clk
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.107     1.626    counter/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 counter/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.600     1.519    counter/clk
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  counter/q_reg[0]/Q
                         net (fo=9, routed)           0.193     1.853    counter/q[0]
    SLICE_X1Y85          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  counter/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    counter/p_0_in[0]
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    counter/clk
    SLICE_X1Y85          FDCE                                         r  counter/q_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     1.610    counter/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     counter/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     counter/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     pulse/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     pulse/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     pulse/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     pulse/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     pulse/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     pulse/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     pulse/q_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pulse/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pulse/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     pulse/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     pulse/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     counter/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     pulse/q_reg[10]/C



