library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;


--  Entity Declaration

ENTITY cs_rd_data IS
	-- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	PORT
	(
		reset       :in  std_logic;
		clk         :in  std_logic;
		rd_cs1 :in  std_logic; --
		rd_cs2      :in  std_logic; --
		rd_cs3      :in  std_logic; --
		rd_data1  :in  std_logic_vector(15 downto 0); --	
		rd_data2  :in  std_logic_vector(12 downto 0); --				
		int_fifo  :in  std_logic;
		int_stop  :in  std_logic;		
		data_out        :out  std_logic_vector(15 downto 0)
	);
	-- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
	
END cs_rd_data;


--  Architecture Body

ARCHITECTURE cs_rd_data_architecture OF cs_rd_data IS
BEGIN
process(clk,reset)
begin
	if(rising_edge(clk))   then
		if(rd_cs1='0') then
			data_out<=rd_data1;
		elsif(rd_cs2='0') then
			data_out(15 downto 0)<="000"&rd_data2;
		elsif(rd_cs3='0') then
			data_out(15 downto 0)<="00000000000000"&int_stop&int_fifo;			
		else
			data_out<="ZZZZZZZZZZZZZZZZ";
		end if;
	end if;
end process;

END cs_rd_data_architecture;
