# Reading pref.tcl
# do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:30:01 on Dec 05,2020
# vlog -reportprogress 300 MCU.v SCU.v rom.v decoder.v Register.v CU.v MCU_test.v 
# -- Compiling module MCU
# -- Compiling module SCU
# -- Compiling module rom
# -- Compiling module decoder
# -- Compiling module Register
# -- Compiling module CU
# -- Compiling module MCU_test
# 
# Top level modules:
# 	MCU_test
# End time: 00:30:02 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" work.MCU_test 
# Start time: 00:30:02 on Dec 05,2020
# Loading work.MCU_test
# Loading work.MCU
# Loading work.rom
# Loading work.SCU
# Loading work.Register
# Loading work.CU
# Loading work.decoder
# 0 ns
# 7045726 ns
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:54 on Dec 05,2020
# vlog -reportprogress 300 MCU.v SCU.v rom.v decoder.v Register.v CU.v MCU_test.v 
# -- Compiling module MCU
# -- Compiling module SCU
# -- Compiling module rom
# -- Compiling module decoder
# -- Compiling module Register
# -- Compiling module CU
# -- Compiling module MCU_test
# 
# Top level modules:
# 	MCU_test
# End time: 00:31:55 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:31:58 on Dec 05,2020, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" work.MCU_test 
# Start time: 00:31:58 on Dec 05,2020
# Loading work.MCU_test
# Loading work.MCU
# Loading work.rom
# Loading work.SCU
# Loading work.Register
# Loading work.CU
# Loading work.decoder
# 0 ns
# 24625162 ns
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:33:55 on Dec 05,2020
# vlog -reportprogress 300 MCU.v SCU.v rom.v decoder.v Register.v CU.v MCU_test.v 
# -- Compiling module MCU
# -- Compiling module SCU
# -- Compiling module rom
# -- Compiling module decoder
# -- Compiling module Register
# -- Compiling module CU
# -- Compiling module MCU_test
# 
# Top level modules:
# 	MCU_test
# End time: 00:33:55 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:33:59 on Dec 05,2020, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" work.MCU_test 
# Start time: 00:33:59 on Dec 05,2020
# Loading work.MCU_test
# Loading work.MCU
# Loading work.rom
# Loading work.SCU
# Loading work.Register
# Loading work.CU
# Loading work.decoder
# 0 ns
# 8721615 ns
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:43 on Dec 05,2020
# vlog -reportprogress 300 MCU.v SCU.v rom.v decoder.v Register.v CU.v MCU_test.v 
# -- Compiling module MCU
# -- Compiling module SCU
# -- Compiling module rom
# -- Compiling module decoder
# -- Compiling module Register
# -- Compiling module CU
# -- Compiling module MCU_test
# 
# Top level modules:
# 	MCU_test
# End time: 00:34:43 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:34:48 on Dec 05,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" work.MCU_test 
# Start time: 00:34:48 on Dec 05,2020
# Loading work.MCU_test
# Loading work.MCU
# Loading work.rom
# Loading work.SCU
# Loading work.Register
# Loading work.CU
# Loading work.decoder
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'regout'. The port definition is at: MCU.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MCU_test/mcu File: MCU_test.v Line: 17
# 0 ns
# 144230300 ns
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:01 on Dec 05,2020
# vlog -reportprogress 300 MCU.v SCU.v rom.v decoder.v Register.v CU.v MCU_test.v 
# -- Compiling module MCU
# -- Compiling module SCU
# -- Compiling module rom
# -- Compiling module decoder
# -- Compiling module Register
# -- Compiling module CU
# -- Compiling module MCU_test
# 
# Top level modules:
# 	MCU_test
# End time: 00:37:01 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:37:05 on Dec 05,2020, Elapsed time: 0:02:17
# Errors: 0, Warnings: 1
# vsim -t 1ns -voptargs=""+acc"" work.MCU_test 
# Start time: 00:37:05 on Dec 05,2020
# Loading work.MCU_test
# Loading work.MCU
# Loading work.rom
# Loading work.SCU
# Loading work.Register
# Loading work.CU
# Loading work.decoder
# ** Note: $finish    : MCU_test.v(48)
#    Time: 1620 ns  Iteration: 4  Instance: /MCU_test
# 1
# Break in Module MCU_test at MCU_test.v line 48
