// Seed: 1978103211
module module_0 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    output supply1 module_0,
    output tri1 id_13,
    output uwire id_14,
    output supply1 id_15
);
  tri1 id_17 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4
);
  assign id_0 = 1'h0;
  module_0(
      id_4, id_3, id_4, id_4, id_3, id_1, id_2, id_0, id_1, id_4, id_2, id_0, id_3, id_0, id_3, id_0
  );
endmodule
