

================================================================
== Vitis HLS Report for 'ImageTransform'
================================================================
* Date:           Fri Jun 14 11:19:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.442 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_234                                     |pow_generic_double_s                                     |       69|       69|  0.552 us|  0.552 us|    1|    1|      yes|
        |grp_pow_generic_double_s_fu_263                                     |pow_generic_double_s                                     |       69|       69|  0.552 us|  0.552 us|    1|    1|      yes|
        |grp_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_292  |ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_305  |ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318  |ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |        ?|        ?|         ?|          -|          -|  1849|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 263
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 226 
225 --> 263 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%indvar15 = alloca i32 1"   --->   Operation 264 'alloca' 'indvar15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%phi_ln26 = alloca i32 1"   --->   Operation 265 'alloca' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%phi_ln27_1 = alloca i32 1"   --->   Operation 266 'alloca' 'phi_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 267 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 268 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%indvars_iv49 = alloca i32 1"   --->   Operation 269 'alloca' 'indvars_iv49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%phi_ln26_1 = alloca i32 1"   --->   Operation 270 'alloca' 'phi_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 271 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 272 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.00ns)   --->   "%centerY_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %centerY"   --->   Operation 273 'read' 'centerY_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 274 [1/1] (1.00ns)   --->   "%centerX_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %centerX"   --->   Operation 274 'read' 'centerX_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 275 [1/1] (1.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_offset"   --->   Operation 275 'read' 'output_r_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 276 [1/1] (1.00ns)   --->   "%imageRGBA_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %imageRGBA"   --->   Operation 276 'read' 'imageRGBA_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sumB_loc = alloca i64 1"   --->   Operation 277 'alloca' 'sumB_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sumG_loc = alloca i64 1"   --->   Operation 278 'alloca' 'sumG_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sumR_loc = alloca i64 1"   --->   Operation 279 'alloca' 'sumR_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [HLS_examen/sources/hls_examen.c:8]   --->   Operation 280 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty_1, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %imageRGBA, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_9, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %imageRGBA, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_9, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_9, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_9, i32 4294967295, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %centerX"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %centerX, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %centerX, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %centerY"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %centerY, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %centerY, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten23"   --->   Operation 296 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 297 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 0, i10 %y" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 297 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 298 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 15, i10 %phi_ln26_1"   --->   Operation 298 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 299 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 2047, i11 %indvars_iv49"   --->   Operation 299 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 300 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar"   --->   Operation 300 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 301 [1/1] (1.58ns)   --->   "%store_ln27 = store i10 0, i10 %x" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 301 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 15, i10 %phi_ln27_1"   --->   Operation 302 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 303 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 2047, i11 %phi_ln26"   --->   Operation 303 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar15"   --->   Operation 304 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 305 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%yy = load i10 %y" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 306 'load' 'yy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%yy_cast6 = zext i10 %yy" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 307 'zext' 'yy_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (2.55ns)   --->   "%empty = sub i32 %yy_cast6, i32 %centerY_read" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 308 'sub' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 309 [7/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 309 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 310 [6/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 310 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.44>
ST_5 : Operation 311 [5/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 311 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.44>
ST_6 : Operation 312 [4/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 312 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 313 [3/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 313 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.44>
ST_8 : Operation 314 [2/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 314 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.44>
ST_9 : Operation 315 [1/7] (6.44ns)   --->   "%x_assign = sitodp i32 %empty" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 315 'sitodp' 'x_assign' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 316 [70/70] (5.16ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 316 'call' 'tmp' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.83>
ST_11 : Operation 317 [69/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 317 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.83>
ST_12 : Operation 318 [68/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 318 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.83>
ST_13 : Operation 319 [67/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 319 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.83>
ST_14 : Operation 320 [66/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 320 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.83>
ST_15 : Operation 321 [65/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 321 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.83>
ST_16 : Operation 322 [64/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 322 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.83>
ST_17 : Operation 323 [63/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 323 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.83>
ST_18 : Operation 324 [62/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 324 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 325 [61/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 325 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.83>
ST_20 : Operation 326 [60/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 326 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.83>
ST_21 : Operation 327 [59/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 327 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.83>
ST_22 : Operation 328 [58/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 328 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.83>
ST_23 : Operation 329 [57/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 329 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.83>
ST_24 : Operation 330 [56/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 330 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.83>
ST_25 : Operation 331 [55/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 331 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.83>
ST_26 : Operation 332 [54/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 332 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.83>
ST_27 : Operation 333 [53/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 333 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 5.83>
ST_28 : Operation 334 [52/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 334 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.83>
ST_29 : Operation 335 [51/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 335 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.83>
ST_30 : Operation 336 [50/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 336 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.83>
ST_31 : Operation 337 [49/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 337 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.83>
ST_32 : Operation 338 [48/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 338 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 5.83>
ST_33 : Operation 339 [47/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 339 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 5.83>
ST_34 : Operation 340 [46/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 340 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.83>
ST_35 : Operation 341 [45/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 341 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 5.83>
ST_36 : Operation 342 [44/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 342 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 5.83>
ST_37 : Operation 343 [43/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 343 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 5.83>
ST_38 : Operation 344 [42/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 344 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 5.83>
ST_39 : Operation 345 [41/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 345 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 5.83>
ST_40 : Operation 346 [40/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 346 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 5.83>
ST_41 : Operation 347 [39/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 347 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 5.83>
ST_42 : Operation 348 [38/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 348 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 5.83>
ST_43 : Operation 349 [37/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 349 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 5.83>
ST_44 : Operation 350 [36/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 350 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 5.83>
ST_45 : Operation 351 [35/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 351 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 5.83>
ST_46 : Operation 352 [34/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 352 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 5.83>
ST_47 : Operation 353 [33/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 353 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 5.83>
ST_48 : Operation 354 [32/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 354 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 5.83>
ST_49 : Operation 355 [31/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 355 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 5.83>
ST_50 : Operation 356 [30/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 356 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 5.83>
ST_51 : Operation 357 [29/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 357 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 5.83>
ST_52 : Operation 358 [28/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 358 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 5.83>
ST_53 : Operation 359 [27/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 359 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 5.83>
ST_54 : Operation 360 [26/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 360 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 5.83>
ST_55 : Operation 361 [25/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 361 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 5.83>
ST_56 : Operation 362 [24/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 362 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 5.83>
ST_57 : Operation 363 [23/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 363 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 5.83>
ST_58 : Operation 364 [22/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 364 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 5.83>
ST_59 : Operation 365 [21/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 365 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 5.83>
ST_60 : Operation 366 [20/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 366 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 5.83>
ST_61 : Operation 367 [19/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 367 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 5.83>
ST_62 : Operation 368 [18/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 368 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 5.83>
ST_63 : Operation 369 [17/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 369 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 5.83>
ST_64 : Operation 370 [16/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 370 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 5.83>
ST_65 : Operation 371 [15/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 371 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 5.83>
ST_66 : Operation 372 [14/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 372 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 5.83>
ST_67 : Operation 373 [13/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 373 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 5.83>
ST_68 : Operation 374 [12/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 374 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 5.83>
ST_69 : Operation 375 [11/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 375 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 5.83>
ST_70 : Operation 376 [10/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 376 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 5.83>
ST_71 : Operation 377 [9/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 377 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 5.83>
ST_72 : Operation 378 [8/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 378 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 5.83>
ST_73 : Operation 379 [7/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 379 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 5.83>
ST_74 : Operation 380 [6/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 380 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 5.83>
ST_75 : Operation 381 [5/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 381 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 5.83>
ST_76 : Operation 382 [4/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 382 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 5.83>
ST_77 : Operation 383 [3/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 383 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 5.83>
ST_78 : Operation 384 [2/70] (5.83ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 384 'call' 'tmp' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 5.70>
ST_79 : Operation 385 [1/1] (0.00ns)   --->   "%indvars_iv49_load = load i11 %indvars_iv49" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 385 'load' 'indvars_iv49_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 386 [1/1] (0.00ns)   --->   "%phi_ln26_1_load = load i10 %phi_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 386 'load' 'phi_ln26_1_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 387 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i11 %indvar_flatten23" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 387 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 388 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_ugt  i10 %phi_ln26_1_load, i10 %yy" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 388 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%select_ln26 = select i1 %icmp_ln26, i10 %phi_ln26_1_load, i10 %yy" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 389 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%zext_ln26 = zext i10 %select_ln26" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 390 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 391 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln26 = sub i11 %indvars_iv49_load, i11 %zext_ln26" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 391 'sub' 'sub_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 392 [1/1] (1.73ns)   --->   "%icmp_ln26_1 = icmp_ugt  i10 %yy, i10 640" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 392 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_1)   --->   "%select_ln26_1 = select i1 %icmp_ln26_1, i10 %yy, i10 640" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 393 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_1)   --->   "%zext_ln26_1 = zext i10 %select_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 394 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 395 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln26_1 = sub i11 %indvars_iv49_load, i11 %zext_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 395 'sub' 'sub_ln26_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 396 [1/1] (1.63ns)   --->   "%icmp_ln26_2 = icmp_ugt  i11 %sub_ln26, i11 %sub_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 396 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 397 [1/1] (0.69ns)   --->   "%select_ln26_2 = select i1 %icmp_ln26_2, i11 %sub_ln26, i11 %sub_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 397 'select' 'select_ln26_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 398 [1/70] (2.96ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 398 'call' 'tmp' <Predicate = true> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 399 [1/1] (1.63ns)   --->   "%icmp_ln26_3 = icmp_eq  i11 %indvar_flatten23_load, i11 1849" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 399 'icmp' 'icmp_ln26_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 400 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %indvar_flatten23_load, i11 1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 400 'add' 'add_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_3, void %for.inc141, void %for.end143" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 401 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 402 [1/1] (0.00ns)   --->   "%indvar15_load = load i6 %indvar15" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 402 'load' 'indvar15_load' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 403 [1/1] (0.00ns)   --->   "%x_load = load i10 %x" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 403 'load' 'x_load' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 404 [1/1] (1.82ns)   --->   "%icmp_ln27_3 = icmp_eq  i6 %indvar15_load, i6 43" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 404 'icmp' 'icmp_ln27_3' <Predicate = (!icmp_ln26_3)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 405 [1/1] (0.68ns)   --->   "%select_ln63 = select i1 %icmp_ln27_3, i10 0, i10 %x_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 405 'select' 'select_ln63' <Predicate = (!icmp_ln26_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 406 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i10 %yy, i10 15" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 406 'add' 'add_ln26_1' <Predicate = (!icmp_ln26_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 407 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i10 %phi_ln26_1_load, i10 15" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 407 'add' 'add_ln26_2' <Predicate = (!icmp_ln26_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 408 [1/1] (1.73ns)   --->   "%icmp_ln26_4 = icmp_ugt  i10 %add_ln26_2, i10 %add_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 408 'icmp' 'icmp_ln26_4' <Predicate = (!icmp_ln26_3)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_2)   --->   "%select_ln26_3 = select i1 %icmp_ln26_4, i10 %add_ln26_2, i10 %add_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 409 'select' 'select_ln26_3' <Predicate = (!icmp_ln26_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_2)   --->   "%zext_ln26_2 = zext i10 %select_ln26_3" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 410 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 411 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i11 %indvars_iv49_load, i11 15" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 411 'add' 'add_ln26_3' <Predicate = (!icmp_ln26_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 412 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln26_2 = sub i11 %add_ln26_3, i11 %zext_ln26_2" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 412 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln26_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 413 [1/1] (1.73ns)   --->   "%icmp_ln26_5 = icmp_ugt  i10 %add_ln26_1, i10 640" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 413 'icmp' 'icmp_ln26_5' <Predicate = (!icmp_ln26_3)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_3)   --->   "%select_ln26_4 = select i1 %icmp_ln26_5, i10 %add_ln26_1, i10 640" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 414 'select' 'select_ln26_4' <Predicate = (!icmp_ln26_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_3)   --->   "%zext_ln26_3 = zext i10 %select_ln26_4" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 415 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 416 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln26_3 = sub i11 %add_ln26_3, i11 %zext_ln26_3" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 416 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln26_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 417 [1/1] (0.00ns)   --->   "%yy_cast6_mid1 = zext i10 %add_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 417 'zext' 'yy_cast6_mid1' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 418 [1/1] (2.55ns)   --->   "%p_mid121 = sub i32 %yy_cast6_mid1, i32 %centerY_read" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 418 'sub' 'p_mid121' <Predicate = (!icmp_ln26_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 419 [1/1] (0.68ns)   --->   "%select_ln26_6 = select i1 %icmp_ln27_3, i10 %add_ln26_1, i10 %yy" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 419 'select' 'select_ln26_6' <Predicate = (!icmp_ln26_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 420 [1/1] (0.68ns)   --->   "%select_ln26_7 = select i1 %icmp_ln27_3, i10 %add_ln26_2, i10 %phi_ln26_1_load" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 420 'select' 'select_ln26_7' <Predicate = (!icmp_ln26_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 421 [1/1] (0.69ns)   --->   "%select_ln26_8 = select i1 %icmp_ln27_3, i11 %add_ln26_3, i11 %indvars_iv49_load" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 421 'select' 'select_ln26_8' <Predicate = (!icmp_ln26_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %select_ln63" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 422 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26_3)> <Delay = 0.00>
ST_79 : Operation 423 [1/1] (2.55ns)   --->   "%sub_ln28 = sub i32 %zext_ln28_1, i32 %centerX_read" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 423 'sub' 'sub_ln28' <Predicate = (!icmp_ln26_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 424 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [HLS_examen/sources/hls_examen.c:75]   --->   Operation 424 'ret' 'ret_ln75' <Predicate = (icmp_ln26_3)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.44>
ST_80 : Operation 425 [1/1] (1.63ns)   --->   "%icmp_ln26_6 = icmp_ugt  i11 %sub_ln26_2, i11 %sub_ln26_3" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 425 'icmp' 'icmp_ln26_6' <Predicate = (icmp_ln27_3)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63)   --->   "%select_ln26_5 = select i1 %icmp_ln26_6, i11 %sub_ln26_2, i11 %sub_ln26_3" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 426 'select' 'select_ln26_5' <Predicate = (icmp_ln27_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln63)   --->   "%select_ln63_4 = select i1 %icmp_ln27_3, i11 %select_ln26_5, i11 %select_ln26_2" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 427 'select' 'select_ln63_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 428 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln63 = xor i11 %select_ln63_4, i11 2047" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 428 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 429 [7/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 429 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 430 [7/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 430 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.44>
ST_81 : Operation 431 [6/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 431 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 432 [6/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 432 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.44>
ST_82 : Operation 433 [5/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 433 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 434 [5/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 434 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.44>
ST_83 : Operation 435 [4/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 435 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 436 [4/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 436 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.44>
ST_84 : Operation 437 [3/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 437 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 438 [3/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 438 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.44>
ST_85 : Operation 439 [2/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 439 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 440 [2/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 440 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.44>
ST_86 : Operation 441 [1/7] (6.44ns)   --->   "%x_assign_mid1 = sitodp i32 %p_mid121" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 441 'sitodp' 'x_assign_mid1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 442 [1/7] (6.44ns)   --->   "%x_assign_1 = sitodp i32 %sub_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 442 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.16>
ST_87 : Operation 443 [70/70] (5.16ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 443 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 444 [70/70] (5.16ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 444 'call' 'tmp_s' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 5.83>
ST_88 : Operation 445 [69/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 445 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 446 [69/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 446 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 5.83>
ST_89 : Operation 447 [68/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 447 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 448 [68/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 448 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 5.83>
ST_90 : Operation 449 [67/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 449 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 450 [67/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 450 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 5.83>
ST_91 : Operation 451 [66/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 451 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 452 [66/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 452 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 5.83>
ST_92 : Operation 453 [65/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 453 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 454 [65/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 454 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 5.83>
ST_93 : Operation 455 [64/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 455 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 456 [64/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 456 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 5.83>
ST_94 : Operation 457 [63/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 457 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 458 [63/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 458 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 94> <Delay = 5.83>
ST_95 : Operation 459 [62/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 459 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 460 [62/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 460 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 95> <Delay = 5.83>
ST_96 : Operation 461 [61/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 461 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 462 [61/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 462 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 96> <Delay = 5.83>
ST_97 : Operation 463 [60/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 463 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 464 [60/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 464 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 97> <Delay = 5.83>
ST_98 : Operation 465 [59/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 465 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 466 [59/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 466 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 98> <Delay = 5.83>
ST_99 : Operation 467 [58/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 467 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 468 [58/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 468 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 5.83>
ST_100 : Operation 469 [57/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 469 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 470 [57/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 470 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 100> <Delay = 5.83>
ST_101 : Operation 471 [56/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 471 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 472 [56/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 472 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 101> <Delay = 5.83>
ST_102 : Operation 473 [55/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 473 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 474 [55/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 474 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 102> <Delay = 5.83>
ST_103 : Operation 475 [54/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 475 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 476 [54/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 476 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 103> <Delay = 5.83>
ST_104 : Operation 477 [53/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 477 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 478 [53/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 478 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 104> <Delay = 5.83>
ST_105 : Operation 479 [52/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 479 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 480 [52/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 480 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 105> <Delay = 5.83>
ST_106 : Operation 481 [51/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 481 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 482 [51/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 482 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 106> <Delay = 5.83>
ST_107 : Operation 483 [50/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 483 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 484 [50/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 484 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 5.83>
ST_108 : Operation 485 [49/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 485 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 486 [49/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 486 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 5.83>
ST_109 : Operation 487 [48/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 487 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 488 [48/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 488 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 5.83>
ST_110 : Operation 489 [47/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 489 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 490 [47/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 490 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 5.83>
ST_111 : Operation 491 [46/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 491 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 492 [46/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 492 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 5.83>
ST_112 : Operation 493 [45/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 493 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 494 [45/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 494 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 5.83>
ST_113 : Operation 495 [44/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 495 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 496 [44/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 496 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 5.83>
ST_114 : Operation 497 [43/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 497 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 498 [43/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 498 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 5.83>
ST_115 : Operation 499 [42/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 499 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 500 [42/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 500 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 5.83>
ST_116 : Operation 501 [41/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 501 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 502 [41/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 502 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 5.83>
ST_117 : Operation 503 [40/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 503 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 504 [40/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 504 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 5.83>
ST_118 : Operation 505 [39/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 505 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 506 [39/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 506 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 5.83>
ST_119 : Operation 507 [38/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 507 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 508 [38/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 508 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 5.83>
ST_120 : Operation 509 [37/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 509 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 510 [37/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 510 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 5.83>
ST_121 : Operation 511 [36/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 511 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 512 [36/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 512 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 5.83>
ST_122 : Operation 513 [35/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 513 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 514 [35/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 514 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 5.83>
ST_123 : Operation 515 [34/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 515 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 516 [34/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 516 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 5.83>
ST_124 : Operation 517 [33/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 517 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 518 [33/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 518 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 5.83>
ST_125 : Operation 519 [32/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 519 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 520 [32/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 520 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 5.83>
ST_126 : Operation 521 [31/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 521 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 522 [31/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 522 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 5.83>
ST_127 : Operation 523 [30/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 523 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 524 [30/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 524 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 5.83>
ST_128 : Operation 525 [29/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 525 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 526 [29/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 526 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 5.83>
ST_129 : Operation 527 [28/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 527 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 528 [28/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 528 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 5.83>
ST_130 : Operation 529 [27/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 529 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 530 [27/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 530 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 5.83>
ST_131 : Operation 531 [26/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 531 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 532 [26/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 532 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 5.83>
ST_132 : Operation 533 [25/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 533 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 534 [25/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 534 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 5.83>
ST_133 : Operation 535 [24/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 535 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 536 [24/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 536 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 133> <Delay = 5.83>
ST_134 : Operation 537 [23/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 537 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 538 [23/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 538 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 134> <Delay = 5.83>
ST_135 : Operation 539 [22/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 539 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 540 [22/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 540 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 135> <Delay = 5.83>
ST_136 : Operation 541 [21/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 541 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 542 [21/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 542 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 5.83>
ST_137 : Operation 543 [20/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 543 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 544 [20/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 544 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 5.83>
ST_138 : Operation 545 [19/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 545 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 546 [19/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 546 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 138> <Delay = 5.83>
ST_139 : Operation 547 [18/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 547 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 548 [18/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 548 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 139> <Delay = 5.83>
ST_140 : Operation 549 [17/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 549 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 550 [17/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 550 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 5.83>
ST_141 : Operation 551 [16/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 551 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 552 [16/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 552 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 5.83>
ST_142 : Operation 553 [15/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 553 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 554 [15/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 554 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 142> <Delay = 5.83>
ST_143 : Operation 555 [14/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 555 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 556 [14/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 556 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 143> <Delay = 5.83>
ST_144 : Operation 557 [13/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 557 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 558 [13/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 558 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 144> <Delay = 5.83>
ST_145 : Operation 559 [12/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 559 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 560 [12/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 560 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 5.83>
ST_146 : Operation 561 [11/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 561 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 562 [11/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 562 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 5.83>
ST_147 : Operation 563 [10/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 563 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 564 [10/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 564 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 5.83>
ST_148 : Operation 565 [9/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 565 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 566 [9/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 566 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 5.83>
ST_149 : Operation 567 [8/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 567 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 568 [8/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 568 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 5.83>
ST_150 : Operation 569 [7/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 569 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 570 [7/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 570 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 5.83>
ST_151 : Operation 571 [6/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 571 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 572 [6/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 572 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 5.83>
ST_152 : Operation 573 [5/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 573 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 574 [5/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 574 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 5.83>
ST_153 : Operation 575 [4/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 575 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 576 [4/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 576 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 5.83>
ST_154 : Operation 577 [3/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 577 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 578 [3/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 578 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 154> <Delay = 5.83>
ST_155 : Operation 579 [2/70] (5.83ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 579 'call' 'tmp_mid1' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 580 [2/70] (5.83ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 580 'call' 'tmp_s' <Predicate = true> <Delay = 5.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 155> <Delay = 4.44>
ST_156 : Operation 581 [1/70] (2.96ns)   --->   "%tmp_mid1 = call i64 @pow_generic<double>, i64 %x_assign_mid1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 581 'call' 'tmp_mid1' <Predicate = true> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 582 [1/1] (1.48ns)   --->   "%select_ln63_6 = select i1 %icmp_ln27_3, i64 %tmp_mid1, i64 %tmp" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 582 'select' 'select_ln63_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 583 [1/70] (2.96ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %x_assign_1, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->HLS_examen/sources/hls_examen.c:28]   --->   Operation 583 'call' 'tmp_s' <Predicate = true> <Delay = 2.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 156> <Delay = 5.76>
ST_157 : Operation 584 [8/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 584 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 5.76>
ST_158 : Operation 585 [7/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 585 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.76>
ST_159 : Operation 586 [6/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 586 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.76>
ST_160 : Operation 587 [5/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 587 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.76>
ST_161 : Operation 588 [4/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 588 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.76>
ST_162 : Operation 589 [3/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 589 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 5.76>
ST_163 : Operation 590 [2/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 590 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.76>
ST_164 : Operation 591 [1/8] (5.76ns)   --->   "%add = dadd i64 %tmp_s, i64 %select_ln63_6" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 591 'dadd' 'add' <Predicate = true> <Delay = 5.76> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.17>
ST_165 : Operation 592 [57/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 592 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.17>
ST_166 : Operation 593 [56/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 593 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.17>
ST_167 : Operation 594 [55/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 594 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.17>
ST_168 : Operation 595 [54/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 595 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.17>
ST_169 : Operation 596 [53/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 596 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.17>
ST_170 : Operation 597 [52/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 597 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.17>
ST_171 : Operation 598 [51/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 598 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.17>
ST_172 : Operation 599 [50/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 599 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.17>
ST_173 : Operation 600 [49/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 600 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.17>
ST_174 : Operation 601 [48/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 601 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.17>
ST_175 : Operation 602 [47/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 602 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.17>
ST_176 : Operation 603 [46/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 603 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.17>
ST_177 : Operation 604 [45/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 604 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.17>
ST_178 : Operation 605 [44/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 605 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.17>
ST_179 : Operation 606 [43/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 606 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.17>
ST_180 : Operation 607 [42/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 607 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.17>
ST_181 : Operation 608 [41/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 608 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.17>
ST_182 : Operation 609 [40/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 609 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.17>
ST_183 : Operation 610 [39/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 610 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.17>
ST_184 : Operation 611 [38/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 611 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.17>
ST_185 : Operation 612 [37/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 612 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.17>
ST_186 : Operation 613 [36/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 613 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.17>
ST_187 : Operation 614 [35/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 614 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 188 <SV = 187> <Delay = 5.17>
ST_188 : Operation 615 [34/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 615 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 188> <Delay = 5.17>
ST_189 : Operation 616 [33/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 616 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 190 <SV = 189> <Delay = 5.17>
ST_190 : Operation 617 [32/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 617 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 191 <SV = 190> <Delay = 5.17>
ST_191 : Operation 618 [31/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 618 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 192 <SV = 191> <Delay = 5.17>
ST_192 : Operation 619 [30/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 619 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 193 <SV = 192> <Delay = 5.17>
ST_193 : Operation 620 [29/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 620 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.17>
ST_194 : Operation 621 [28/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 621 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.17>
ST_195 : Operation 622 [27/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 622 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.17>
ST_196 : Operation 623 [26/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 623 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.17>
ST_197 : Operation 624 [25/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 624 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.17>
ST_198 : Operation 625 [24/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 625 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.17>
ST_199 : Operation 626 [23/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 626 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.17>
ST_200 : Operation 627 [22/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 627 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 200> <Delay = 5.17>
ST_201 : Operation 628 [21/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 628 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 201> <Delay = 5.17>
ST_202 : Operation 629 [20/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 629 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 202> <Delay = 5.17>
ST_203 : Operation 630 [19/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 630 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 203> <Delay = 5.17>
ST_204 : Operation 631 [18/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 631 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 204> <Delay = 5.17>
ST_205 : Operation 632 [17/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 632 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 206 <SV = 205> <Delay = 5.17>
ST_206 : Operation 633 [16/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 633 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.17>
ST_207 : Operation 634 [15/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 634 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 207> <Delay = 5.17>
ST_208 : Operation 635 [14/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 635 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.17>
ST_209 : Operation 636 [13/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 636 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.17>
ST_210 : Operation 637 [12/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 637 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 211 <SV = 210> <Delay = 5.17>
ST_211 : Operation 638 [11/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 638 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.17>
ST_212 : Operation 639 [10/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 639 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 213 <SV = 212> <Delay = 5.17>
ST_213 : Operation 640 [9/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 640 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.17>
ST_214 : Operation 641 [8/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 641 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 215 <SV = 214> <Delay = 5.17>
ST_215 : Operation 642 [7/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 642 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.17>
ST_216 : Operation 643 [6/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 643 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.17>
ST_217 : Operation 644 [5/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 644 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 218 <SV = 217> <Delay = 5.17>
ST_218 : Operation 645 [4/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 645 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 219 <SV = 218> <Delay = 5.17>
ST_219 : Operation 646 [3/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 646 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 220 <SV = 219> <Delay = 5.17>
ST_220 : Operation 647 [1/1] (0.00ns)   --->   "%phi_ln27_1_load = load i10 %phi_ln27_1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 647 'load' 'phi_ln27_1_load' <Predicate = (!icmp_ln27_3)> <Delay = 0.00>
ST_220 : Operation 648 [1/1] (0.00ns)   --->   "%indvar_load = load i6 %indvar" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 648 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 649 [1/1] (0.68ns)   --->   "%select_ln63_1 = select i1 %icmp_ln27_3, i10 15, i10 %phi_ln27_1_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 649 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 650 [1/1] (1.18ns)   --->   "%select_ln63_3 = select i1 %icmp_ln27_3, i6 0, i6 %indvar15_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 650 'select' 'select_ln63_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 651 [1/1] (1.82ns)   --->   "%add_ln26_4 = add i6 %indvar_load, i6 1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 651 'add' 'add_ln26_4' <Predicate = (icmp_ln27_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 652 [1/1] (1.18ns)   --->   "%select_ln63_5 = select i1 %icmp_ln27_3, i6 %add_ln26_4, i6 %indvar_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 652 'select' 'select_ln63_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %select_ln63_3" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 653 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 654 [1/1] (1.73ns)   --->   "%icmp_ln27 = icmp_ugt  i10 %select_ln63_1, i10 %select_ln63" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 654 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 655 [1/1] (1.73ns)   --->   "%icmp_ln27_1 = icmp_ugt  i10 %select_ln63, i10 640" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 655 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 656 [3/3] (1.05ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i12 %zext_ln27, i12 45" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 656 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 657 [2/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 657 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 221 <SV = 220> <Delay = 5.58>
ST_221 : Operation 658 [1/1] (0.00ns)   --->   "%phi_ln26_load = load i11 %phi_ln26" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 658 'load' 'phi_ln26_load' <Predicate = (!icmp_ln27_3)> <Delay = 0.00>
ST_221 : Operation 659 [1/1] (0.69ns)   --->   "%select_ln63_2 = select i1 %icmp_ln27_3, i11 2047, i11 %phi_ln26_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 659 'select' 'select_ln63_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %select_ln63_5" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 660 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 661 [1/1] (5.58ns)   --->   "%mul_ln63 = mul i21 %zext_ln63, i21 28800" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 661 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27)   --->   "%select_ln27 = select i1 %icmp_ln27, i10 %select_ln63_1, i10 %select_ln63" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 662 'select' 'select_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27)   --->   "%zext_ln27_1 = zext i10 %select_ln27" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 663 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 664 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln27 = sub i11 %select_ln63_2, i11 %zext_ln27_1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 664 'sub' 'sub_ln27' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_1)   --->   "%select_ln27_1 = select i1 %icmp_ln27_1, i10 %select_ln63, i10 640" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 665 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_1)   --->   "%zext_ln27_2 = zext i10 %select_ln27_1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 666 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 667 [1/1] (1.63ns) (out node of the LUT)   --->   "%sub_ln27_1 = sub i11 %select_ln63_2, i11 %zext_ln27_2" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 667 'sub' 'sub_ln27_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 668 [1/1] (1.63ns)   --->   "%icmp_ln27_2 = icmp_ugt  i11 %sub_ln27, i11 %sub_ln27_1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 668 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln27)   --->   "%select_ln27_2 = select i1 %icmp_ln27_2, i11 %sub_ln27, i11 %sub_ln27_1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 669 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 670 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln27 = xor i11 %select_ln27_2, i11 2047" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 670 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 671 [2/3] (1.05ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i12 %zext_ln27, i12 45" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 671 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 672 [1/57] (5.17ns)   --->   "%dc = dsqrt i64 @llvm.sqrt.f64, i64 %add" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 672 'dsqrt' 'dc' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 221> <Delay = 3.94>
ST_222 : Operation 673 [1/3] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i12 %zext_ln27, i12 45" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 673 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 674 [1/1] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%zext_ln28 = zext i12 %mul_ln28" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 674 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 675 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i21 %zext_ln28, i21 %mul_ln63" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 675 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 676 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 676 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 677 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 677 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 678 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 679 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 680 [1/1] (1.63ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 680 'add' 'add_ln486' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 681 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 682 [1/1] (1.63ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 682 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 683 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 684 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp_29, i12 %sext_ln18, i12 %add_ln486" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 684 'select' 'select_ln18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i11 %xor_ln63" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 685 'sext' 'sext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i64 %sext_ln31_2" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 686 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln31_3 = sext i11 %xor_ln27" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 687 'sext' 'sext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i64 %sext_ln31_3" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 688 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 689 [3/3] (3.94ns)   --->   "%mul_ln31 = mul i128 %zext_ln31, i128 %zext_ln31_1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 689 'mul' 'mul_ln31' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 5.31>
ST_223 : Operation 690 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i21 %zext_ln28, i21 %mul_ln63" [HLS_examen/sources/hls_examen.c:28]   --->   Operation 690 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 691 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 691 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 692 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 693 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 694 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 695 [1/1] (4.61ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 695 'lshr' 'lshr_ln18' <Predicate = (tmp_29)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 696 [1/1] (4.61ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 696 'shl' 'shl_ln18' <Predicate = (!tmp_29)> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 697 'partselect' 'tmp_24' <Predicate = (tmp_29)> <Delay = 0.00>
ST_223 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 698 'partselect' 'tmp_25' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_223 : Operation 699 [1/1] (0.69ns)   --->   "%val = select i1 %tmp_29, i32 %tmp_24, i32 %tmp_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 699 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 700 [2/3] (3.94ns)   --->   "%mul_ln31 = mul i128 %zext_ln31, i128 %zext_ln31_1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 700 'mul' 'mul_ln31' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 5.63>
ST_224 : Operation 701 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"   --->   Operation 701 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 702 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1849, i64 1849, i64 1849"   --->   Operation 702 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i11 %xor_ln63" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 703 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i11 %xor_ln27" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 704 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 705 [1/1] (5.63ns)   --->   "%count = mul i22 %sext_ln63, i22 %sext_ln31" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 705 'mul' 'count' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i22 %count" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 706 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 707 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 708 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 708 'sub' 'result_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->HLS_examen/sources/hls_examen.c:28]   --->   Operation 709 'select' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 710 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln30 = icmp_slt  i32 %result, i32 120" [HLS_examen/sources/hls_examen.c:30]   --->   Operation 710 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 711 [1/1] (1.73ns)   --->   "%add_ln27 = add i10 %select_ln63, i10 15" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 711 'add' 'add_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 712 [1/3] (3.94ns)   --->   "%mul_ln31 = mul i128 %zext_ln31, i128 %zext_ln31_1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 712 'mul' 'mul_ln31' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.cond102.preheader, void %for.cond17.preheader" [HLS_examen/sources/hls_examen.c:30]   --->   Operation 713 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 714 [2/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8, i8 %output_r, i8 %input_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %output_r_offset_read, i64 %imageRGBA_read" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 714 'call' 'call_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_224 : Operation 715 [2/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4, i8 %input_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %imageRGBA_read, i32 %sumR_loc, i32 %sumG_loc, i32 %sumB_loc" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 715 'call' 'call_ln31' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 224> <Delay = 0.00>
ST_225 : Operation 716 [1/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8, i8 %output_r, i8 %input_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %output_r_offset_read, i64 %imageRGBA_read" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 716 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_225 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc138"   --->   Operation 717 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 226 <SV = 224> <Delay = 0.00>
ST_226 : Operation 718 [1/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4, i8 %input_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %imageRGBA_read, i32 %sumR_loc, i32 %sumG_loc, i32 %sumB_loc" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 718 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 225> <Delay = 4.13>
ST_227 : Operation 719 [1/1] (0.00ns)   --->   "%sumR_loc_load = load i32 %sumR_loc"   --->   Operation 719 'load' 'sumR_loc_load' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 720 [1/1] (0.00ns)   --->   "%sumG_loc_load = load i32 %sumG_loc"   --->   Operation 720 'load' 'sumG_loc_load' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 721 [1/1] (0.00ns)   --->   "%sumB_loc_load = load i32 %sumB_loc"   --->   Operation 721 'load' 'sumB_loc_load' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 722 [36/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 722 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 723 [36/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 723 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 724 [36/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 724 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 226> <Delay = 4.13>
ST_228 : Operation 725 [35/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 725 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 726 [35/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 726 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 727 [35/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 727 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 227> <Delay = 4.13>
ST_229 : Operation 728 [34/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 728 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 729 [34/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 729 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 730 [34/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 730 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 228> <Delay = 4.13>
ST_230 : Operation 731 [33/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 731 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 732 [33/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 732 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 733 [33/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 733 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 229> <Delay = 4.13>
ST_231 : Operation 734 [32/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 734 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 735 [32/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 735 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 736 [32/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 736 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 230> <Delay = 4.13>
ST_232 : Operation 737 [31/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 737 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 738 [31/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 738 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 739 [31/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 739 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 231> <Delay = 4.13>
ST_233 : Operation 740 [30/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 740 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 741 [30/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 741 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 742 [30/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 742 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 232> <Delay = 4.13>
ST_234 : Operation 743 [29/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 743 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 744 [29/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 744 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 745 [29/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 745 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 233> <Delay = 4.13>
ST_235 : Operation 746 [28/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 746 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 747 [28/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 747 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 748 [28/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 748 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 234> <Delay = 4.13>
ST_236 : Operation 749 [27/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 749 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 750 [27/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 750 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 751 [27/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 751 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 235> <Delay = 4.13>
ST_237 : Operation 752 [26/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 752 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 753 [26/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 753 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 754 [26/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 754 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 236> <Delay = 4.13>
ST_238 : Operation 755 [25/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 755 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 756 [25/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 756 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 757 [25/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 757 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 237> <Delay = 4.13>
ST_239 : Operation 758 [24/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 758 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 759 [24/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 759 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 760 [24/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 760 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 238> <Delay = 4.13>
ST_240 : Operation 761 [23/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 761 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 762 [23/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 762 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 763 [23/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 763 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 239> <Delay = 4.13>
ST_241 : Operation 764 [22/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 764 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 765 [22/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 765 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 766 [22/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 766 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 240> <Delay = 4.13>
ST_242 : Operation 767 [21/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 767 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 768 [21/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 768 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 769 [21/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 769 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 241> <Delay = 4.13>
ST_243 : Operation 770 [20/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 770 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 771 [20/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 771 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 772 [20/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 772 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 242> <Delay = 4.13>
ST_244 : Operation 773 [19/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 773 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 774 [19/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 774 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 775 [19/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 775 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 243> <Delay = 4.13>
ST_245 : Operation 776 [18/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 776 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 777 [18/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 777 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 778 [18/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 778 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 244> <Delay = 4.13>
ST_246 : Operation 779 [17/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 779 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 780 [17/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 780 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 781 [17/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 781 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 245> <Delay = 4.13>
ST_247 : Operation 782 [16/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 782 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 783 [16/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 783 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 784 [16/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 784 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 246> <Delay = 4.13>
ST_248 : Operation 785 [15/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 785 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 786 [15/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 786 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 787 [15/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 787 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 247> <Delay = 4.13>
ST_249 : Operation 788 [14/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 788 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 789 [14/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 789 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 790 [14/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 790 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 248> <Delay = 4.13>
ST_250 : Operation 791 [13/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 791 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 792 [13/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 792 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 793 [13/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 793 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 249> <Delay = 4.13>
ST_251 : Operation 794 [12/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 794 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 795 [12/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 795 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 796 [12/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 796 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 250> <Delay = 4.13>
ST_252 : Operation 797 [11/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 797 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 798 [11/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 798 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 799 [11/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 799 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 251> <Delay = 4.13>
ST_253 : Operation 800 [10/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 800 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 801 [10/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 801 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 802 [10/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 802 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 252> <Delay = 4.13>
ST_254 : Operation 803 [9/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 803 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 804 [9/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 804 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 805 [9/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 805 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 253> <Delay = 4.13>
ST_255 : Operation 806 [8/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 806 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 807 [8/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 807 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 808 [8/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 808 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 254> <Delay = 4.13>
ST_256 : Operation 809 [7/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 809 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 810 [7/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 810 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 811 [7/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 811 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 255> <Delay = 4.13>
ST_257 : Operation 812 [6/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 812 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 813 [6/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 813 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 814 [6/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 814 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 256> <Delay = 4.13>
ST_258 : Operation 815 [5/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 815 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 816 [5/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 816 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 817 [5/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 817 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 257> <Delay = 4.13>
ST_259 : Operation 818 [4/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 818 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 819 [4/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 819 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 820 [4/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 820 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 258> <Delay = 4.13>
ST_260 : Operation 821 [3/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 821 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 822 [3/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 822 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 823 [3/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 823 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 259> <Delay = 4.13>
ST_261 : Operation 824 [2/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 824 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 825 [2/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 825 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 826 [2/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 826 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 260> <Delay = 4.13>
ST_262 : Operation 827 [1/36] (4.13ns)   --->   "%sdiv_ln46 = sdiv i32 %sumR_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 827 'sdiv' 'sdiv_ln46' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 828 [1/1] (0.00ns)   --->   "%avgR = trunc i8 %sdiv_ln46" [HLS_examen/sources/hls_examen.c:46]   --->   Operation 828 'trunc' 'avgR' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 829 [1/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %sumG_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 829 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 830 [1/1] (0.00ns)   --->   "%avgG = trunc i8 %sdiv_ln47" [HLS_examen/sources/hls_examen.c:47]   --->   Operation 830 'trunc' 'avgG' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 831 [1/36] (4.13ns)   --->   "%sdiv_ln48 = sdiv i32 %sumB_loc_load, i32 %sext_ln31_1" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 831 'sdiv' 'sdiv_ln48' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 832 [1/1] (0.00ns)   --->   "%avgB = trunc i8 %sdiv_ln48" [HLS_examen/sources/hls_examen.c:48]   --->   Operation 832 'trunc' 'avgB' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 833 [2/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, i8 %output_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %output_r_offset_read, i8 %avgR, i8 %avgG, i8 %avgB" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 833 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 261> <Delay = 3.41>
ST_263 : Operation 834 [1/2] (0.00ns)   --->   "%call_ln31 = call void @ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6, i8 %output_r, i128 %mul_ln31, i11 %xor_ln27, i21 %add_ln28, i64 %output_r_offset_read, i8 %avgR, i8 %avgG, i8 %avgB" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 834 'call' 'call_ln31' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_263 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc138"   --->   Operation 835 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_263 : Operation 836 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i6 %select_ln63_3, i6 1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 836 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 837 [1/1] (1.63ns)   --->   "%add_ln27_2 = add i11 %select_ln63_2, i11 15" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 837 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 838 [1/1] (1.73ns)   --->   "%add_ln27_3 = add i10 %select_ln63_1, i10 15" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 838 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 839 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 %add_ln26, i11 %indvar_flatten23" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 839 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 840 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 %select_ln26_6, i10 %y" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 840 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 841 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 %select_ln26_7, i10 %phi_ln26_1" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 841 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 842 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 %select_ln26_8, i11 %indvars_iv49" [HLS_examen/sources/hls_examen.c:26]   --->   Operation 842 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 843 [1/1] (1.58ns)   --->   "%store_ln63 = store i6 %select_ln63_5, i6 %indvar" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 843 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 844 [1/1] (1.58ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %x" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 844 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 845 [1/1] (1.58ns)   --->   "%store_ln27 = store i10 %add_ln27_3, i10 %phi_ln27_1" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 845 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 846 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 %add_ln27_2, i11 %phi_ln26" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 846 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 847 [1/1] (1.58ns)   --->   "%store_ln27 = store i6 %add_ln27_1, i6 %indvar15" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 847 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body4" [HLS_examen/sources/hls_examen.c:27]   --->   Operation 848 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ imageRGBA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ centerX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ centerY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar15              (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
phi_ln26              (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
phi_ln27_1            (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x                     (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar                (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv49          (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
phi_ln26_1            (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
y                     (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten23      (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
centerY_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
centerX_read          (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_r_offset_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
imageRGBA_read        (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sumB_loc              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sumG_loc              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sumR_loc              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln8     (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln26               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
yy                    (load             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
yy_cast6              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (sub              ) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign              (sitodp           ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv49_load     (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln26_1_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten23_load (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln26              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_1           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln26_1            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_2           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_2         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_3           (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln26              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln26               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar15_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000]
x_load                (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27_3           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
select_ln63           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
add_ln26_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_4           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_3         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26_3            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln26_2            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_5           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_4         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_3           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln26_3            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
yy_cast6_mid1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid121              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_6         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln26_7         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln26_8         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln28_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln28              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln75              (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26_6           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln26_5         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63_4         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln63              (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
x_assign_mid1         (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1            (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_mid1              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63_6         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                   (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
phi_ln27_1_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111]
select_ln63_3         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111]
add_ln26_4            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63_5         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111]
zext_ln27             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
icmp_ln27             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
icmp_ln27_1           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
phi_ln26_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln63_2         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111]
zext_ln63             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63              (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
select_ln27           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln27              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln27_1            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27_2           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27_2         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27              (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111]
dc                    (dsqrt            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
mul_ln28              (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
data                  (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
xs_exp                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln505           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln486             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29                (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
sub_ln18              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
sext_ln31_2           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
sext_ln31_3           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
add_ln28              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111]
mantissa              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln18             (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18              (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln63             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln31             (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln31_1           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
xs_sign               (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_2              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln30             (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln27              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111]
mul_ln31              (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111]
br_ln30               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln31             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln31             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sumR_loc_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110]
sumG_loc_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110]
sumB_loc_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110]
sdiv_ln46             (sdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avgR                  (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001]
sdiv_ln47             (sdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avgG                  (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001]
sdiv_ln48             (sdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
avgB                  (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001]
call_ln31             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27_3            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln26            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imageRGBA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageRGBA"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="centerX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centerX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="centerY">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centerY"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="indvar15_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar15/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="phi_ln26_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln26/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_ln27_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln27_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvars_iv49_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv49/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="phi_ln26_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln26_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten23_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sumB_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumB_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sumG_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumG_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sumR_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumR_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="centerY_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="centerY_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="centerX_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="78"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="centerX_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_r_offset_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="223"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_offset_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="imageRGBA_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="223"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageRGBA_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_pow_generic_double_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="109" slack="0"/>
<pin id="239" dir="0" index="4" bw="105" slack="0"/>
<pin id="240" dir="0" index="5" bw="102" slack="0"/>
<pin id="241" dir="0" index="6" bw="97" slack="0"/>
<pin id="242" dir="0" index="7" bw="92" slack="0"/>
<pin id="243" dir="0" index="8" bw="87" slack="0"/>
<pin id="244" dir="0" index="9" bw="82" slack="0"/>
<pin id="245" dir="0" index="10" bw="77" slack="0"/>
<pin id="246" dir="0" index="11" bw="58" slack="0"/>
<pin id="247" dir="0" index="12" bw="26" slack="0"/>
<pin id="248" dir="0" index="13" bw="42" slack="0"/>
<pin id="249" dir="1" index="14" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/10 tmp_mid1/87 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_pow_generic_double_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="1"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="109" slack="0"/>
<pin id="268" dir="0" index="4" bw="105" slack="0"/>
<pin id="269" dir="0" index="5" bw="102" slack="0"/>
<pin id="270" dir="0" index="6" bw="97" slack="0"/>
<pin id="271" dir="0" index="7" bw="92" slack="0"/>
<pin id="272" dir="0" index="8" bw="87" slack="0"/>
<pin id="273" dir="0" index="9" bw="82" slack="0"/>
<pin id="274" dir="0" index="10" bw="77" slack="0"/>
<pin id="275" dir="0" index="11" bw="58" slack="0"/>
<pin id="276" dir="0" index="12" bw="26" slack="0"/>
<pin id="277" dir="0" index="13" bw="42" slack="0"/>
<pin id="278" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/87 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="128" slack="0"/>
<pin id="297" dir="0" index="4" bw="11" slack="3"/>
<pin id="298" dir="0" index="5" bw="21" slack="1"/>
<pin id="299" dir="0" index="6" bw="64" slack="223"/>
<pin id="300" dir="0" index="7" bw="64" slack="223"/>
<pin id="301" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/224 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="128" slack="0"/>
<pin id="309" dir="0" index="3" bw="11" slack="3"/>
<pin id="310" dir="0" index="4" bw="21" slack="1"/>
<pin id="311" dir="0" index="5" bw="64" slack="223"/>
<pin id="312" dir="0" index="6" bw="32" slack="223"/>
<pin id="313" dir="0" index="7" bw="32" slack="223"/>
<pin id="314" dir="0" index="8" bw="32" slack="223"/>
<pin id="315" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/224 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="128" slack="37"/>
<pin id="322" dir="0" index="3" bw="11" slack="40"/>
<pin id="323" dir="0" index="4" bw="21" slack="38"/>
<pin id="324" dir="0" index="5" bw="64" slack="260"/>
<pin id="325" dir="0" index="6" bw="8" slack="0"/>
<pin id="326" dir="0" index="7" bw="8" slack="0"/>
<pin id="327" dir="0" index="8" bw="8" slack="0"/>
<pin id="328" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/262 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="0" index="1" bw="64" slack="1"/>
<pin id="334" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/157 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign/3 x_assign_mid1/80 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign_1/80 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="dc/165 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/222 "/>
</bind>
</comp>

<comp id="352" class="1005" name="reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_mid1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln0_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln26_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln0_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln0_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln27_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln0_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln0_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="11" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln0_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="yy_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yy/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="yy_cast6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="yy_cast6/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="empty_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="indvars_iv49_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="78"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv49_load/79 "/>
</bind>
</comp>

<comp id="417" class="1004" name="phi_ln26_1_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="78"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln26_1_load/79 "/>
</bind>
</comp>

<comp id="420" class="1004" name="indvar_flatten23_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="78"/>
<pin id="422" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/79 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln26_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/79 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln26_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/79 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln26_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/79 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln26_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/79 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln26_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="10" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/79 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln26_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="10" slack="0"/>
<pin id="454" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/79 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln26_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/79 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln26_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/79 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln26_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="11" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_2/79 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln26_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="0" index="2" bw="11" slack="0"/>
<pin id="477" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/79 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln26_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_3/79 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln26_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="11" slack="183"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/79 "/>
</bind>
</comp>

<comp id="493" class="1004" name="indvar15_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="78"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar15_load/79 "/>
</bind>
</comp>

<comp id="496" class="1004" name="x_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="78"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/79 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln27_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/79 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln63_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="10" slack="0"/>
<pin id="509" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/79 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln26_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/79 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln26_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/79 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln26_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="10" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_4/79 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln26_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/79 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln26_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/79 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln26_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/79 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sub_ln26_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/79 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln26_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_5/79 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln26_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="0" index="2" bw="10" slack="0"/>
<pin id="564" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_4/79 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln26_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="0"/>
<pin id="570" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/79 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sub_ln26_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/79 "/>
</bind>
</comp>

<comp id="578" class="1004" name="yy_cast6_mid1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="yy_cast6_mid1/79 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_mid121_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="78"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid121/79 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln26_6_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="10" slack="0"/>
<pin id="590" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="591" dir="1" index="3" bw="10" slack="183"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_6/79 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln26_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="10" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="183"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_7/79 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln26_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="0" index="2" bw="11" slack="0"/>
<pin id="606" dir="1" index="3" bw="11" slack="183"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_8/79 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln28_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/79 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sub_ln28_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="78"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/79 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln26_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="1"/>
<pin id="621" dir="0" index="1" bw="11" slack="1"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_6/80 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln26_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="1"/>
<pin id="626" dir="0" index="2" bw="11" slack="1"/>
<pin id="627" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_5/80 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln63_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="0" index="2" bw="11" slack="1"/>
<pin id="633" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_4/80 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln63_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="142"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/80 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln63_6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="77"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="64" slack="77"/>
<pin id="645" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_6/156 "/>
</bind>
</comp>

<comp id="647" class="1004" name="phi_ln27_1_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="219"/>
<pin id="649" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln27_1_load/220 "/>
</bind>
</comp>

<comp id="650" class="1004" name="indvar_load_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="219"/>
<pin id="652" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/220 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln63_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="141"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="0" index="2" bw="10" slack="0"/>
<pin id="657" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/220 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln63_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="141"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="664" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_3/220 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln26_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/220 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln63_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="141"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_5/220 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln27_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/220 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln27_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="0" index="1" bw="10" slack="141"/>
<pin id="686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/220 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln27_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="141"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/220 "/>
</bind>
</comp>

<comp id="693" class="1004" name="phi_ln26_load_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="220"/>
<pin id="695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln26_load/221 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln63_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="142"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="11" slack="0"/>
<pin id="700" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_2/221 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln63_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="1"/>
<pin id="705" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/221 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mul_ln63_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="0"/>
<pin id="709" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/221 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln27_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="10" slack="1"/>
<pin id="715" dir="0" index="2" bw="10" slack="142"/>
<pin id="716" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/221 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln27_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/221 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sub_ln27_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="0" index="1" bw="10" slack="0"/>
<pin id="724" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/221 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln27_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="0" index="1" bw="10" slack="142"/>
<pin id="730" dir="0" index="2" bw="10" slack="0"/>
<pin id="731" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/221 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln27_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/221 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sub_ln27_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="0" index="1" bw="10" slack="0"/>
<pin id="740" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27_1/221 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln27_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="11" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/221 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln27_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="11" slack="0"/>
<pin id="752" dir="0" index="2" bw="11" slack="0"/>
<pin id="753" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/221 "/>
</bind>
</comp>

<comp id="757" class="1004" name="xor_ln27_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/221 "/>
</bind>
</comp>

<comp id="763" class="1004" name="data_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/222 "/>
</bind>
</comp>

<comp id="766" class="1004" name="xs_exp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="64" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/222 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln505_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/222 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln486_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/222 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln486_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="11" slack="0"/>
<pin id="786" dir="0" index="1" bw="11" slack="0"/>
<pin id="787" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/222 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_29_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="12" slack="0"/>
<pin id="793" dir="0" index="2" bw="5" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/222 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sub_ln18_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="11" slack="0"/>
<pin id="801" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/222 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln18_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="0"/>
<pin id="806" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/222 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln18_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="11" slack="0"/>
<pin id="811" dir="0" index="2" bw="12" slack="0"/>
<pin id="812" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/222 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln31_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="142"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2/222 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln31_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="11" slack="0"/>
<pin id="821" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/222 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln31_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_3/222 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln31_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="11" slack="0"/>
<pin id="829" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/222 "/>
</bind>
</comp>

<comp id="832" class="1004" name="mantissa_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="54" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="52" slack="1"/>
<pin id="836" dir="0" index="3" bw="1" slack="0"/>
<pin id="837" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/223 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln15_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="54" slack="0"/>
<pin id="843" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/223 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln18_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/223 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln18_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="0"/>
<pin id="850" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/223 "/>
</bind>
</comp>

<comp id="852" class="1004" name="lshr_ln18_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="54" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/223 "/>
</bind>
</comp>

<comp id="858" class="1004" name="shl_ln18_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="54" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/223 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_24_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="137" slack="0"/>
<pin id="867" dir="0" index="2" bw="7" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/223 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_25_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="137" slack="0"/>
<pin id="877" dir="0" index="2" bw="7" slack="0"/>
<pin id="878" dir="0" index="3" bw="8" slack="0"/>
<pin id="879" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/223 "/>
</bind>
</comp>

<comp id="884" class="1004" name="val_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="0" index="2" bw="32" slack="0"/>
<pin id="888" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/223 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sext_ln63_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="144"/>
<pin id="893" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/224 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln31_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="3"/>
<pin id="896" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/224 "/>
</bind>
</comp>

<comp id="897" class="1004" name="count_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="0" index="1" bw="11" slack="0"/>
<pin id="900" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="count/224 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln31_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="22" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/224 "/>
</bind>
</comp>

<comp id="907" class="1004" name="xs_sign_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="64" slack="2"/>
<pin id="910" dir="0" index="2" bw="7" slack="0"/>
<pin id="911" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/224 "/>
</bind>
</comp>

<comp id="914" class="1004" name="result_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="1"/>
<pin id="917" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/224 "/>
</bind>
</comp>

<comp id="919" class="1004" name="result_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="32" slack="1"/>
<pin id="923" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/224 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln30_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/224 "/>
</bind>
</comp>

<comp id="932" class="1004" name="add_ln27_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="145"/>
<pin id="934" dir="0" index="1" bw="5" slack="0"/>
<pin id="935" dir="1" index="2" bw="10" slack="38"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/224 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sumR_loc_load_load_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="225"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumR_loc_load/227 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sumG_loc_load_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="225"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumG_loc_load/227 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sumB_loc_load_load_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="225"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumB_loc_load/227 "/>
</bind>
</comp>

<comp id="946" class="1004" name="grp_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="22" slack="2"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln46/227 "/>
</bind>
</comp>

<comp id="951" class="1004" name="grp_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="22" slack="2"/>
<pin id="954" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln47/227 "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="22" slack="2"/>
<pin id="959" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln48/227 "/>
</bind>
</comp>

<comp id="961" class="1004" name="avgR_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avgR/262 "/>
</bind>
</comp>

<comp id="966" class="1004" name="avgG_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avgG/262 "/>
</bind>
</comp>

<comp id="971" class="1004" name="avgB_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avgB/262 "/>
</bind>
</comp>

<comp id="976" class="1004" name="add_ln27_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="42"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/263 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln27_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="41"/>
<pin id="983" dir="0" index="1" bw="5" slack="0"/>
<pin id="984" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/263 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln27_3_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="42"/>
<pin id="988" dir="0" index="1" bw="5" slack="0"/>
<pin id="989" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/263 "/>
</bind>
</comp>

<comp id="991" class="1004" name="store_ln26_store_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="183"/>
<pin id="993" dir="0" index="1" bw="11" slack="261"/>
<pin id="994" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/263 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln26_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="183"/>
<pin id="997" dir="0" index="1" bw="10" slack="261"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/263 "/>
</bind>
</comp>

<comp id="999" class="1004" name="store_ln26_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="183"/>
<pin id="1001" dir="0" index="1" bw="10" slack="261"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/263 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln26_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="183"/>
<pin id="1005" dir="0" index="1" bw="11" slack="261"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/263 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="store_ln63_store_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="6" slack="42"/>
<pin id="1009" dir="0" index="1" bw="6" slack="261"/>
<pin id="1010" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/263 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="store_ln27_store_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="38"/>
<pin id="1013" dir="0" index="1" bw="10" slack="261"/>
<pin id="1014" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/263 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln27_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="10" slack="0"/>
<pin id="1017" dir="0" index="1" bw="10" slack="261"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/263 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln27_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="0"/>
<pin id="1022" dir="0" index="1" bw="11" slack="261"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/263 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln27_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="0"/>
<pin id="1027" dir="0" index="1" bw="6" slack="261"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/263 "/>
</bind>
</comp>

<comp id="1030" class="1007" name="grp_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="6" slack="0"/>
<pin id="1032" dir="0" index="1" bw="6" slack="0"/>
<pin id="1033" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1034" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/220 zext_ln28/222 add_ln28/222 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="indvar15_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="0"/>
<pin id="1039" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar15 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="phi_ln26_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="0"/>
<pin id="1046" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln26 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="phi_ln27_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="0"/>
<pin id="1053" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln27_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="x_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="0"/>
<pin id="1060" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1065" class="1005" name="indvar_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="6" slack="0"/>
<pin id="1067" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="1072" class="1005" name="indvars_iv49_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="11" slack="0"/>
<pin id="1074" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv49 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="phi_ln26_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="10" slack="0"/>
<pin id="1081" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln26_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="y_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="0"/>
<pin id="1088" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1093" class="1005" name="indvar_flatten23_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="0"/>
<pin id="1095" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="centerY_read_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="centerY_read "/>
</bind>
</comp>

<comp id="1106" class="1005" name="centerX_read_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="78"/>
<pin id="1108" dir="1" index="1" bw="32" slack="78"/>
</pin_list>
<bind>
<opset="centerX_read "/>
</bind>
</comp>

<comp id="1111" class="1005" name="output_r_offset_read_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="223"/>
<pin id="1113" dir="1" index="1" bw="64" slack="223"/>
</pin_list>
<bind>
<opset="output_r_offset_read "/>
</bind>
</comp>

<comp id="1117" class="1005" name="imageRGBA_read_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="223"/>
<pin id="1119" dir="1" index="1" bw="64" slack="223"/>
</pin_list>
<bind>
<opset="imageRGBA_read "/>
</bind>
</comp>

<comp id="1123" class="1005" name="sumB_loc_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="223"/>
<pin id="1125" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opset="sumB_loc "/>
</bind>
</comp>

<comp id="1129" class="1005" name="sumG_loc_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="223"/>
<pin id="1131" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opset="sumG_loc "/>
</bind>
</comp>

<comp id="1135" class="1005" name="sumR_loc_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="223"/>
<pin id="1137" dir="1" index="1" bw="32" slack="223"/>
</pin_list>
<bind>
<opset="sumR_loc "/>
</bind>
</comp>

<comp id="1144" class="1005" name="empty_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1149" class="1005" name="select_ln26_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="11" slack="1"/>
<pin id="1151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="77"/>
<pin id="1156" dir="1" index="1" bw="64" slack="77"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln26_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="11" slack="183"/>
<pin id="1164" dir="1" index="1" bw="11" slack="183"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln27_3_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_3 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="select_ln63_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="141"/>
<pin id="1182" dir="1" index="1" bw="10" slack="141"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="sub_ln26_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="11" slack="1"/>
<pin id="1191" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="sub_ln26_3_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="11" slack="1"/>
<pin id="1197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="p_mid121_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid121 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="select_ln26_6_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="10" slack="183"/>
<pin id="1208" dir="1" index="1" bw="10" slack="183"/>
</pin_list>
<bind>
<opset="select_ln26_6 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="select_ln26_7_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="183"/>
<pin id="1213" dir="1" index="1" bw="10" slack="183"/>
</pin_list>
<bind>
<opset="select_ln26_7 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="select_ln26_8_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="11" slack="183"/>
<pin id="1218" dir="1" index="1" bw="11" slack="183"/>
</pin_list>
<bind>
<opset="select_ln26_8 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="sub_ln28_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="xor_ln63_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="11" slack="142"/>
<pin id="1228" dir="1" index="1" bw="11" slack="142"/>
</pin_list>
<bind>
<opset="xor_ln63 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="x_assign_1_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln63_6_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_6 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="tmp_s_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="64" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1247" class="1005" name="add_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1252" class="1005" name="select_ln63_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="10" slack="1"/>
<pin id="1254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="select_ln63_3_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="6" slack="42"/>
<pin id="1260" dir="1" index="1" bw="6" slack="42"/>
</pin_list>
<bind>
<opset="select_ln63_3 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="select_ln63_5_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="6" slack="1"/>
<pin id="1265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63_5 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="zext_ln27_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="12" slack="1"/>
<pin id="1271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="icmp_ln27_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="icmp_ln27_1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="select_ln63_2_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="41"/>
<pin id="1286" dir="1" index="1" bw="11" slack="41"/>
</pin_list>
<bind>
<opset="select_ln63_2 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="mul_ln63_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="21" slack="1"/>
<pin id="1291" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="xor_ln27_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="11" slack="1"/>
<pin id="1296" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln27 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="dc_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="64" slack="1"/>
<pin id="1305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1308" class="1005" name="data_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="2"/>
<pin id="1310" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln505_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="52" slack="1"/>
<pin id="1315" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln505 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_29_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="select_ln18_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="12" slack="1"/>
<pin id="1325" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="zext_ln31_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="128" slack="1"/>
<pin id="1330" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="zext_ln31_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="128" slack="1"/>
<pin id="1335" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="add_ln28_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="21" slack="1"/>
<pin id="1340" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="val_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1351" class="1005" name="sext_ln31_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="2"/>
<pin id="1353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln31_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="icmp_ln30_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="38"/>
<pin id="1360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="add_ln27_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="10" slack="38"/>
<pin id="1364" dir="1" index="1" bw="10" slack="38"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="mul_ln31_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="128" slack="1"/>
<pin id="1369" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="avgR_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="1"/>
<pin id="1385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avgR "/>
</bind>
</comp>

<comp id="1388" class="1005" name="avgG_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="1"/>
<pin id="1390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avgG "/>
</bind>
</comp>

<comp id="1393" class="1005" name="avgB_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="1"/>
<pin id="1395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="avgB "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="250"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="234" pin=6"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="234" pin=7"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="234" pin=8"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="234" pin=9"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="234" pin=10"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="234" pin=11"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="234" pin=12"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="234" pin=13"/></net>

<net id="279"><net_src comp="96" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="263" pin=5"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="263" pin=6"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="263" pin=7"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="263" pin=8"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="263" pin=9"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="263" pin=10"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="263" pin=11"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="263" pin=12"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="263" pin=13"/></net>

<net id="302"><net_src comp="156" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="316"><net_src comp="158" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="329"><net_src comp="160" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="345"><net_src comp="108" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="346" pin="2"/><net_sink comp="292" pin=3"/></net>

<net id="351"><net_src comp="346" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="88" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="90" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="92" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="88" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="90" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="92" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="94" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="414" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="414" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="439" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="439" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="461" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="420" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="100" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="420" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="102" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="104" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="496" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="417" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="90" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="513" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="513" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="414" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="538" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="513" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="98" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="513" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="542" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="513" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="499" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="513" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="499" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="518" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="417" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="499" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="542" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="414" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="505" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="92" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="234" pin="14"/><net_sink comp="641" pin=1"/></net>

<net id="658"><net_src comp="90" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="647" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="650" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="110" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="650" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="660" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="653" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="98" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="710"><net_src comp="703" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="114" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="720"><net_src comp="712" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="696" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="98" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="727" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="696" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="721" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="721" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="737" pin="2"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="92" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="772"><net_src comp="116" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="118" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="120" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="763" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="766" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="122" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="124" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="126" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="128" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="766" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="790" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="784" pin="2"/><net_sink comp="808" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="838"><net_src comp="130" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="132" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="134" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="844"><net_src comp="832" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="841" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="841" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="848" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="136" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="852" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="138" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="140" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="880"><net_src comp="136" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="858" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="138" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="140" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="889"><net_src comp="864" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="874" pin="4"/><net_sink comp="884" pin=2"/></net>

<net id="901"><net_src comp="891" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="150" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="152" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="52" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="907" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="919" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="154" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="90" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="950"><net_src comp="937" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="940" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="943" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="946" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="318" pin=6"/></net>

<net id="969"><net_src comp="951" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="318" pin=7"/></net>

<net id="974"><net_src comp="956" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="318" pin=8"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="106" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="90" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="1019"><net_src comp="986" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="981" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="976" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1035"><net_src comp="679" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="112" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="162" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1047"><net_src comp="166" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1054"><net_src comp="170" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1061"><net_src comp="174" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1068"><net_src comp="178" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1075"><net_src comp="182" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1082"><net_src comp="186" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1089"><net_src comp="190" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1092"><net_src comp="1086" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1096"><net_src comp="194" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1103"><net_src comp="210" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1109"><net_src comp="216" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1114"><net_src comp="222" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="292" pin=6"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="318" pin=5"/></net>

<net id="1120"><net_src comp="228" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="292" pin=7"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="1126"><net_src comp="198" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="305" pin=8"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1132"><net_src comp="202" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="305" pin=7"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1138"><net_src comp="206" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1147"><net_src comp="409" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1152"><net_src comp="473" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1157"><net_src comp="234" pin="14"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1165"><net_src comp="487" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1173"><net_src comp="499" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1176"><net_src comp="1170" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1177"><net_src comp="1170" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1179"><net_src comp="1170" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1183"><net_src comp="505" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1188"><net_src comp="1180" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1192"><net_src comp="548" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1198"><net_src comp="572" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1204"><net_src comp="582" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1209"><net_src comp="587" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1214"><net_src comp="594" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1219"><net_src comp="602" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1224"><net_src comp="614" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1229"><net_src comp="635" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1235"><net_src comp="338" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1240"><net_src comp="641" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1245"><net_src comp="263" pin="14"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1250"><net_src comp="331" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1255"><net_src comp="653" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1261"><net_src comp="660" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1266"><net_src comp="672" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1272"><net_src comp="679" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1277"><net_src comp="683" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1282"><net_src comp="688" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1287"><net_src comp="696" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1292"><net_src comp="706" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1297"><net_src comp="757" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1300"><net_src comp="1294" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="1301"><net_src comp="1294" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="1306"><net_src comp="341" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1311"><net_src comp="763" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1316"><net_src comp="776" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1321"><net_src comp="790" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1326"><net_src comp="808" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1331"><net_src comp="819" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1336"><net_src comp="827" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1341"><net_src comp="1030" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="292" pin=5"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="1348"><net_src comp="884" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1354"><net_src comp="903" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1361"><net_src comp="926" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="932" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1370"><net_src comp="346" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1386"><net_src comp="961" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="318" pin=6"/></net>

<net id="1391"><net_src comp="966" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="318" pin=7"/></net>

<net id="1396"><net_src comp="971" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="318" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {224 225 262 263 }
 - Input state : 
	Port: ImageTransform : input_r | {224 225 226 }
	Port: ImageTransform : imageRGBA | {1 }
	Port: ImageTransform : output_r_offset | {1 }
	Port: ImageTransform : centerX | {1 }
	Port: ImageTransform : centerY | {1 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {10 11 87 88 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log0_lut_table_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {43 44 120 121 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {70 71 147 148 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {58 59 60 135 136 137 }
	Port: ImageTransform : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {63 64 140 141 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln27 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		yy_cast6 : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		icmp_ln26 : 1
		select_ln26 : 2
		zext_ln26 : 3
		sub_ln26 : 4
		select_ln26_1 : 1
		zext_ln26_1 : 2
		sub_ln26_1 : 3
		icmp_ln26_2 : 5
		select_ln26_2 : 6
		icmp_ln26_3 : 1
		add_ln26 : 1
		br_ln26 : 2
		icmp_ln27_3 : 1
		select_ln63 : 2
		add_ln26_2 : 1
		icmp_ln26_4 : 2
		select_ln26_3 : 3
		zext_ln26_2 : 4
		add_ln26_3 : 1
		sub_ln26_2 : 5
		icmp_ln26_5 : 1
		select_ln26_4 : 2
		zext_ln26_3 : 3
		sub_ln26_3 : 4
		yy_cast6_mid1 : 1
		p_mid121 : 2
		select_ln26_6 : 2
		select_ln26_7 : 2
		select_ln26_8 : 2
		zext_ln28_1 : 3
		sub_ln28 : 4
	State 80
		select_ln26_5 : 1
		select_ln63_4 : 2
		xor_ln63 : 3
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
		select_ln63_6 : 1
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
		select_ln63_1 : 1
		add_ln26_4 : 1
		select_ln63_5 : 2
		zext_ln27 : 1
		icmp_ln27 : 2
		mul_ln28 : 2
	State 221
		select_ln63_2 : 1
		mul_ln63 : 1
		zext_ln27_1 : 1
		sub_ln27 : 2
		zext_ln27_2 : 1
		sub_ln27_1 : 2
		icmp_ln27_2 : 3
		select_ln27_2 : 4
		xor_ln27 : 5
	State 222
		zext_ln28 : 1
		add_ln28 : 2
		xs_exp : 1
		trunc_ln505 : 1
		zext_ln486 : 2
		add_ln486 : 3
		tmp_29 : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		zext_ln31 : 1
		zext_ln31_1 : 1
		mul_ln31 : 2
	State 223
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
		tmp_24 : 3
		tmp_25 : 3
		val : 4
	State 224
		count : 1
		sext_ln31_1 : 2
		result : 1
		icmp_ln30 : 2
		br_ln30 : 3
		call_ln31 : 1
		call_ln31 : 1
	State 225
	State 226
	State 227
		sdiv_ln46 : 1
		sdiv_ln47 : 1
		sdiv_ln48 : 1
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
		avgR : 1
		avgG : 1
		avgB : 1
		call_ln31 : 2
	State 263
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_pow_generic_double_s_fu_234                  |    70   | 62.0513 |   9346  |   5470  |
|          |                   grp_pow_generic_double_s_fu_263                  |    70   | 62.0513 |   9346  |   5470  |
|   call   | grp_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_292 |    0    |  1.588  |   1242  |   1023  |
|          | grp_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_305 |    0    |    0    |   1202  |   1055  |
|          | grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318 |    0    |  1.588  |   1122  |   938   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_946                             |    0    |    0    |   394   |   238   |
|   sdiv   |                             grp_fu_951                             |    0    |    0    |   394   |   238   |
|          |                             grp_fu_956                             |    0    |    0    |   394   |   238   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                             grp_fu_331                             |    3    |    0    |   687   |   1071  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         select_ln26_fu_428                         |    0    |    0    |    0    |    10   |
|          |                        select_ln26_1_fu_450                        |    0    |    0    |    0    |    10   |
|          |                        select_ln26_2_fu_473                        |    0    |    0    |    0    |    11   |
|          |                         select_ln63_fu_505                         |    0    |    0    |    0    |    10   |
|          |                        select_ln26_3_fu_530                        |    0    |    0    |    0    |    10   |
|          |                        select_ln26_4_fu_560                        |    0    |    0    |    0    |    10   |
|          |                        select_ln26_6_fu_587                        |    0    |    0    |    0    |    10   |
|          |                        select_ln26_7_fu_594                        |    0    |    0    |    0    |    10   |
|          |                        select_ln26_8_fu_602                        |    0    |    0    |    0    |    11   |
|          |                        select_ln26_5_fu_623                        |    0    |    0    |    0    |    11   |
|  select  |                        select_ln63_4_fu_629                        |    0    |    0    |    0    |    11   |
|          |                        select_ln63_6_fu_641                        |    0    |    0    |    0    |    64   |
|          |                        select_ln63_1_fu_653                        |    0    |    0    |    0    |    10   |
|          |                        select_ln63_3_fu_660                        |    0    |    0    |    0    |    6    |
|          |                        select_ln63_5_fu_672                        |    0    |    0    |    0    |    6    |
|          |                        select_ln63_2_fu_696                        |    0    |    0    |    0    |    11   |
|          |                         select_ln27_fu_712                         |    0    |    0    |    0    |    10   |
|          |                        select_ln27_1_fu_727                        |    0    |    0    |    0    |    10   |
|          |                        select_ln27_2_fu_749                        |    0    |    0    |    0    |    11   |
|          |                         select_ln18_fu_808                         |    0    |    0    |    0    |    12   |
|          |                             val_fu_884                             |    0    |    0    |    0    |    32   |
|          |                            result_fu_919                           |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            empty_fu_409                            |    0    |    0    |    0    |    39   |
|          |                           sub_ln26_fu_439                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln26_1_fu_461                         |    0    |    0    |    0    |    12   |
|          |                          sub_ln26_2_fu_548                         |    0    |    0    |    0    |    12   |
|          |                          sub_ln26_3_fu_572                         |    0    |    0    |    0    |    12   |
|    sub   |                           p_mid121_fu_582                          |    0    |    0    |    0    |    39   |
|          |                           sub_ln28_fu_614                          |    0    |    0    |    0    |    39   |
|          |                           sub_ln27_fu_721                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln27_1_fu_737                         |    0    |    0    |    0    |    12   |
|          |                           sub_ln18_fu_798                          |    0    |    0    |    0    |    12   |
|          |                           result_2_fu_914                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln26_fu_423                          |    0    |    0    |    0    |    13   |
|          |                         icmp_ln26_1_fu_445                         |    0    |    0    |    0    |    13   |
|          |                         icmp_ln26_2_fu_467                         |    0    |    0    |    0    |    12   |
|          |                         icmp_ln26_3_fu_481                         |    0    |    0    |    0    |    12   |
|          |                         icmp_ln27_3_fu_499                         |    0    |    0    |    0    |    14   |
|   icmp   |                         icmp_ln26_4_fu_524                         |    0    |    0    |    0    |    13   |
|          |                         icmp_ln26_5_fu_554                         |    0    |    0    |    0    |    13   |
|          |                         icmp_ln26_6_fu_619                         |    0    |    0    |    0    |    12   |
|          |                          icmp_ln27_fu_683                          |    0    |    0    |    0    |    13   |
|          |                         icmp_ln27_1_fu_688                         |    0    |    0    |    0    |    13   |
|          |                         icmp_ln27_2_fu_743                         |    0    |    0    |    0    |    12   |
|          |                          icmp_ln30_fu_926                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                          lshr_ln18_fu_852                          |    0    |    0    |    0    |   161   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                           shl_ln18_fu_858                          |    0    |    0    |    0    |   161   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           add_ln26_fu_487                          |    0    |    0    |    0    |    12   |
|          |                          add_ln26_1_fu_513                         |    0    |    0    |    0    |    13   |
|          |                          add_ln26_2_fu_518                         |    0    |    0    |    0    |    13   |
|          |                          add_ln26_3_fu_542                         |    0    |    0    |    0    |    12   |
|    add   |                          add_ln26_4_fu_666                         |    0    |    0    |    0    |    14   |
|          |                          add_ln486_fu_784                          |    0    |    0    |    0    |    12   |
|          |                           add_ln27_fu_932                          |    0    |    0    |    0    |    13   |
|          |                          add_ln27_1_fu_976                         |    0    |    0    |    0    |    14   |
|          |                          add_ln27_2_fu_981                         |    0    |    0    |    0    |    12   |
|          |                          add_ln27_3_fu_986                         |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_346                             |    16   |    0    |    34   |    47   |
|    mul   |                           mul_ln63_fu_706                          |    1    |    0    |    0    |    6    |
|          |                            count_fu_897                            |    1    |    0    |    0    |    6    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                           xor_ln63_fu_635                          |    0    |    0    |    0    |    11   |
|          |                           xor_ln27_fu_757                          |    0    |    0    |    0    |    11   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                             grp_fu_1030                            |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      centerY_read_read_fu_210                      |    0    |    0    |    0    |    0    |
|   read   |                      centerX_read_read_fu_216                      |    0    |    0    |    0    |    0    |
|          |                  output_r_offset_read_read_fu_222                  |    0    |    0    |    0    |    0    |
|          |                     imageRGBA_read_read_fu_228                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                             grp_fu_335                             |    0    |    0    |    0    |    0    |
|          |                             grp_fu_338                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                             grp_fu_341                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           yy_cast6_fu_405                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln26_fu_435                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln26_1_fu_457                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln26_2_fu_538                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln26_3_fu_568                         |    0    |    0    |    0    |    0    |
|          |                        yy_cast6_mid1_fu_578                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln28_1_fu_610                         |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln27_fu_679                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln63_fu_703                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln27_1_fu_717                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln27_2_fu_733                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln486_fu_780                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln31_fu_819                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln31_1_fu_827                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln15_fu_841                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln18_fu_848                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            xs_exp_fu_766                           |    0    |    0    |    0    |    0    |
|partselect|                            tmp_24_fu_864                           |    0    |    0    |    0    |    0    |
|          |                            tmp_25_fu_874                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln505_fu_776                         |    0    |    0    |    0    |    0    |
|   trunc  |                             avgR_fu_961                            |    0    |    0    |    0    |    0    |
|          |                             avgG_fu_966                            |    0    |    0    |    0    |    0    |
|          |                             avgB_fu_971                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                            tmp_29_fu_790                           |    0    |    0    |    0    |    0    |
|          |                           xs_sign_fu_907                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sext_ln18_fu_804                          |    0    |    0    |    0    |    0    |
|          |                         sext_ln31_2_fu_816                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln31_3_fu_824                         |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln18_1_fu_845                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln63_fu_891                          |    0    |    0    |    0    |    0    |
|          |                          sext_ln31_fu_894                          |    0    |    0    |    0    |    0    |
|          |                         sext_ln31_1_fu_903                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           mantissa_fu_832                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |   162   | 127.279 |  24161  |  17009  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |
+---------------------------------------------------------------------+--------+--------+--------+
|         pow_reduce_anonymous_namespace_log0_lut_table_array         |    4   |    0   |    0   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array|    0   |    6   |    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array |    3   |    0   |    0   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array |    3   |    0   |    0   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array |    3   |    0   |    0   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array |    3   |    0   |    0   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array     |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array      |    2   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array      |    1   |    0   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+
|                                Total                                |   30   |    6   |    6   |
+---------------------------------------------------------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln26_reg_1162      |   11   |
|      add_ln27_reg_1362      |   10   |
|      add_ln28_reg_1338      |   21   |
|         add_reg_1247        |   64   |
|        avgB_reg_1393        |    8   |
|        avgG_reg_1388        |    8   |
|        avgR_reg_1383        |    8   |
|    centerX_read_reg_1106    |   32   |
|    centerY_read_reg_1100    |   32   |
|        data_reg_1308        |   64   |
|         dc_reg_1303         |   64   |
|        empty_reg_1144       |   32   |
|     icmp_ln27_1_reg_1279    |    1   |
|     icmp_ln27_3_reg_1170    |    1   |
|      icmp_ln27_reg_1274     |    1   |
|      icmp_ln30_reg_1358     |    1   |
|   imageRGBA_read_reg_1117   |   64   |
|      indvar15_reg_1037      |    6   |
|  indvar_flatten23_reg_1093  |   11   |
|       indvar_reg_1065       |    6   |
|    indvars_iv49_reg_1072    |   11   |
|      mul_ln31_reg_1367      |   128  |
|      mul_ln63_reg_1289      |   21   |
|output_r_offset_read_reg_1111|   64   |
|      p_mid121_reg_1201      |   32   |
|     phi_ln26_1_reg_1079     |   10   |
|      phi_ln26_reg_1044      |   11   |
|     phi_ln27_1_reg_1051     |   10   |
|           reg_352           |   64   |
|     select_ln18_reg_1323    |   12   |
|    select_ln26_2_reg_1149   |   11   |
|    select_ln26_6_reg_1206   |   10   |
|    select_ln26_7_reg_1211   |   10   |
|    select_ln26_8_reg_1216   |   11   |
|    select_ln63_1_reg_1252   |   10   |
|    select_ln63_2_reg_1284   |   11   |
|    select_ln63_3_reg_1258   |    6   |
|    select_ln63_5_reg_1263   |    6   |
|    select_ln63_6_reg_1237   |   64   |
|     select_ln63_reg_1180    |   10   |
|     sext_ln31_1_reg_1351    |   32   |
|     sub_ln26_2_reg_1189     |   11   |
|     sub_ln26_3_reg_1195     |   11   |
|      sub_ln28_reg_1221      |   32   |
|      sumB_loc_reg_1123      |   32   |
|      sumG_loc_reg_1129      |   32   |
|      sumR_loc_reg_1135      |   32   |
|       tmp_29_reg_1318       |    1   |
|         tmp_reg_1154        |   64   |
|        tmp_s_reg_1242       |   64   |
|     trunc_ln505_reg_1313    |   52   |
|         val_reg_1345        |   32   |
|     x_assign_1_reg_1232     |   64   |
|          x_reg_1058         |   10   |
|      xor_ln27_reg_1294      |   11   |
|      xor_ln63_reg_1226      |   11   |
|          y_reg_1086         |   10   |
|      zext_ln27_reg_1269     |   12   |
|     zext_ln31_1_reg_1333    |   128  |
|      zext_ln31_reg_1328     |   128  |
+-----------------------------+--------+
|            Total            |  1726  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_292 |  p3  |   2  |  128 |   256  ||    9    |
| grp_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_305 |  p2  |   2  |  128 |   256  ||    9    |
| grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318 |  p6  |   2  |   8  |   16   ||    9    |
| grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318 |  p7  |   2  |   8  |   16   ||    9    |
| grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318 |  p8  |   2  |   8  |   16   ||    9    |
|                             grp_fu_335                             |  p0  |   2  |  32  |   64   ||    9    |
|                             grp_fu_346                             |  p0  |   2  |  64  |   128  ||    9    |
|                             grp_fu_346                             |  p1  |   2  |  64  |   128  ||    9    |
|                             grp_fu_1030                            |  p0  |   2  |   6  |   12   ||    9    |
|                             grp_fu_1030                            |  p1  |   2  |   6  |   12   ||    9    |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                               |      |      |      |   904  ||  15.88  ||    90   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   162  |   127  |  24161 |  17009 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |
|  Register |    -   |    -   |    -   |  1726  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   162  |   143  |  25893 |  17105 |
+-----------+--------+--------+--------+--------+--------+
