.TH "hello_fpga::he_wr_byte_enable" 3 "Fri Feb 23 2024" "Version -.." "OPAE C API" \" -*- nroff -*-
.ad l
.nh
.SH NAME
hello_fpga::he_wr_byte_enable
.SH SYNOPSIS
.br
.PP
.PP
\fC#include </root/samples/cxl_hello_fpga/cxl_hello_fpga\&.h>\fP
.SS "Public Types"

.in +1c
.ti -1c
.RI "enum { \fBoffset\fP = HE_WR_BYTE_ENABLE }"
.br
.in -1c
.SS "Data Fields"

.in +1c
.ti -1c
.RI "uint64_t \fBvalue\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "uint64_t \fBwrite_byte_enable\fP: 64"
.br
.ti -1c
.RI "}; "
.br
.in -1c
.SH "Detailed Description"
.PP 
Definition at line 158 of file cxl_hello_fpga\&.h\&.
.SH "Member Enumeration Documentation"
.PP 
.SS "anonymous enum"

.PP
\fBEnumerator\fP
.in +1c
.TP
\fB\fIoffset \fP\fP
.PP
Definition at line 159 of file cxl_hello_fpga\&.h\&.
.SH "Field Documentation"
.PP 
.SS "uint64_t hello_fpga::he_wr_byte_enable::value"

.PP
Definition at line 160 of file cxl_hello_fpga\&.h\&.
.SS "struct { \&.\&.\&. } "


.SH "Author"
.PP 
Generated automatically by Doxygen for OPAE C API from the source code\&.
