arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_io	num_LAB	num_LABMLAB	num_DSP	num_M20K	num_PLL	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	avg_routed_wirelength	routed_wiresegment	avg_routed_wiresegment	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	router_lookahead_computation_time
stratix10_arch.timing.xml	radar20_stratix10_arch_timing.blif	common	112.81	vpr	670.12 MiB		4	673	0	61	92	2	success	v8.0.0-6949-g7500fcd9a	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-06-13 14:44:26	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	686204	3	2	21482	19207	24	9560	832	46	34	1564	DSP	auto	503.6 MiB	35.83	106563	585.0 MiB	6.22	0.07	4.2353	-20502.1	-3.2353	3.47245	0.8	0.0178303	0.0135768	1.30537	1.01213	153818	16.1336	41250	4.32662	33617	83765	74017381	14681554	0	0	2.66E+07	17006	17	437140	4498456	4.4083	3.54639	-37348.8	-3.4083	0	0	6.14	647.4 MiB	11.83	1.91769	1.45459	585.0 MiB	43.97
stratix10_arch.timing.xml	picosoc_stratix10_arch_timing.blif	common	39.86	vpr	432.79 MiB		12	183	0	0	10	0	success	v8.0.0-6949-g7500fcd9a	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-06-13 14:44:26	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	443172	18	17	5173	4537	1	2836	205	36	27	972	iolane	auto	359.0 MiB	10.56	31847	432.8 MiB	1.14	0.02	5.5	-5.38E+03	-4.5	5.5	0.43	0.00640885	0.00578556	0.371549	0.32045	40891	14.4389	11664	4.11864	12049	34908	19934121	2.05E+06	0	0	1.61E+07	16547.4	35	254500	2676803	6.074	6.074	-6851.02	-5.074	0	0	3.45	432.8 MiB	2.87	0.762493	0.630384	432.8 MiB	17.17
stratix10_arch.timing.xml	murax_stratix10_arch_timing.blif	common	59.79	vpr	451.75 MiB		16	72	0	0	8	0	success	v8.0.0-6949-g7500fcd9a	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-197-generic x86_64	2023-06-13 14:44:26	betzgrp-wintermute.eecg.utoronto.ca	/home/talaeikh/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	462592	18	17	2338	2195	1	1469	96	42	31	1302	iolane	auto	336.0 MiB	13.56	11188	451.8 MiB	0.45	0.01	3.111	-2.53E+03	-2.111	3.111	0.55	0.00345258	0.00278688	0.190662	0.151311	14330	9.7749	4288	2.92497	6226	14539	9496375	1309429	0	0	2.21E+07	16993.3	26	368164	3738970	3.04	3.04	-3034.85	-2.04	0	0	4.77	451.8 MiB	1.44	0.360601	0.287042	451.8 MiB	35.22