INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-311] analyzing module ID_forword_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/imm_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/inst_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/pipeline_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
