#! /foss/tools/iverilog/3438078/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1663-g3438078c9-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/va_math.vpi";
S_0x556bc78e4cc0 .scope module, "and_cell" "and_cell" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f13a2625018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f13a2625048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556bc78e2f00 .functor AND 1, o0x7f13a2625018, o0x7f13a2625048, C4<1>, C4<1>;
v0x556bc78dd840_0 .net "a", 0 0, o0x7f13a2625018;  0 drivers
v0x556bc78de310_0 .net "b", 0 0, o0x7f13a2625048;  0 drivers
v0x556bc78deb50_0 .net "out", 0 0, L_0x556bc78e2f00;  1 drivers
S_0x556bc78c8eb0 .scope module, "buffer_cell" "buffer_cell" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f13a2625138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556bc78dc610 .functor BUFZ 1, o0x7f13a2625138, C4<0>, C4<0>, C4<0>;
v0x556bc78df190_0 .net "in", 0 0, o0x7f13a2625138;  0 drivers
v0x556bc78e2fd0_0 .net "out", 0 0, L_0x556bc78dc610;  1 drivers
S_0x556bc78daed0 .scope module, "dff_cell" "dff_cell" 2 70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "notq";
o0x7f13a26251f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78dc730_0 .net "clk", 0 0, o0x7f13a26251f8;  0 drivers
o0x7f13a2625228 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78e4760_0 .net "d", 0 0, o0x7f13a2625228;  0 drivers
v0x556bc78e4820_0 .net "notq", 0 0, L_0x556bc79429a0;  1 drivers
v0x556bc788e010_0 .var "q", 0 0;
E_0x556bc78f44f0 .event posedge, v0x556bc78dc730_0;
L_0x556bc79429a0 .reduce/nor v0x556bc788e010_0;
S_0x556bc78e3a40 .scope module, "dffsr_cell" "dffsr_cell" 2 83;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "r";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "notq";
o0x7f13a2625378 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc788dc00_0 .net "clk", 0 0, o0x7f13a2625378;  0 drivers
o0x7f13a26253a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc788f780_0 .net "d", 0 0, o0x7f13a26253a8;  0 drivers
v0x556bc788f820_0 .net "notq", 0 0, L_0x556bc7942a40;  1 drivers
v0x556bc788e480_0 .var "q", 0 0;
o0x7f13a2625438 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc788e520_0 .net "r", 0 0, o0x7f13a2625438;  0 drivers
o0x7f13a2625468 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc788e8f0_0 .net "s", 0 0, o0x7f13a2625468;  0 drivers
E_0x556bc788dba0 .event posedge, v0x556bc788e520_0, v0x556bc788e8f0_0, v0x556bc788dc00_0;
L_0x556bc7942a40 .reduce/nor v0x556bc788e480_0;
S_0x556bc78e79c0 .scope module, "mux_cell" "mux_cell" 2 60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
o0x7f13a26255b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78d9f50_0 .net "a", 0 0, o0x7f13a26255b8;  0 drivers
o0x7f13a26255e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78c7f60_0 .net "b", 0 0, o0x7f13a26255e8;  0 drivers
v0x556bc78c8000_0 .net "out", 0 0, L_0x556bc7942b40;  1 drivers
o0x7f13a2625648 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78c76d0_0 .net "sel", 0 0, o0x7f13a2625648;  0 drivers
L_0x556bc7942b40 .functor MUXZ 1, o0x7f13a26255b8, o0x7f13a26255e8, o0x7f13a2625648, C4<>;
S_0x556bc78da780 .scope module, "nand_cell" "nand_cell" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f13a2625768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f13a2625798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556bc7942ca0 .functor AND 1, o0x7f13a2625768, o0x7f13a2625798, C4<1>, C4<1>;
v0x556bc78c6e40_0 .net *"_ivl_0", 0 0, L_0x556bc7942ca0;  1 drivers
v0x556bc78c65b0_0 .net "a", 0 0, o0x7f13a2625768;  0 drivers
v0x556bc78c6670_0 .net "b", 0 0, o0x7f13a2625798;  0 drivers
v0x556bc78c5d20_0 .net "out", 0 0, L_0x556bc7942da0;  1 drivers
L_0x556bc7942da0 .reduce/nor L_0x556bc7942ca0;
S_0x556bc78c87f0 .scope module, "not_cell" "not_cell" 2 52;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f13a2625888 .functor BUFZ 1, C4<z>; HiZ drive
v0x556bc78c5490_0 .net "in", 0 0, o0x7f13a2625888;  0 drivers
v0x556bc78c5530_0 .net "out", 0 0, L_0x556bc7942e70;  1 drivers
L_0x556bc7942e70 .reduce/nor o0x7f13a2625888;
S_0x556bc780daf0 .scope module, "or_cell" "or_cell" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f13a2625948 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f13a2625978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556bc7942f40 .functor OR 1, o0x7f13a2625948, o0x7f13a2625978, C4<0>, C4<0>;
v0x556bc78c4c00_0 .net "a", 0 0, o0x7f13a2625948;  0 drivers
v0x556bc78c4cc0_0 .net "b", 0 0, o0x7f13a2625978;  0 drivers
v0x556bc78c4370_0 .net "out", 0 0, L_0x556bc7942f40;  1 drivers
S_0x556bc780dc80 .scope module, "tb_tt03" "tb_tt03" 3 3;
 .timescale -9 -12;
v0x556bc7941720_0 .net *"_ivl_11", 0 0, v0x556bc7942060_0;  1 drivers
v0x556bc7941800_0 .net *"_ivl_15", 0 0, v0x556bc7942120_0;  1 drivers
v0x556bc79418e0_0 .net *"_ivl_19", 0 0, v0x556bc79421e0_0;  1 drivers
v0x556bc79419a0_0 .net *"_ivl_23", 0 0, v0x556bc79424a0_0;  1 drivers
v0x556bc7941a80_0 .net *"_ivl_27", 0 0, v0x556bc7942560_0;  1 drivers
v0x556bc7941bb0_0 .net *"_ivl_3", 0 0, v0x556bc7941fa0_0;  1 drivers
v0x556bc7941c90_0 .net *"_ivl_32", 0 0, v0x556bc7942400_0;  1 drivers
v0x556bc7941d70_0 .net *"_ivl_7", 0 0, v0x556bc7941e50_0;  1 drivers
v0x556bc7941e50_0 .var "clk_external", 0 0;
v0x556bc7941fa0_0 .var "clk_internal", 0 0;
v0x556bc7942060_0 .var "clk_sel", 0 0;
v0x556bc7942120_0 .var "en_inv_osc", 0 0;
v0x556bc79421e0_0 .var "en_nand_osc", 0 0;
v0x556bc79422a0_0 .net "io_in", 7 0, L_0x556bc7943630;  1 drivers
v0x556bc7942360_0 .net "io_out", 7 0, L_0x556bc79448f0;  1 drivers
v0x556bc7942400_0 .var "osc_sel", 0 0;
v0x556bc79424a0_0 .var "reset", 0 0;
v0x556bc7942560_0 .var "rx", 0 0;
v0x556bc7942620_0 .net "tx", 0 0, L_0x556bc7943ab0;  1 drivers
LS_0x556bc7943630_0_0 .concat8 [ 1 1 1 1], v0x556bc7941fa0_0, v0x556bc7941e50_0, v0x556bc7942060_0, v0x556bc7942120_0;
LS_0x556bc7943630_0_4 .concat8 [ 1 1 1 1], v0x556bc79421e0_0, v0x556bc79424a0_0, v0x556bc7942560_0, v0x556bc7942400_0;
L_0x556bc7943630 .concat8 [ 4 4 0 0], LS_0x556bc7943630_0_0, LS_0x556bc7943630_0_4;
L_0x556bc7943ab0 .part L_0x556bc79448f0, 0, 1;
S_0x556bc780fdb0 .scope module, "DUT" "top_tt03" 3 21, 4 3 0, S_0x556bc780dc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x556bc79442e0 .functor BUFZ 1, v0x556bc793e730_0, C4<0>, C4<0>, C4<0>;
v0x556bc793f750_0 .net *"_ivl_19", 0 0, L_0x556bc79442e0;  1 drivers
v0x556bc793f850_0 .net *"_ivl_23", 0 0, L_0x556bc7944350;  1 drivers
v0x556bc793f930_0 .net *"_ivl_27", 0 0, L_0x556bc79443f0;  1 drivers
v0x556bc793f9f0_0 .net *"_ivl_31", 0 0, L_0x556bc79444f0;  1 drivers
v0x556bc793fad0_0 .net *"_ivl_35", 0 0, L_0x556bc7944590;  1 drivers
v0x556bc793fbb0_0 .net *"_ivl_39", 0 0, L_0x556bc7944730;  1 drivers
v0x556bc793fc90_0 .net *"_ivl_43", 0 0, L_0x556bc79447d0;  1 drivers
v0x556bc793fd70_0 .net *"_ivl_48", 0 0, L_0x556bc7944b70;  1 drivers
v0x556bc793fe50_0 .net "clk", 0 0, v0x556bc78ba950_0;  1 drivers
v0x556bc793ff80_0 .net "clk_external", 0 0, L_0x556bc7943c90;  1 drivers
v0x556bc7940020_0 .net "clk_internal", 0 0, L_0x556bc7943ba0;  1 drivers
v0x556bc79400c0_0 .net "clk_sel", 0 0, L_0x556bc7943d80;  1 drivers
v0x556bc7940160_0 .net "count", 15 0, v0x556bc78c3b80_0;  1 drivers
v0x556bc7940200_0 .var "count_reg", 15 0;
v0x556bc79402a0_0 .net "en", 0 0, v0x556bc78b98d0_0;  1 drivers
v0x556bc7940340_0 .net "en_inv_osc", 0 0, L_0x556bc7943e20;  1 drivers
v0x556bc7940430_0 .net "en_nand_osc", 0 0, L_0x556bc7943ec0;  1 drivers
v0x556bc7940630_0 .net "io_in", 7 0, L_0x556bc7943630;  alias, 1 drivers
v0x556bc7940710_0 .net "io_out", 7 0, L_0x556bc79448f0;  alias, 1 drivers
v0x556bc79407f0_0 .net "osc_sel", 0 0, L_0x556bc79441f0;  1 drivers
v0x556bc79408e0_0 .net "out_osc", 0 0, v0x556bc78ba160_0;  1 drivers
v0x556bc79409d0_0 .net "out_osc_inv", 0 0, L_0x556bc794e770;  1 drivers
v0x556bc7940ac0_0 .net "out_osc_nand", 0 0, L_0x556bc7951d60;  1 drivers
v0x556bc7940bb0_0 .net "promedio", 23 0, v0x556bc7929aa0_0;  1 drivers
v0x556bc7940c70_0 .net "reset", 0 0, L_0x556bc7943f60;  1 drivers
v0x556bc7940d10_0 .net "rx", 0 0, L_0x556bc7944150;  1 drivers
v0x556bc7940db0_0 .net "rx_data", 7 0, v0x556bc793d600_0;  1 drivers
v0x556bc7940e50_0 .net "rx_ready", 0 0, v0x556bc793f150_0;  1 drivers
v0x556bc7940f40_0 .net "send_sel", 1 0, v0x556bc78bd420_0;  1 drivers
v0x556bc7941000_0 .net "sum_en", 0 0, v0x556bc78bc300_0;  1 drivers
v0x556bc79410f0_0 .net "sum_ready", 0 0, v0x556bc7929e20_0;  1 drivers
v0x556bc79411e0_0 .net "test", 0 0, v0x556bc793e7f0_0;  1 drivers
v0x556bc7941280_0 .net "tx", 0 0, v0x556bc793e730_0;  1 drivers
v0x556bc7941530_0 .var "tx_data", 7 0;
v0x556bc7941620_0 .net "tx_start", 0 0, v0x556bc78bb2a0_0;  1 drivers
E_0x556bc780ff60 .event anyedge, v0x556bc78bd420_0, v0x556bc7929aa0_0;
L_0x556bc7943ba0 .part L_0x556bc7943630, 0, 1;
L_0x556bc7943c90 .part L_0x556bc7943630, 1, 1;
L_0x556bc7943d80 .part L_0x556bc7943630, 2, 1;
L_0x556bc7943e20 .part L_0x556bc7943630, 3, 1;
L_0x556bc7943ec0 .part L_0x556bc7943630, 4, 1;
L_0x556bc7943f60 .part L_0x556bc7943630, 5, 1;
L_0x556bc7944150 .part L_0x556bc7943630, 6, 1;
L_0x556bc79441f0 .part L_0x556bc7943630, 7, 1;
L_0x556bc7944350 .part v0x556bc7940200_0, 8, 1;
L_0x556bc79443f0 .part v0x556bc7940200_0, 9, 1;
L_0x556bc79444f0 .part v0x556bc7940200_0, 10, 1;
L_0x556bc7944590 .part v0x556bc7940200_0, 11, 1;
L_0x556bc7944730 .part v0x556bc7940200_0, 12, 1;
L_0x556bc79447d0 .part v0x556bc7940200_0, 13, 1;
LS_0x556bc79448f0_0_0 .concat8 [ 1 1 1 1], L_0x556bc79442e0, L_0x556bc7944350, L_0x556bc79443f0, L_0x556bc79444f0;
LS_0x556bc79448f0_0_4 .concat8 [ 1 1 1 1], L_0x556bc7944590, L_0x556bc7944730, L_0x556bc79447d0, L_0x556bc7944b70;
L_0x556bc79448f0 .concat8 [ 4 4 0 0], LS_0x556bc79448f0_0_0, LS_0x556bc79448f0_0_4;
L_0x556bc7944b70 .part v0x556bc7940200_0, 14, 1;
S_0x556bc77bf610 .scope module, "cont" "contador" 4 58, 5 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "count";
P_0x556bc78c7280 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
L_0x556bc7951e80 .functor AND 1, v0x556bc78ba950_0, L_0x556bc7951f10, C4<1>, C4<1>;
L_0x556bc7951f10 .functor NOT 1, v0x556bc780ffe0_0, C4<0>, C4<0>, C4<0>;
v0x556bc77bf8f0_0 .net *"_ivl_0", 0 0, L_0x556bc7951f10;  1 drivers
v0x556bc77bf9f0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc780ffe0_0 .var "clk_aux", 0 0;
v0x556bc78c3ae0_0 .net "clk_pulse", 0 0, L_0x556bc7951e80;  1 drivers
v0x556bc78c3b80_0 .var "count", 15 0;
v0x556bc78c3270_0 .net "en", 0 0, v0x556bc78b98d0_0;  alias, 1 drivers
v0x556bc78c29c0_0 .net "osc_clk", 0 0, v0x556bc78ba160_0;  alias, 1 drivers
v0x556bc78c2a80_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
E_0x556bc77bf870 .event posedge, v0x556bc78c29c0_0;
S_0x556bc77bea70 .scope module, "controller" "FSM_controller" 4 68, 6 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sum_ready";
    .port_info 3 /INPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "rx_ready";
    .port_info 5 /INPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "sum_en";
    .port_info 7 /OUTPUT 1 "tx_send";
    .port_info 8 /OUTPUT 2 "send_sel";
P_0x556bc77bec20 .param/l "DECODER" 1 6 18, +C4<00000000000000000000000000000001>;
P_0x556bc77bec60 .param/l "IDLE" 1 6 17, +C4<00000000000000000000000000000000>;
P_0x556bc77beca0 .param/l "SEND_SUM_1" 1 6 20, +C4<00000000000000000000000000000011>;
P_0x556bc77bece0 .param/l "SEND_SUM_2" 1 6 22, +C4<00000000000000000000000000000101>;
P_0x556bc77bed20 .param/l "SEND_SUM_3" 1 6 24, +C4<00000000000000000000000000000111>;
P_0x556bc77bed60 .param/l "START_CODE" 1 6 27, +C4<00000000000000000000000000000000>;
P_0x556bc77beda0 .param/l "WAIT_SEND_1" 1 6 21, +C4<00000000000000000000000000000100>;
P_0x556bc77bede0 .param/l "WAIT_SEND_2" 1 6 23, +C4<00000000000000000000000000000110>;
P_0x556bc77bee20 .param/l "WAIT_SEND_3" 1 6 25, +C4<00000000000000000000000000001000>;
P_0x556bc77bee60 .param/l "WAIT_SUM" 1 6 19, +C4<00000000000000000000000000000010>;
v0x556bc78bf6a0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc78bedd0_0 .var "next_state", 3 0;
v0x556bc78bee90_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
v0x556bc78be570_0 .net "rx_data", 7 0, v0x556bc793d600_0;  alias, 1 drivers
v0x556bc78bdcb0_0 .net "rx_ready", 0 0, v0x556bc793f150_0;  alias, 1 drivers
v0x556bc78bd420_0 .var "send_sel", 1 0;
v0x556bc78bcb90_0 .var "state", 3 0;
v0x556bc78bc300_0 .var "sum_en", 0 0;
v0x556bc78bc3c0_0 .net "sum_ready", 0 0, v0x556bc7929e20_0;  alias, 1 drivers
v0x556bc78bba70_0 .var "timer", 15 0;
v0x556bc78bb1e0_0 .net "tx_busy", 0 0, v0x556bc793e7f0_0;  alias, 1 drivers
v0x556bc78bb2a0_0 .var "tx_send", 0 0;
E_0x556bc78c4490 .event posedge, v0x556bc77bf9f0_0;
E_0x556bc78bf660/0 .event anyedge, v0x556bc78bcb90_0, v0x556bc78bdcb0_0, v0x556bc78be570_0, v0x556bc78bc3c0_0;
E_0x556bc78bf660/1 .event anyedge, v0x556bc78bba70_0;
E_0x556bc78bf660 .event/or E_0x556bc78bf660/0, E_0x556bc78bf660/1;
S_0x556bc77c8bf0 .scope module, "m" "mux" 4 38, 7 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x556bc77c8e10_0 .net "a", 0 0, L_0x556bc7943c90;  alias, 1 drivers
v0x556bc77c8ef0_0 .net "b", 0 0, L_0x556bc7943ba0;  alias, 1 drivers
v0x556bc77c8fb0_0 .net "sel", 0 0, L_0x556bc7943d80;  alias, 1 drivers
v0x556bc78ba950_0 .var "y", 0 0;
E_0x556bc77c8db0 .event anyedge, v0x556bc77c8fb0_0, v0x556bc77c8ef0_0, v0x556bc77c8e10_0;
S_0x556bc77cbe30 .scope module, "m2" "mux" 4 55, 7 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x556bc77cc090_0 .net "a", 0 0, L_0x556bc794e770;  alias, 1 drivers
v0x556bc77cc170_0 .net "b", 0 0, L_0x556bc7951d60;  alias, 1 drivers
v0x556bc78ba0c0_0 .net "sel", 0 0, L_0x556bc79441f0;  alias, 1 drivers
v0x556bc78ba160_0 .var "y", 0 0;
E_0x556bc77cc010 .event anyedge, v0x556bc78ba0c0_0, v0x556bc77cc170_0, v0x556bc77cc090_0;
S_0x556bc77c5220 .scope module, "m3" "mux" 4 40, 7 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x556bc77c54d0_0 .net "a", 0 0, L_0x556bc7943e20;  alias, 1 drivers
v0x556bc77c55b0_0 .net "b", 0 0, L_0x556bc7943ec0;  alias, 1 drivers
v0x556bc78b9830_0 .net "sel", 0 0, L_0x556bc79441f0;  alias, 1 drivers
v0x556bc78b98d0_0 .var "y", 0 0;
E_0x556bc77c5450 .event anyedge, v0x556bc78ba0c0_0, v0x556bc77c55b0_0, v0x556bc77c54d0_0;
S_0x556bc77c6740 .scope module, "osc1" "USM_ringoscillator_inv2" 4 53, 8 32 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x556bc77c6920 .param/l "etapas" 1 8 40, +C4<00000000000000000000000001100011>;
L_0x556bc794e5a0 .functor AND 1, L_0x556bc794e770, L_0x556bc7943e20, C4<1>, C4<1>;
L_0x556bc794e770 .functor BUFZ 1, L_0x556bc794e3c0, C4<0>, C4<0>, C4<0>;
v0x556bc7918a30 .array "aux_wire", 0 99;
v0x556bc7918a30_0 .net v0x556bc7918a30 0, 0 0, L_0x556bc794e5a0; 1 drivers
v0x556bc7918a30_1 .net v0x556bc7918a30 1, 0 0, L_0x556bc79446c0; 1 drivers
v0x556bc7918a30_2 .net v0x556bc7918a30 2, 0 0, L_0x556bc7944ef0; 1 drivers
v0x556bc7918a30_3 .net v0x556bc7918a30 3, 0 0, L_0x556bc7945040; 1 drivers
v0x556bc7918a30_4 .net v0x556bc7918a30 4, 0 0, L_0x556bc7945190; 1 drivers
v0x556bc7918a30_5 .net v0x556bc7918a30 5, 0 0, L_0x556bc79452e0; 1 drivers
v0x556bc7918a30_6 .net v0x556bc7918a30 6, 0 0, L_0x556bc7945430; 1 drivers
v0x556bc7918a30_7 .net v0x556bc7918a30 7, 0 0, L_0x556bc7945580; 1 drivers
v0x556bc7918a30_8 .net v0x556bc7918a30 8, 0 0, L_0x556bc79456d0; 1 drivers
v0x556bc7918a30_9 .net v0x556bc7918a30 9, 0 0, L_0x556bc7945820; 1 drivers
v0x556bc7918a30_10 .net v0x556bc7918a30 10, 0 0, L_0x556bc7945970; 1 drivers
v0x556bc7918a30_11 .net v0x556bc7918a30 11, 0 0, L_0x556bc7945ac0; 1 drivers
v0x556bc7918a30_12 .net v0x556bc7918a30 12, 0 0, L_0x556bc7945c10; 1 drivers
v0x556bc7918a30_13 .net v0x556bc7918a30 13, 0 0, L_0x556bc7945d60; 1 drivers
v0x556bc7918a30_14 .net v0x556bc7918a30 14, 0 0, L_0x556bc7945ef0; 1 drivers
v0x556bc7918a30_15 .net v0x556bc7918a30 15, 0 0, L_0x556bc7946080; 1 drivers
v0x556bc7918a30_16 .net v0x556bc7918a30 16, 0 0, L_0x556bc7946210; 1 drivers
v0x556bc7918a30_17 .net v0x556bc7918a30 17, 0 0, L_0x556bc79463a0; 1 drivers
v0x556bc7918a30_18 .net v0x556bc7918a30 18, 0 0, L_0x556bc7946530; 1 drivers
v0x556bc7918a30_19 .net v0x556bc7918a30 19, 0 0, L_0x556bc79466c0; 1 drivers
v0x556bc7918a30_20 .net v0x556bc7918a30 20, 0 0, L_0x556bc7946850; 1 drivers
v0x556bc7918a30_21 .net v0x556bc7918a30 21, 0 0, L_0x556bc79469e0; 1 drivers
v0x556bc7918a30_22 .net v0x556bc7918a30 22, 0 0, L_0x556bc7946b70; 1 drivers
v0x556bc7918a30_23 .net v0x556bc7918a30 23, 0 0, L_0x556bc7946d00; 1 drivers
v0x556bc7918a30_24 .net v0x556bc7918a30 24, 0 0, L_0x556bc7946e90; 1 drivers
v0x556bc7918a30_25 .net v0x556bc7918a30 25, 0 0, L_0x556bc7947020; 1 drivers
v0x556bc7918a30_26 .net v0x556bc7918a30 26, 0 0, L_0x556bc79471b0; 1 drivers
v0x556bc7918a30_27 .net v0x556bc7918a30 27, 0 0, L_0x556bc7947340; 1 drivers
v0x556bc7918a30_28 .net v0x556bc7918a30 28, 0 0, L_0x556bc79474d0; 1 drivers
v0x556bc7918a30_29 .net v0x556bc7918a30 29, 0 0, L_0x556bc7947660; 1 drivers
v0x556bc7918a30_30 .net v0x556bc7918a30 30, 0 0, L_0x556bc79477f0; 1 drivers
v0x556bc7918a30_31 .net v0x556bc7918a30 31, 0 0, L_0x556bc7947980; 1 drivers
v0x556bc7918a30_32 .net v0x556bc7918a30 32, 0 0, L_0x556bc7947b10; 1 drivers
v0x556bc7918a30_33 .net v0x556bc7918a30 33, 0 0, L_0x556bc7947ca0; 1 drivers
v0x556bc7918a30_34 .net v0x556bc7918a30 34, 0 0, L_0x556bc7947e30; 1 drivers
v0x556bc7918a30_35 .net v0x556bc7918a30 35, 0 0, L_0x556bc7947fc0; 1 drivers
v0x556bc7918a30_36 .net v0x556bc7918a30 36, 0 0, L_0x556bc7948150; 1 drivers
v0x556bc7918a30_37 .net v0x556bc7918a30 37, 0 0, L_0x556bc79482e0; 1 drivers
v0x556bc7918a30_38 .net v0x556bc7918a30 38, 0 0, L_0x556bc7948470; 1 drivers
v0x556bc7918a30_39 .net v0x556bc7918a30 39, 0 0, L_0x556bc7948600; 1 drivers
v0x556bc7918a30_40 .net v0x556bc7918a30 40, 0 0, L_0x556bc7948790; 1 drivers
v0x556bc7918a30_41 .net v0x556bc7918a30 41, 0 0, L_0x556bc7948920; 1 drivers
v0x556bc7918a30_42 .net v0x556bc7918a30 42, 0 0, L_0x556bc7948ab0; 1 drivers
v0x556bc7918a30_43 .net v0x556bc7918a30 43, 0 0, L_0x556bc7948c40; 1 drivers
v0x556bc7918a30_44 .net v0x556bc7918a30 44, 0 0, L_0x556bc7948dd0; 1 drivers
v0x556bc7918a30_45 .net v0x556bc7918a30 45, 0 0, L_0x556bc7948f60; 1 drivers
v0x556bc7918a30_46 .net v0x556bc7918a30 46, 0 0, L_0x556bc79490f0; 1 drivers
v0x556bc7918a30_47 .net v0x556bc7918a30 47, 0 0, L_0x556bc7949280; 1 drivers
v0x556bc7918a30_48 .net v0x556bc7918a30 48, 0 0, L_0x556bc7949410; 1 drivers
v0x556bc7918a30_49 .net v0x556bc7918a30 49, 0 0, L_0x556bc79495a0; 1 drivers
v0x556bc7918a30_50 .net v0x556bc7918a30 50, 0 0, L_0x556bc7949730; 1 drivers
v0x556bc7918a30_51 .net v0x556bc7918a30 51, 0 0, L_0x556bc79498c0; 1 drivers
v0x556bc7918a30_52 .net v0x556bc7918a30 52, 0 0, L_0x556bc7949a50; 1 drivers
v0x556bc7918a30_53 .net v0x556bc7918a30 53, 0 0, L_0x556bc7949be0; 1 drivers
v0x556bc7918a30_54 .net v0x556bc7918a30 54, 0 0, L_0x556bc7949d70; 1 drivers
v0x556bc7918a30_55 .net v0x556bc7918a30 55, 0 0, L_0x556bc7949f00; 1 drivers
v0x556bc7918a30_56 .net v0x556bc7918a30 56, 0 0, L_0x556bc794a090; 1 drivers
v0x556bc7918a30_57 .net v0x556bc7918a30 57, 0 0, L_0x556bc794a220; 1 drivers
v0x556bc7918a30_58 .net v0x556bc7918a30 58, 0 0, L_0x556bc794a3b0; 1 drivers
v0x556bc7918a30_59 .net v0x556bc7918a30 59, 0 0, L_0x556bc794a540; 1 drivers
v0x556bc7918a30_60 .net v0x556bc7918a30 60, 0 0, L_0x556bc794a6d0; 1 drivers
v0x556bc7918a30_61 .net v0x556bc7918a30 61, 0 0, L_0x556bc794a860; 1 drivers
v0x556bc7918a30_62 .net v0x556bc7918a30 62, 0 0, L_0x556bc794a9f0; 1 drivers
v0x556bc7918a30_63 .net v0x556bc7918a30 63, 0 0, L_0x556bc794ab80; 1 drivers
v0x556bc7918a30_64 .net v0x556bc7918a30 64, 0 0, L_0x556bc794ad10; 1 drivers
v0x556bc7918a30_65 .net v0x556bc7918a30 65, 0 0, L_0x556bc794aea0; 1 drivers
v0x556bc7918a30_66 .net v0x556bc7918a30 66, 0 0, L_0x556bc794b030; 1 drivers
v0x556bc7918a30_67 .net v0x556bc7918a30 67, 0 0, L_0x556bc794b1c0; 1 drivers
v0x556bc7918a30_68 .net v0x556bc7918a30 68, 0 0, L_0x556bc794b350; 1 drivers
v0x556bc7918a30_69 .net v0x556bc7918a30 69, 0 0, L_0x556bc794b4e0; 1 drivers
v0x556bc7918a30_70 .net v0x556bc7918a30 70, 0 0, L_0x556bc794b670; 1 drivers
v0x556bc7918a30_71 .net v0x556bc7918a30 71, 0 0, L_0x556bc794b800; 1 drivers
v0x556bc7918a30_72 .net v0x556bc7918a30 72, 0 0, L_0x556bc794b990; 1 drivers
v0x556bc7918a30_73 .net v0x556bc7918a30 73, 0 0, L_0x556bc794bb20; 1 drivers
v0x556bc7918a30_74 .net v0x556bc7918a30 74, 0 0, L_0x556bc794bcb0; 1 drivers
v0x556bc7918a30_75 .net v0x556bc7918a30 75, 0 0, L_0x556bc794be40; 1 drivers
v0x556bc7918a30_76 .net v0x556bc7918a30 76, 0 0, L_0x556bc794bfd0; 1 drivers
v0x556bc7918a30_77 .net v0x556bc7918a30 77, 0 0, L_0x556bc794c160; 1 drivers
v0x556bc7918a30_78 .net v0x556bc7918a30 78, 0 0, L_0x556bc794c2f0; 1 drivers
v0x556bc7918a30_79 .net v0x556bc7918a30 79, 0 0, L_0x556bc794c480; 1 drivers
v0x556bc7918a30_80 .net v0x556bc7918a30 80, 0 0, L_0x556bc794c610; 1 drivers
v0x556bc7918a30_81 .net v0x556bc7918a30 81, 0 0, L_0x556bc794c7a0; 1 drivers
v0x556bc7918a30_82 .net v0x556bc7918a30 82, 0 0, L_0x556bc794c930; 1 drivers
v0x556bc7918a30_83 .net v0x556bc7918a30 83, 0 0, L_0x556bc794cac0; 1 drivers
v0x556bc7918a30_84 .net v0x556bc7918a30 84, 0 0, L_0x556bc794cc50; 1 drivers
v0x556bc7918a30_85 .net v0x556bc7918a30 85, 0 0, L_0x556bc794cde0; 1 drivers
v0x556bc7918a30_86 .net v0x556bc7918a30 86, 0 0, L_0x556bc794cf70; 1 drivers
v0x556bc7918a30_87 .net v0x556bc7918a30 87, 0 0, L_0x556bc794d100; 1 drivers
v0x556bc7918a30_88 .net v0x556bc7918a30 88, 0 0, L_0x556bc794d290; 1 drivers
v0x556bc7918a30_89 .net v0x556bc7918a30 89, 0 0, L_0x556bc794d420; 1 drivers
v0x556bc7918a30_90 .net v0x556bc7918a30 90, 0 0, L_0x556bc794d5b0; 1 drivers
v0x556bc7918a30_91 .net v0x556bc7918a30 91, 0 0, L_0x556bc794d740; 1 drivers
v0x556bc7918a30_92 .net v0x556bc7918a30 92, 0 0, L_0x556bc794d8d0; 1 drivers
v0x556bc7918a30_93 .net v0x556bc7918a30 93, 0 0, L_0x556bc794da60; 1 drivers
v0x556bc7918a30_94 .net v0x556bc7918a30 94, 0 0, L_0x556bc794dbf0; 1 drivers
v0x556bc7918a30_95 .net v0x556bc7918a30 95, 0 0, L_0x556bc794dd80; 1 drivers
v0x556bc7918a30_96 .net v0x556bc7918a30 96, 0 0, L_0x556bc794df10; 1 drivers
v0x556bc7918a30_97 .net v0x556bc7918a30 97, 0 0, L_0x556bc794e0a0; 1 drivers
v0x556bc7918a30_98 .net v0x556bc7918a30 98, 0 0, L_0x556bc794e230; 1 drivers
v0x556bc7918a30_99 .net v0x556bc7918a30 99, 0 0, L_0x556bc794e3c0; 1 drivers
v0x556bc791acd0_0 .net "en", 0 0, L_0x556bc7943e20;  alias, 1 drivers
v0x556bc791ad70_0 .net "out", 0 0, L_0x556bc794e770;  alias, 1 drivers
S_0x556bc77c6a20 .scope generate, "genblk1[0]" "genblk1[0]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78b9030 .param/l "i" 1 8 46, +C4<00>;
S_0x556bc780cda0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77c6a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79446c0/d .functor NOR 1, L_0x556bc794e5a0, L_0x556bc794e5a0, C4<0>, C4<0>;
L_0x556bc79446c0 .delay 1 (2000,2000,2000) L_0x556bc79446c0/d;
v0x556bc780d000_0 .net "A", 0 0, L_0x556bc794e5a0;  alias, 1 drivers
v0x556bc780d0e0_0 .net "Y", 0 0, L_0x556bc79446c0;  alias, 1 drivers
S_0x556bc77dba30 .scope generate, "genblk1[1]" "genblk1[1]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77dbc10 .param/l "i" 1 8 46, +C4<01>;
S_0x556bc77dbcd0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77dba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7944ef0/d .functor NOR 1, L_0x556bc79446c0, L_0x556bc79446c0, C4<0>, C4<0>;
L_0x556bc7944ef0 .delay 1 (2000,2000,2000) L_0x556bc7944ef0/d;
v0x556bc78b8790_0 .net "A", 0 0, L_0x556bc79446c0;  alias, 1 drivers
v0x556bc78b7e80_0 .net "Y", 0 0, L_0x556bc7944ef0;  alias, 1 drivers
S_0x556bc77c3fa0 .scope generate, "genblk1[2]" "genblk1[2]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77c41b0 .param/l "i" 1 8 46, +C4<010>;
S_0x556bc77c4270 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77c3fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945040/d .functor NOR 1, L_0x556bc7944ef0, L_0x556bc7944ef0, C4<0>, C4<0>;
L_0x556bc7945040 .delay 1 (2000,2000,2000) L_0x556bc7945040/d;
v0x556bc78b7630_0 .net "A", 0 0, L_0x556bc7944ef0;  alias, 1 drivers
v0x556bc78b6d60_0 .net "Y", 0 0, L_0x556bc7945040;  alias, 1 drivers
S_0x556bc77c2400 .scope generate, "genblk1[3]" "genblk1[3]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77c25e0 .param/l "i" 1 8 46, +C4<011>;
S_0x556bc77c26c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77c2400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945190/d .functor NOR 1, L_0x556bc7945040, L_0x556bc7945040, C4<0>, C4<0>;
L_0x556bc7945190 .delay 1 (2000,2000,2000) L_0x556bc7945190/d;
v0x556bc78b64d0_0 .net "A", 0 0, L_0x556bc7945040;  alias, 1 drivers
v0x556bc78b5c40_0 .net "Y", 0 0, L_0x556bc7945190;  alias, 1 drivers
S_0x556bc780bf50 .scope generate, "genblk1[4]" "genblk1[4]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc780c1a0 .param/l "i" 1 8 46, +C4<0100>;
S_0x556bc77c3380 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc780bf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79452e0/d .functor NOR 1, L_0x556bc7945190, L_0x556bc7945190, C4<0>, C4<0>;
L_0x556bc79452e0 .delay 1 (2000,2000,2000) L_0x556bc79452e0/d;
v0x556bc77c35c0_0 .net "A", 0 0, L_0x556bc7945190;  alias, 1 drivers
v0x556bc77c3680_0 .net "Y", 0 0, L_0x556bc79452e0;  alias, 1 drivers
S_0x556bc77c0580 .scope generate, "genblk1[5]" "genblk1[5]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77c0760 .param/l "i" 1 8 46, +C4<0101>;
S_0x556bc77c0840 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77c0580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945430/d .functor NOR 1, L_0x556bc79452e0, L_0x556bc79452e0, C4<0>, C4<0>;
L_0x556bc7945430 .delay 1 (2000,2000,2000) L_0x556bc7945430/d;
v0x556bc780c280_0 .net "A", 0 0, L_0x556bc79452e0;  alias, 1 drivers
v0x556bc78b53b0_0 .net "Y", 0 0, L_0x556bc7945430;  alias, 1 drivers
S_0x556bc77ddea0 .scope generate, "genblk1[6]" "genblk1[6]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77de0a0 .param/l "i" 1 8 46, +C4<0110>;
S_0x556bc77de180 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77ddea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945580/d .functor NOR 1, L_0x556bc7945430, L_0x556bc7945430, C4<0>, C4<0>;
L_0x556bc7945580 .delay 1 (2000,2000,2000) L_0x556bc7945580/d;
v0x556bc78b4b20_0 .net "A", 0 0, L_0x556bc7945430;  alias, 1 drivers
v0x556bc78b4bc0_0 .net "Y", 0 0, L_0x556bc7945580;  alias, 1 drivers
S_0x556bc777bcf0 .scope generate, "genblk1[7]" "genblk1[7]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc777bed0 .param/l "i" 1 8 46, +C4<0111>;
S_0x556bc777bfb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc777bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79456d0/d .functor NOR 1, L_0x556bc7945580, L_0x556bc7945580, C4<0>, C4<0>;
L_0x556bc79456d0 .delay 1 (2000,2000,2000) L_0x556bc79456d0/d;
v0x556bc78b4290_0 .net "A", 0 0, L_0x556bc7945580;  alias, 1 drivers
v0x556bc78b3a00_0 .net "Y", 0 0, L_0x556bc79456d0;  alias, 1 drivers
S_0x556bc77e37f0 .scope generate, "genblk1[8]" "genblk1[8]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc780c150 .param/l "i" 1 8 46, +C4<01000>;
S_0x556bc77e3a80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77e37f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945820/d .functor NOR 1, L_0x556bc79456d0, L_0x556bc79456d0, C4<0>, C4<0>;
L_0x556bc7945820 .delay 1 (2000,2000,2000) L_0x556bc7945820/d;
v0x556bc78b3170_0 .net "A", 0 0, L_0x556bc79456d0;  alias, 1 drivers
v0x556bc78b3230_0 .net "Y", 0 0, L_0x556bc7945820;  alias, 1 drivers
S_0x556bc77efa60 .scope generate, "genblk1[9]" "genblk1[9]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77efc40 .param/l "i" 1 8 46, +C4<01001>;
S_0x556bc77efd20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77efa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945970/d .functor NOR 1, L_0x556bc7945820, L_0x556bc7945820, C4<0>, C4<0>;
L_0x556bc7945970 .delay 1 (2000,2000,2000) L_0x556bc7945970/d;
v0x556bc78b2990_0 .net "A", 0 0, L_0x556bc7945820;  alias, 1 drivers
v0x556bc78b2080_0 .net "Y", 0 0, L_0x556bc7945970;  alias, 1 drivers
S_0x556bc77f4990 .scope generate, "genblk1[10]" "genblk1[10]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77f4b70 .param/l "i" 1 8 46, +C4<01010>;
S_0x556bc77f4c50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77f4990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945ac0/d .functor NOR 1, L_0x556bc7945970, L_0x556bc7945970, C4<0>, C4<0>;
L_0x556bc7945ac0 .delay 1 (2000,2000,2000) L_0x556bc7945ac0/d;
v0x556bc78b1870_0 .net "A", 0 0, L_0x556bc7945970;  alias, 1 drivers
v0x556bc78b0f30_0 .net "Y", 0 0, L_0x556bc7945ac0;  alias, 1 drivers
S_0x556bc77f93a0 .scope generate, "genblk1[11]" "genblk1[11]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77f9580 .param/l "i" 1 8 46, +C4<01011>;
S_0x556bc77f9660 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77f93a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945c10/d .functor NOR 1, L_0x556bc7945ac0, L_0x556bc7945ac0, C4<0>, C4<0>;
L_0x556bc7945c10 .delay 1 (2000,2000,2000) L_0x556bc7945c10/d;
v0x556bc78b0710_0 .net "A", 0 0, L_0x556bc7945ac0;  alias, 1 drivers
v0x556bc78afe10_0 .net "Y", 0 0, L_0x556bc7945c10;  alias, 1 drivers
S_0x556bc7803b90 .scope generate, "genblk1[12]" "genblk1[12]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7803d70 .param/l "i" 1 8 46, +C4<01100>;
S_0x556bc7803e50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7803b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945d60/d .functor NOR 1, L_0x556bc7945c10, L_0x556bc7945c10, C4<0>, C4<0>;
L_0x556bc7945d60 .delay 1 (2000,2000,2000) L_0x556bc7945d60/d;
v0x556bc78af5c0_0 .net "A", 0 0, L_0x556bc7945c10;  alias, 1 drivers
v0x556bc78aecf0_0 .net "Y", 0 0, L_0x556bc7945d60;  alias, 1 drivers
S_0x556bc77c14c0 .scope generate, "genblk1[13]" "genblk1[13]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77c16c0 .param/l "i" 1 8 46, +C4<01101>;
S_0x556bc77c17a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77c14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7945ef0/d .functor NOR 1, L_0x556bc7945d60, L_0x556bc7945d60, C4<0>, C4<0>;
L_0x556bc7945ef0 .delay 1 (2000,2000,2000) L_0x556bc7945ef0/d;
v0x556bc78ae460_0 .net "A", 0 0, L_0x556bc7945d60;  alias, 1 drivers
v0x556bc78ae520_0 .net "Y", 0 0, L_0x556bc7945ef0;  alias, 1 drivers
S_0x556bc77d0840 .scope generate, "genblk1[14]" "genblk1[14]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc77d0a20 .param/l "i" 1 8 46, +C4<01110>;
S_0x556bc77d0b00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc77d0840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946080/d .functor NOR 1, L_0x556bc7945ef0, L_0x556bc7945ef0, C4<0>, C4<0>;
L_0x556bc7946080 .delay 1 (2000,2000,2000) L_0x556bc7946080/d;
v0x556bc78ad340_0 .net "A", 0 0, L_0x556bc7945ef0;  alias, 1 drivers
v0x556bc78ad400_0 .net "Y", 0 0, L_0x556bc7946080;  alias, 1 drivers
S_0x556bc78f5d20 .scope generate, "genblk1[15]" "genblk1[15]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78acb00 .param/l "i" 1 8 46, +C4<01111>;
S_0x556bc78f5eb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f5d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946210/d .functor NOR 1, L_0x556bc7946080, L_0x556bc7946080, C4<0>, C4<0>;
L_0x556bc7946210 .delay 1 (2000,2000,2000) L_0x556bc7946210/d;
v0x556bc78ac2d0_0 .net "A", 0 0, L_0x556bc7946080;  alias, 1 drivers
v0x556bc78ab9c0_0 .net "Y", 0 0, L_0x556bc7946210;  alias, 1 drivers
S_0x556bc78f6040 .scope generate, "genblk1[16]" "genblk1[16]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78ab150 .param/l "i" 1 8 46, +C4<010000>;
S_0x556bc78f61d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f6040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79463a0/d .functor NOR 1, L_0x556bc7946210, L_0x556bc7946210, C4<0>, C4<0>;
L_0x556bc79463a0 .delay 1 (2000,2000,2000) L_0x556bc79463a0/d;
v0x556bc78aa920_0 .net "A", 0 0, L_0x556bc7946210;  alias, 1 drivers
v0x556bc78a9fe0_0 .net "Y", 0 0, L_0x556bc79463a0;  alias, 1 drivers
S_0x556bc78f6360 .scope generate, "genblk1[17]" "genblk1[17]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78a97a0 .param/l "i" 1 8 46, +C4<010001>;
S_0x556bc78f64f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f6360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946530/d .functor NOR 1, L_0x556bc79463a0, L_0x556bc79463a0, C4<0>, C4<0>;
L_0x556bc7946530 .delay 1 (2000,2000,2000) L_0x556bc7946530/d;
v0x556bc78a8f30_0 .net "A", 0 0, L_0x556bc79463a0;  alias, 1 drivers
v0x556bc78a8630_0 .net "Y", 0 0, L_0x556bc7946530;  alias, 1 drivers
S_0x556bc78f6680 .scope generate, "genblk1[18]" "genblk1[18]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78a7da0 .param/l "i" 1 8 46, +C4<010010>;
S_0x556bc78f6810 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f6680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79466c0/d .functor NOR 1, L_0x556bc7946530, L_0x556bc7946530, C4<0>, C4<0>;
L_0x556bc79466c0 .delay 1 (2000,2000,2000) L_0x556bc79466c0/d;
v0x556bc78a7550_0 .net "A", 0 0, L_0x556bc7946530;  alias, 1 drivers
v0x556bc78a6c80_0 .net "Y", 0 0, L_0x556bc79466c0;  alias, 1 drivers
S_0x556bc78f69a0 .scope generate, "genblk1[19]" "genblk1[19]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78a63f0 .param/l "i" 1 8 46, +C4<010011>;
S_0x556bc78f6b30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f69a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946850/d .functor NOR 1, L_0x556bc79466c0, L_0x556bc79466c0, C4<0>, C4<0>;
L_0x556bc7946850 .delay 1 (2000,2000,2000) L_0x556bc7946850/d;
v0x556bc78a5b60_0 .net "A", 0 0, L_0x556bc79466c0;  alias, 1 drivers
v0x556bc78a5c20_0 .net "Y", 0 0, L_0x556bc7946850;  alias, 1 drivers
S_0x556bc78f6cc0 .scope generate, "genblk1[20]" "genblk1[20]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78a53a0 .param/l "i" 1 8 46, +C4<010100>;
S_0x556bc78f6e50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79469e0/d .functor NOR 1, L_0x556bc7946850, L_0x556bc7946850, C4<0>, C4<0>;
L_0x556bc79469e0 .delay 1 (2000,2000,2000) L_0x556bc79469e0/d;
v0x556bc788a340_0 .net "A", 0 0, L_0x556bc7946850;  alias, 1 drivers
v0x556bc788a400_0 .net "Y", 0 0, L_0x556bc79469e0;  alias, 1 drivers
S_0x556bc78f6fe0 .scope generate, "genblk1[21]" "genblk1[21]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7858680 .param/l "i" 1 8 46, +C4<010101>;
S_0x556bc78f7170 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f6fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946b70/d .functor NOR 1, L_0x556bc79469e0, L_0x556bc79469e0, C4<0>, C4<0>;
L_0x556bc7946b70 .delay 1 (2000,2000,2000) L_0x556bc7946b70/d;
v0x556bc785b5a0_0 .net "A", 0 0, L_0x556bc79469e0;  alias, 1 drivers
v0x556bc780de10_0 .net "Y", 0 0, L_0x556bc7946b70;  alias, 1 drivers
S_0x556bc78f7300 .scope generate, "genblk1[22]" "genblk1[22]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc788f2c0 .param/l "i" 1 8 46, +C4<010110>;
S_0x556bc78f7490 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f7300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946d00/d .functor NOR 1, L_0x556bc7946b70, L_0x556bc7946b70, C4<0>, C4<0>;
L_0x556bc7946d00 .delay 1 (2000,2000,2000) L_0x556bc7946d00/d;
v0x556bc788edd0_0 .net "A", 0 0, L_0x556bc7946b70;  alias, 1 drivers
v0x556bc78f7620_0 .net "Y", 0 0, L_0x556bc7946d00;  alias, 1 drivers
S_0x556bc78f76e0 .scope generate, "genblk1[23]" "genblk1[23]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f78c0 .param/l "i" 1 8 46, +C4<010111>;
S_0x556bc78f79a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7946e90/d .functor NOR 1, L_0x556bc7946d00, L_0x556bc7946d00, C4<0>, C4<0>;
L_0x556bc7946e90 .delay 1 (2000,2000,2000) L_0x556bc7946e90/d;
v0x556bc78f7be0_0 .net "A", 0 0, L_0x556bc7946d00;  alias, 1 drivers
v0x556bc78f7cd0_0 .net "Y", 0 0, L_0x556bc7946e90;  alias, 1 drivers
S_0x556bc78f7dd0 .scope generate, "genblk1[24]" "genblk1[24]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f7fb0 .param/l "i" 1 8 46, +C4<011000>;
S_0x556bc78f8090 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f7dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947020/d .functor NOR 1, L_0x556bc7946e90, L_0x556bc7946e90, C4<0>, C4<0>;
L_0x556bc7947020 .delay 1 (2000,2000,2000) L_0x556bc7947020/d;
v0x556bc78f82d0_0 .net "A", 0 0, L_0x556bc7946e90;  alias, 1 drivers
v0x556bc78f83c0_0 .net "Y", 0 0, L_0x556bc7947020;  alias, 1 drivers
S_0x556bc78f84c0 .scope generate, "genblk1[25]" "genblk1[25]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f86a0 .param/l "i" 1 8 46, +C4<011001>;
S_0x556bc78f8780 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f84c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79471b0/d .functor NOR 1, L_0x556bc7947020, L_0x556bc7947020, C4<0>, C4<0>;
L_0x556bc79471b0 .delay 1 (2000,2000,2000) L_0x556bc79471b0/d;
v0x556bc78f89c0_0 .net "A", 0 0, L_0x556bc7947020;  alias, 1 drivers
v0x556bc78f8ab0_0 .net "Y", 0 0, L_0x556bc79471b0;  alias, 1 drivers
S_0x556bc78f8bb0 .scope generate, "genblk1[26]" "genblk1[26]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f8d90 .param/l "i" 1 8 46, +C4<011010>;
S_0x556bc78f8e70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f8bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947340/d .functor NOR 1, L_0x556bc79471b0, L_0x556bc79471b0, C4<0>, C4<0>;
L_0x556bc7947340 .delay 1 (2000,2000,2000) L_0x556bc7947340/d;
v0x556bc78f90b0_0 .net "A", 0 0, L_0x556bc79471b0;  alias, 1 drivers
v0x556bc78f91a0_0 .net "Y", 0 0, L_0x556bc7947340;  alias, 1 drivers
S_0x556bc78f92a0 .scope generate, "genblk1[27]" "genblk1[27]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f9480 .param/l "i" 1 8 46, +C4<011011>;
S_0x556bc78f9560 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79474d0/d .functor NOR 1, L_0x556bc7947340, L_0x556bc7947340, C4<0>, C4<0>;
L_0x556bc79474d0 .delay 1 (2000,2000,2000) L_0x556bc79474d0/d;
v0x556bc78f97a0_0 .net "A", 0 0, L_0x556bc7947340;  alias, 1 drivers
v0x556bc78f9890_0 .net "Y", 0 0, L_0x556bc79474d0;  alias, 1 drivers
S_0x556bc78f9990 .scope generate, "genblk1[28]" "genblk1[28]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78f9b70 .param/l "i" 1 8 46, +C4<011100>;
S_0x556bc78f9c50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78f9990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947660/d .functor NOR 1, L_0x556bc79474d0, L_0x556bc79474d0, C4<0>, C4<0>;
L_0x556bc7947660 .delay 1 (2000,2000,2000) L_0x556bc7947660/d;
v0x556bc78f9e90_0 .net "A", 0 0, L_0x556bc79474d0;  alias, 1 drivers
v0x556bc78f9f80_0 .net "Y", 0 0, L_0x556bc7947660;  alias, 1 drivers
S_0x556bc78fa080 .scope generate, "genblk1[29]" "genblk1[29]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fa260 .param/l "i" 1 8 46, +C4<011101>;
S_0x556bc78fa340 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fa080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79477f0/d .functor NOR 1, L_0x556bc7947660, L_0x556bc7947660, C4<0>, C4<0>;
L_0x556bc79477f0 .delay 1 (2000,2000,2000) L_0x556bc79477f0/d;
v0x556bc78fa580_0 .net "A", 0 0, L_0x556bc7947660;  alias, 1 drivers
v0x556bc78fa670_0 .net "Y", 0 0, L_0x556bc79477f0;  alias, 1 drivers
S_0x556bc78fa770 .scope generate, "genblk1[30]" "genblk1[30]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fa950 .param/l "i" 1 8 46, +C4<011110>;
S_0x556bc78faa30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fa770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947980/d .functor NOR 1, L_0x556bc79477f0, L_0x556bc79477f0, C4<0>, C4<0>;
L_0x556bc7947980 .delay 1 (2000,2000,2000) L_0x556bc7947980/d;
v0x556bc78fac70_0 .net "A", 0 0, L_0x556bc79477f0;  alias, 1 drivers
v0x556bc78fad60_0 .net "Y", 0 0, L_0x556bc7947980;  alias, 1 drivers
S_0x556bc78fae60 .scope generate, "genblk1[31]" "genblk1[31]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fb040 .param/l "i" 1 8 46, +C4<011111>;
S_0x556bc78fb120 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fae60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947b10/d .functor NOR 1, L_0x556bc7947980, L_0x556bc7947980, C4<0>, C4<0>;
L_0x556bc7947b10 .delay 1 (2000,2000,2000) L_0x556bc7947b10/d;
v0x556bc78fb360_0 .net "A", 0 0, L_0x556bc7947980;  alias, 1 drivers
v0x556bc78fb450_0 .net "Y", 0 0, L_0x556bc7947b10;  alias, 1 drivers
S_0x556bc78fb550 .scope generate, "genblk1[32]" "genblk1[32]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fb730 .param/l "i" 1 8 46, +C4<0100000>;
S_0x556bc78fb820 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fb550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947ca0/d .functor NOR 1, L_0x556bc7947b10, L_0x556bc7947b10, C4<0>, C4<0>;
L_0x556bc7947ca0 .delay 1 (2000,2000,2000) L_0x556bc7947ca0/d;
v0x556bc78fba80_0 .net "A", 0 0, L_0x556bc7947b10;  alias, 1 drivers
v0x556bc78fbb40_0 .net "Y", 0 0, L_0x556bc7947ca0;  alias, 1 drivers
S_0x556bc78fbc40 .scope generate, "genblk1[33]" "genblk1[33]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fbe20 .param/l "i" 1 8 46, +C4<0100001>;
S_0x556bc78fbf10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fbc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947e30/d .functor NOR 1, L_0x556bc7947ca0, L_0x556bc7947ca0, C4<0>, C4<0>;
L_0x556bc7947e30 .delay 1 (2000,2000,2000) L_0x556bc7947e30/d;
v0x556bc78fc170_0 .net "A", 0 0, L_0x556bc7947ca0;  alias, 1 drivers
v0x556bc78fc230_0 .net "Y", 0 0, L_0x556bc7947e30;  alias, 1 drivers
S_0x556bc78fc330 .scope generate, "genblk1[34]" "genblk1[34]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fc510 .param/l "i" 1 8 46, +C4<0100010>;
S_0x556bc78fc600 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fc330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7947fc0/d .functor NOR 1, L_0x556bc7947e30, L_0x556bc7947e30, C4<0>, C4<0>;
L_0x556bc7947fc0 .delay 1 (2000,2000,2000) L_0x556bc7947fc0/d;
v0x556bc78fc860_0 .net "A", 0 0, L_0x556bc7947e30;  alias, 1 drivers
v0x556bc78fc920_0 .net "Y", 0 0, L_0x556bc7947fc0;  alias, 1 drivers
S_0x556bc78fca20 .scope generate, "genblk1[35]" "genblk1[35]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fcc00 .param/l "i" 1 8 46, +C4<0100011>;
S_0x556bc78fccf0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948150/d .functor NOR 1, L_0x556bc7947fc0, L_0x556bc7947fc0, C4<0>, C4<0>;
L_0x556bc7948150 .delay 1 (2000,2000,2000) L_0x556bc7948150/d;
v0x556bc78fcf50_0 .net "A", 0 0, L_0x556bc7947fc0;  alias, 1 drivers
v0x556bc78fd010_0 .net "Y", 0 0, L_0x556bc7948150;  alias, 1 drivers
S_0x556bc78fd110 .scope generate, "genblk1[36]" "genblk1[36]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fd2f0 .param/l "i" 1 8 46, +C4<0100100>;
S_0x556bc78fd3e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fd110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79482e0/d .functor NOR 1, L_0x556bc7948150, L_0x556bc7948150, C4<0>, C4<0>;
L_0x556bc79482e0 .delay 1 (2000,2000,2000) L_0x556bc79482e0/d;
v0x556bc78fd640_0 .net "A", 0 0, L_0x556bc7948150;  alias, 1 drivers
v0x556bc78fd700_0 .net "Y", 0 0, L_0x556bc79482e0;  alias, 1 drivers
S_0x556bc78fd800 .scope generate, "genblk1[37]" "genblk1[37]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fd9e0 .param/l "i" 1 8 46, +C4<0100101>;
S_0x556bc78fdad0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fd800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948470/d .functor NOR 1, L_0x556bc79482e0, L_0x556bc79482e0, C4<0>, C4<0>;
L_0x556bc7948470 .delay 1 (2000,2000,2000) L_0x556bc7948470/d;
v0x556bc78fdd30_0 .net "A", 0 0, L_0x556bc79482e0;  alias, 1 drivers
v0x556bc78fddf0_0 .net "Y", 0 0, L_0x556bc7948470;  alias, 1 drivers
S_0x556bc78fdef0 .scope generate, "genblk1[38]" "genblk1[38]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fe0d0 .param/l "i" 1 8 46, +C4<0100110>;
S_0x556bc78fe1c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948600/d .functor NOR 1, L_0x556bc7948470, L_0x556bc7948470, C4<0>, C4<0>;
L_0x556bc7948600 .delay 1 (2000,2000,2000) L_0x556bc7948600/d;
v0x556bc78fe420_0 .net "A", 0 0, L_0x556bc7948470;  alias, 1 drivers
v0x556bc78fe4e0_0 .net "Y", 0 0, L_0x556bc7948600;  alias, 1 drivers
S_0x556bc78fe5e0 .scope generate, "genblk1[39]" "genblk1[39]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78fe7c0 .param/l "i" 1 8 46, +C4<0100111>;
S_0x556bc78fe8b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fe5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948790/d .functor NOR 1, L_0x556bc7948600, L_0x556bc7948600, C4<0>, C4<0>;
L_0x556bc7948790 .delay 1 (2000,2000,2000) L_0x556bc7948790/d;
v0x556bc78feb10_0 .net "A", 0 0, L_0x556bc7948600;  alias, 1 drivers
v0x556bc78febd0_0 .net "Y", 0 0, L_0x556bc7948790;  alias, 1 drivers
S_0x556bc78fecd0 .scope generate, "genblk1[40]" "genblk1[40]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78feeb0 .param/l "i" 1 8 46, +C4<0101000>;
S_0x556bc78fefa0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78fecd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948920/d .functor NOR 1, L_0x556bc7948790, L_0x556bc7948790, C4<0>, C4<0>;
L_0x556bc7948920 .delay 1 (2000,2000,2000) L_0x556bc7948920/d;
v0x556bc78ff200_0 .net "A", 0 0, L_0x556bc7948790;  alias, 1 drivers
v0x556bc78ff2c0_0 .net "Y", 0 0, L_0x556bc7948920;  alias, 1 drivers
S_0x556bc78ff3c0 .scope generate, "genblk1[41]" "genblk1[41]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78ff5a0 .param/l "i" 1 8 46, +C4<0101001>;
S_0x556bc78ff690 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78ff3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948ab0/d .functor NOR 1, L_0x556bc7948920, L_0x556bc7948920, C4<0>, C4<0>;
L_0x556bc7948ab0 .delay 1 (2000,2000,2000) L_0x556bc7948ab0/d;
v0x556bc78ff8f0_0 .net "A", 0 0, L_0x556bc7948920;  alias, 1 drivers
v0x556bc78ff9b0_0 .net "Y", 0 0, L_0x556bc7948ab0;  alias, 1 drivers
S_0x556bc78ffab0 .scope generate, "genblk1[42]" "genblk1[42]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc78ffc90 .param/l "i" 1 8 46, +C4<0101010>;
S_0x556bc78ffd80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc78ffab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948c40/d .functor NOR 1, L_0x556bc7948ab0, L_0x556bc7948ab0, C4<0>, C4<0>;
L_0x556bc7948c40 .delay 1 (2000,2000,2000) L_0x556bc7948c40/d;
v0x556bc78fffe0_0 .net "A", 0 0, L_0x556bc7948ab0;  alias, 1 drivers
v0x556bc79000a0_0 .net "Y", 0 0, L_0x556bc7948c40;  alias, 1 drivers
S_0x556bc79001a0 .scope generate, "genblk1[43]" "genblk1[43]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7900380 .param/l "i" 1 8 46, +C4<0101011>;
S_0x556bc7900470 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79001a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948dd0/d .functor NOR 1, L_0x556bc7948c40, L_0x556bc7948c40, C4<0>, C4<0>;
L_0x556bc7948dd0 .delay 1 (2000,2000,2000) L_0x556bc7948dd0/d;
v0x556bc79006d0_0 .net "A", 0 0, L_0x556bc7948c40;  alias, 1 drivers
v0x556bc7900790_0 .net "Y", 0 0, L_0x556bc7948dd0;  alias, 1 drivers
S_0x556bc7900890 .scope generate, "genblk1[44]" "genblk1[44]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7900a70 .param/l "i" 1 8 46, +C4<0101100>;
S_0x556bc7900b60 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7900890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7948f60/d .functor NOR 1, L_0x556bc7948dd0, L_0x556bc7948dd0, C4<0>, C4<0>;
L_0x556bc7948f60 .delay 1 (2000,2000,2000) L_0x556bc7948f60/d;
v0x556bc7900dc0_0 .net "A", 0 0, L_0x556bc7948dd0;  alias, 1 drivers
v0x556bc7900e80_0 .net "Y", 0 0, L_0x556bc7948f60;  alias, 1 drivers
S_0x556bc7900f80 .scope generate, "genblk1[45]" "genblk1[45]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7901160 .param/l "i" 1 8 46, +C4<0101101>;
S_0x556bc7901250 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7900f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79490f0/d .functor NOR 1, L_0x556bc7948f60, L_0x556bc7948f60, C4<0>, C4<0>;
L_0x556bc79490f0 .delay 1 (2000,2000,2000) L_0x556bc79490f0/d;
v0x556bc79014b0_0 .net "A", 0 0, L_0x556bc7948f60;  alias, 1 drivers
v0x556bc7901570_0 .net "Y", 0 0, L_0x556bc79490f0;  alias, 1 drivers
S_0x556bc7901670 .scope generate, "genblk1[46]" "genblk1[46]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7901850 .param/l "i" 1 8 46, +C4<0101110>;
S_0x556bc7901940 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7901670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949280/d .functor NOR 1, L_0x556bc79490f0, L_0x556bc79490f0, C4<0>, C4<0>;
L_0x556bc7949280 .delay 1 (2000,2000,2000) L_0x556bc7949280/d;
v0x556bc7901ba0_0 .net "A", 0 0, L_0x556bc79490f0;  alias, 1 drivers
v0x556bc7901c60_0 .net "Y", 0 0, L_0x556bc7949280;  alias, 1 drivers
S_0x556bc7901d60 .scope generate, "genblk1[47]" "genblk1[47]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7901f40 .param/l "i" 1 8 46, +C4<0101111>;
S_0x556bc7902030 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7901d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949410/d .functor NOR 1, L_0x556bc7949280, L_0x556bc7949280, C4<0>, C4<0>;
L_0x556bc7949410 .delay 1 (2000,2000,2000) L_0x556bc7949410/d;
v0x556bc7902290_0 .net "A", 0 0, L_0x556bc7949280;  alias, 1 drivers
v0x556bc7902350_0 .net "Y", 0 0, L_0x556bc7949410;  alias, 1 drivers
S_0x556bc7902450 .scope generate, "genblk1[48]" "genblk1[48]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7902630 .param/l "i" 1 8 46, +C4<0110000>;
S_0x556bc7902720 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7902450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79495a0/d .functor NOR 1, L_0x556bc7949410, L_0x556bc7949410, C4<0>, C4<0>;
L_0x556bc79495a0 .delay 1 (2000,2000,2000) L_0x556bc79495a0/d;
v0x556bc7902980_0 .net "A", 0 0, L_0x556bc7949410;  alias, 1 drivers
v0x556bc7902a40_0 .net "Y", 0 0, L_0x556bc79495a0;  alias, 1 drivers
S_0x556bc7902b40 .scope generate, "genblk1[49]" "genblk1[49]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7902d20 .param/l "i" 1 8 46, +C4<0110001>;
S_0x556bc7902e10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7902b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949730/d .functor NOR 1, L_0x556bc79495a0, L_0x556bc79495a0, C4<0>, C4<0>;
L_0x556bc7949730 .delay 1 (2000,2000,2000) L_0x556bc7949730/d;
v0x556bc7903070_0 .net "A", 0 0, L_0x556bc79495a0;  alias, 1 drivers
v0x556bc7903130_0 .net "Y", 0 0, L_0x556bc7949730;  alias, 1 drivers
S_0x556bc7903230 .scope generate, "genblk1[50]" "genblk1[50]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7903410 .param/l "i" 1 8 46, +C4<0110010>;
S_0x556bc7903500 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7903230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79498c0/d .functor NOR 1, L_0x556bc7949730, L_0x556bc7949730, C4<0>, C4<0>;
L_0x556bc79498c0 .delay 1 (2000,2000,2000) L_0x556bc79498c0/d;
v0x556bc7903760_0 .net "A", 0 0, L_0x556bc7949730;  alias, 1 drivers
v0x556bc7903820_0 .net "Y", 0 0, L_0x556bc79498c0;  alias, 1 drivers
S_0x556bc7903920 .scope generate, "genblk1[51]" "genblk1[51]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7903b00 .param/l "i" 1 8 46, +C4<0110011>;
S_0x556bc7903bf0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7903920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949a50/d .functor NOR 1, L_0x556bc79498c0, L_0x556bc79498c0, C4<0>, C4<0>;
L_0x556bc7949a50 .delay 1 (2000,2000,2000) L_0x556bc7949a50/d;
v0x556bc7903e50_0 .net "A", 0 0, L_0x556bc79498c0;  alias, 1 drivers
v0x556bc7903f10_0 .net "Y", 0 0, L_0x556bc7949a50;  alias, 1 drivers
S_0x556bc7904010 .scope generate, "genblk1[52]" "genblk1[52]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79041f0 .param/l "i" 1 8 46, +C4<0110100>;
S_0x556bc79042e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7904010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949be0/d .functor NOR 1, L_0x556bc7949a50, L_0x556bc7949a50, C4<0>, C4<0>;
L_0x556bc7949be0 .delay 1 (2000,2000,2000) L_0x556bc7949be0/d;
v0x556bc7904540_0 .net "A", 0 0, L_0x556bc7949a50;  alias, 1 drivers
v0x556bc7904600_0 .net "Y", 0 0, L_0x556bc7949be0;  alias, 1 drivers
S_0x556bc7904700 .scope generate, "genblk1[53]" "genblk1[53]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79048e0 .param/l "i" 1 8 46, +C4<0110101>;
S_0x556bc79049d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7904700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949d70/d .functor NOR 1, L_0x556bc7949be0, L_0x556bc7949be0, C4<0>, C4<0>;
L_0x556bc7949d70 .delay 1 (2000,2000,2000) L_0x556bc7949d70/d;
v0x556bc7904c30_0 .net "A", 0 0, L_0x556bc7949be0;  alias, 1 drivers
v0x556bc7904cf0_0 .net "Y", 0 0, L_0x556bc7949d70;  alias, 1 drivers
S_0x556bc7904df0 .scope generate, "genblk1[54]" "genblk1[54]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7904fd0 .param/l "i" 1 8 46, +C4<0110110>;
S_0x556bc79050c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7904df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7949f00/d .functor NOR 1, L_0x556bc7949d70, L_0x556bc7949d70, C4<0>, C4<0>;
L_0x556bc7949f00 .delay 1 (2000,2000,2000) L_0x556bc7949f00/d;
v0x556bc7905320_0 .net "A", 0 0, L_0x556bc7949d70;  alias, 1 drivers
v0x556bc79053e0_0 .net "Y", 0 0, L_0x556bc7949f00;  alias, 1 drivers
S_0x556bc79054e0 .scope generate, "genblk1[55]" "genblk1[55]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79056c0 .param/l "i" 1 8 46, +C4<0110111>;
S_0x556bc79057b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79054e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a090/d .functor NOR 1, L_0x556bc7949f00, L_0x556bc7949f00, C4<0>, C4<0>;
L_0x556bc794a090 .delay 1 (2000,2000,2000) L_0x556bc794a090/d;
v0x556bc7905a10_0 .net "A", 0 0, L_0x556bc7949f00;  alias, 1 drivers
v0x556bc7905ad0_0 .net "Y", 0 0, L_0x556bc794a090;  alias, 1 drivers
S_0x556bc7905bd0 .scope generate, "genblk1[56]" "genblk1[56]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7905db0 .param/l "i" 1 8 46, +C4<0111000>;
S_0x556bc7905ea0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7905bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a220/d .functor NOR 1, L_0x556bc794a090, L_0x556bc794a090, C4<0>, C4<0>;
L_0x556bc794a220 .delay 1 (2000,2000,2000) L_0x556bc794a220/d;
v0x556bc7906100_0 .net "A", 0 0, L_0x556bc794a090;  alias, 1 drivers
v0x556bc79061c0_0 .net "Y", 0 0, L_0x556bc794a220;  alias, 1 drivers
S_0x556bc79062c0 .scope generate, "genblk1[57]" "genblk1[57]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79064a0 .param/l "i" 1 8 46, +C4<0111001>;
S_0x556bc7906590 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79062c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a3b0/d .functor NOR 1, L_0x556bc794a220, L_0x556bc794a220, C4<0>, C4<0>;
L_0x556bc794a3b0 .delay 1 (2000,2000,2000) L_0x556bc794a3b0/d;
v0x556bc79067f0_0 .net "A", 0 0, L_0x556bc794a220;  alias, 1 drivers
v0x556bc79068b0_0 .net "Y", 0 0, L_0x556bc794a3b0;  alias, 1 drivers
S_0x556bc79069b0 .scope generate, "genblk1[58]" "genblk1[58]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7906b90 .param/l "i" 1 8 46, +C4<0111010>;
S_0x556bc7906c80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79069b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a540/d .functor NOR 1, L_0x556bc794a3b0, L_0x556bc794a3b0, C4<0>, C4<0>;
L_0x556bc794a540 .delay 1 (2000,2000,2000) L_0x556bc794a540/d;
v0x556bc7906ee0_0 .net "A", 0 0, L_0x556bc794a3b0;  alias, 1 drivers
v0x556bc7906fa0_0 .net "Y", 0 0, L_0x556bc794a540;  alias, 1 drivers
S_0x556bc79070a0 .scope generate, "genblk1[59]" "genblk1[59]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7907280 .param/l "i" 1 8 46, +C4<0111011>;
S_0x556bc7907370 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79070a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a6d0/d .functor NOR 1, L_0x556bc794a540, L_0x556bc794a540, C4<0>, C4<0>;
L_0x556bc794a6d0 .delay 1 (2000,2000,2000) L_0x556bc794a6d0/d;
v0x556bc79075d0_0 .net "A", 0 0, L_0x556bc794a540;  alias, 1 drivers
v0x556bc7907690_0 .net "Y", 0 0, L_0x556bc794a6d0;  alias, 1 drivers
S_0x556bc7907790 .scope generate, "genblk1[60]" "genblk1[60]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7907970 .param/l "i" 1 8 46, +C4<0111100>;
S_0x556bc7907a60 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7907790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a860/d .functor NOR 1, L_0x556bc794a6d0, L_0x556bc794a6d0, C4<0>, C4<0>;
L_0x556bc794a860 .delay 1 (2000,2000,2000) L_0x556bc794a860/d;
v0x556bc7907cc0_0 .net "A", 0 0, L_0x556bc794a6d0;  alias, 1 drivers
v0x556bc7907d80_0 .net "Y", 0 0, L_0x556bc794a860;  alias, 1 drivers
S_0x556bc7907e80 .scope generate, "genblk1[61]" "genblk1[61]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7908060 .param/l "i" 1 8 46, +C4<0111101>;
S_0x556bc7908150 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7907e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794a9f0/d .functor NOR 1, L_0x556bc794a860, L_0x556bc794a860, C4<0>, C4<0>;
L_0x556bc794a9f0 .delay 1 (2000,2000,2000) L_0x556bc794a9f0/d;
v0x556bc79083b0_0 .net "A", 0 0, L_0x556bc794a860;  alias, 1 drivers
v0x556bc7908470_0 .net "Y", 0 0, L_0x556bc794a9f0;  alias, 1 drivers
S_0x556bc7908570 .scope generate, "genblk1[62]" "genblk1[62]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7908750 .param/l "i" 1 8 46, +C4<0111110>;
S_0x556bc7908840 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7908570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794ab80/d .functor NOR 1, L_0x556bc794a9f0, L_0x556bc794a9f0, C4<0>, C4<0>;
L_0x556bc794ab80 .delay 1 (2000,2000,2000) L_0x556bc794ab80/d;
v0x556bc7908aa0_0 .net "A", 0 0, L_0x556bc794a9f0;  alias, 1 drivers
v0x556bc7908b60_0 .net "Y", 0 0, L_0x556bc794ab80;  alias, 1 drivers
S_0x556bc7908c60 .scope generate, "genblk1[63]" "genblk1[63]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7908e40 .param/l "i" 1 8 46, +C4<0111111>;
S_0x556bc7908f30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7908c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794ad10/d .functor NOR 1, L_0x556bc794ab80, L_0x556bc794ab80, C4<0>, C4<0>;
L_0x556bc794ad10 .delay 1 (2000,2000,2000) L_0x556bc794ad10/d;
v0x556bc7909190_0 .net "A", 0 0, L_0x556bc794ab80;  alias, 1 drivers
v0x556bc7909250_0 .net "Y", 0 0, L_0x556bc794ad10;  alias, 1 drivers
S_0x556bc7909350 .scope generate, "genblk1[64]" "genblk1[64]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7909940 .param/l "i" 1 8 46, +C4<01000000>;
S_0x556bc7909a30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7909350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794aea0/d .functor NOR 1, L_0x556bc794ad10, L_0x556bc794ad10, C4<0>, C4<0>;
L_0x556bc794aea0 .delay 1 (2000,2000,2000) L_0x556bc794aea0/d;
v0x556bc7909c90_0 .net "A", 0 0, L_0x556bc794ad10;  alias, 1 drivers
v0x556bc7909d50_0 .net "Y", 0 0, L_0x556bc794aea0;  alias, 1 drivers
S_0x556bc7909e50 .scope generate, "genblk1[65]" "genblk1[65]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790a030 .param/l "i" 1 8 46, +C4<01000001>;
S_0x556bc790a120 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7909e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b030/d .functor NOR 1, L_0x556bc794aea0, L_0x556bc794aea0, C4<0>, C4<0>;
L_0x556bc794b030 .delay 1 (2000,2000,2000) L_0x556bc794b030/d;
v0x556bc790a380_0 .net "A", 0 0, L_0x556bc794aea0;  alias, 1 drivers
v0x556bc790a440_0 .net "Y", 0 0, L_0x556bc794b030;  alias, 1 drivers
S_0x556bc790a540 .scope generate, "genblk1[66]" "genblk1[66]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790a720 .param/l "i" 1 8 46, +C4<01000010>;
S_0x556bc790a810 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790a540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b1c0/d .functor NOR 1, L_0x556bc794b030, L_0x556bc794b030, C4<0>, C4<0>;
L_0x556bc794b1c0 .delay 1 (2000,2000,2000) L_0x556bc794b1c0/d;
v0x556bc790aa70_0 .net "A", 0 0, L_0x556bc794b030;  alias, 1 drivers
v0x556bc790ab30_0 .net "Y", 0 0, L_0x556bc794b1c0;  alias, 1 drivers
S_0x556bc790ac30 .scope generate, "genblk1[67]" "genblk1[67]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790ae10 .param/l "i" 1 8 46, +C4<01000011>;
S_0x556bc790af00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790ac30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b350/d .functor NOR 1, L_0x556bc794b1c0, L_0x556bc794b1c0, C4<0>, C4<0>;
L_0x556bc794b350 .delay 1 (2000,2000,2000) L_0x556bc794b350/d;
v0x556bc790b160_0 .net "A", 0 0, L_0x556bc794b1c0;  alias, 1 drivers
v0x556bc790b220_0 .net "Y", 0 0, L_0x556bc794b350;  alias, 1 drivers
S_0x556bc790b320 .scope generate, "genblk1[68]" "genblk1[68]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790b500 .param/l "i" 1 8 46, +C4<01000100>;
S_0x556bc790b5f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790b320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b4e0/d .functor NOR 1, L_0x556bc794b350, L_0x556bc794b350, C4<0>, C4<0>;
L_0x556bc794b4e0 .delay 1 (2000,2000,2000) L_0x556bc794b4e0/d;
v0x556bc790b850_0 .net "A", 0 0, L_0x556bc794b350;  alias, 1 drivers
v0x556bc790b910_0 .net "Y", 0 0, L_0x556bc794b4e0;  alias, 1 drivers
S_0x556bc790ba10 .scope generate, "genblk1[69]" "genblk1[69]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790bbf0 .param/l "i" 1 8 46, +C4<01000101>;
S_0x556bc790bce0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b670/d .functor NOR 1, L_0x556bc794b4e0, L_0x556bc794b4e0, C4<0>, C4<0>;
L_0x556bc794b670 .delay 1 (2000,2000,2000) L_0x556bc794b670/d;
v0x556bc790bf40_0 .net "A", 0 0, L_0x556bc794b4e0;  alias, 1 drivers
v0x556bc790c000_0 .net "Y", 0 0, L_0x556bc794b670;  alias, 1 drivers
S_0x556bc790c100 .scope generate, "genblk1[70]" "genblk1[70]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790c2e0 .param/l "i" 1 8 46, +C4<01000110>;
S_0x556bc790c3d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790c100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b800/d .functor NOR 1, L_0x556bc794b670, L_0x556bc794b670, C4<0>, C4<0>;
L_0x556bc794b800 .delay 1 (2000,2000,2000) L_0x556bc794b800/d;
v0x556bc790c630_0 .net "A", 0 0, L_0x556bc794b670;  alias, 1 drivers
v0x556bc790c6f0_0 .net "Y", 0 0, L_0x556bc794b800;  alias, 1 drivers
S_0x556bc790c7f0 .scope generate, "genblk1[71]" "genblk1[71]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790c9d0 .param/l "i" 1 8 46, +C4<01000111>;
S_0x556bc790cac0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790c7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794b990/d .functor NOR 1, L_0x556bc794b800, L_0x556bc794b800, C4<0>, C4<0>;
L_0x556bc794b990 .delay 1 (2000,2000,2000) L_0x556bc794b990/d;
v0x556bc790cd20_0 .net "A", 0 0, L_0x556bc794b800;  alias, 1 drivers
v0x556bc790cde0_0 .net "Y", 0 0, L_0x556bc794b990;  alias, 1 drivers
S_0x556bc790cee0 .scope generate, "genblk1[72]" "genblk1[72]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790d0c0 .param/l "i" 1 8 46, +C4<01001000>;
S_0x556bc790d1b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790cee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794bb20/d .functor NOR 1, L_0x556bc794b990, L_0x556bc794b990, C4<0>, C4<0>;
L_0x556bc794bb20 .delay 1 (2000,2000,2000) L_0x556bc794bb20/d;
v0x556bc790d410_0 .net "A", 0 0, L_0x556bc794b990;  alias, 1 drivers
v0x556bc790d4d0_0 .net "Y", 0 0, L_0x556bc794bb20;  alias, 1 drivers
S_0x556bc790d5d0 .scope generate, "genblk1[73]" "genblk1[73]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790d7b0 .param/l "i" 1 8 46, +C4<01001001>;
S_0x556bc790d8a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790d5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794bcb0/d .functor NOR 1, L_0x556bc794bb20, L_0x556bc794bb20, C4<0>, C4<0>;
L_0x556bc794bcb0 .delay 1 (2000,2000,2000) L_0x556bc794bcb0/d;
v0x556bc790db00_0 .net "A", 0 0, L_0x556bc794bb20;  alias, 1 drivers
v0x556bc790dbc0_0 .net "Y", 0 0, L_0x556bc794bcb0;  alias, 1 drivers
S_0x556bc790dcc0 .scope generate, "genblk1[74]" "genblk1[74]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790dea0 .param/l "i" 1 8 46, +C4<01001010>;
S_0x556bc790df90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790dcc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794be40/d .functor NOR 1, L_0x556bc794bcb0, L_0x556bc794bcb0, C4<0>, C4<0>;
L_0x556bc794be40 .delay 1 (2000,2000,2000) L_0x556bc794be40/d;
v0x556bc790e1f0_0 .net "A", 0 0, L_0x556bc794bcb0;  alias, 1 drivers
v0x556bc790e2b0_0 .net "Y", 0 0, L_0x556bc794be40;  alias, 1 drivers
S_0x556bc790e3b0 .scope generate, "genblk1[75]" "genblk1[75]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790e590 .param/l "i" 1 8 46, +C4<01001011>;
S_0x556bc790e680 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790e3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794bfd0/d .functor NOR 1, L_0x556bc794be40, L_0x556bc794be40, C4<0>, C4<0>;
L_0x556bc794bfd0 .delay 1 (2000,2000,2000) L_0x556bc794bfd0/d;
v0x556bc790e8e0_0 .net "A", 0 0, L_0x556bc794be40;  alias, 1 drivers
v0x556bc790e9a0_0 .net "Y", 0 0, L_0x556bc794bfd0;  alias, 1 drivers
S_0x556bc790eaa0 .scope generate, "genblk1[76]" "genblk1[76]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790ec80 .param/l "i" 1 8 46, +C4<01001100>;
S_0x556bc790ed70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790eaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c160/d .functor NOR 1, L_0x556bc794bfd0, L_0x556bc794bfd0, C4<0>, C4<0>;
L_0x556bc794c160 .delay 1 (2000,2000,2000) L_0x556bc794c160/d;
v0x556bc790efd0_0 .net "A", 0 0, L_0x556bc794bfd0;  alias, 1 drivers
v0x556bc790f090_0 .net "Y", 0 0, L_0x556bc794c160;  alias, 1 drivers
S_0x556bc790f190 .scope generate, "genblk1[77]" "genblk1[77]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790f370 .param/l "i" 1 8 46, +C4<01001101>;
S_0x556bc790f460 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c2f0/d .functor NOR 1, L_0x556bc794c160, L_0x556bc794c160, C4<0>, C4<0>;
L_0x556bc794c2f0 .delay 1 (2000,2000,2000) L_0x556bc794c2f0/d;
v0x556bc790f6c0_0 .net "A", 0 0, L_0x556bc794c160;  alias, 1 drivers
v0x556bc790f780_0 .net "Y", 0 0, L_0x556bc794c2f0;  alias, 1 drivers
S_0x556bc790f880 .scope generate, "genblk1[78]" "genblk1[78]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc790fa60 .param/l "i" 1 8 46, +C4<01001110>;
S_0x556bc790fb50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790f880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c480/d .functor NOR 1, L_0x556bc794c2f0, L_0x556bc794c2f0, C4<0>, C4<0>;
L_0x556bc794c480 .delay 1 (2000,2000,2000) L_0x556bc794c480/d;
v0x556bc790fdb0_0 .net "A", 0 0, L_0x556bc794c2f0;  alias, 1 drivers
v0x556bc790fe70_0 .net "Y", 0 0, L_0x556bc794c480;  alias, 1 drivers
S_0x556bc790ff70 .scope generate, "genblk1[79]" "genblk1[79]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7910150 .param/l "i" 1 8 46, +C4<01001111>;
S_0x556bc7910240 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc790ff70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c610/d .functor NOR 1, L_0x556bc794c480, L_0x556bc794c480, C4<0>, C4<0>;
L_0x556bc794c610 .delay 1 (2000,2000,2000) L_0x556bc794c610/d;
v0x556bc79104a0_0 .net "A", 0 0, L_0x556bc794c480;  alias, 1 drivers
v0x556bc7910560_0 .net "Y", 0 0, L_0x556bc794c610;  alias, 1 drivers
S_0x556bc7910660 .scope generate, "genblk1[80]" "genblk1[80]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7910840 .param/l "i" 1 8 46, +C4<01010000>;
S_0x556bc7910930 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7910660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c7a0/d .functor NOR 1, L_0x556bc794c610, L_0x556bc794c610, C4<0>, C4<0>;
L_0x556bc794c7a0 .delay 1 (2000,2000,2000) L_0x556bc794c7a0/d;
v0x556bc7910b90_0 .net "A", 0 0, L_0x556bc794c610;  alias, 1 drivers
v0x556bc7910c50_0 .net "Y", 0 0, L_0x556bc794c7a0;  alias, 1 drivers
S_0x556bc7910d50 .scope generate, "genblk1[81]" "genblk1[81]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7910f30 .param/l "i" 1 8 46, +C4<01010001>;
S_0x556bc7911020 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7910d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794c930/d .functor NOR 1, L_0x556bc794c7a0, L_0x556bc794c7a0, C4<0>, C4<0>;
L_0x556bc794c930 .delay 1 (2000,2000,2000) L_0x556bc794c930/d;
v0x556bc7911280_0 .net "A", 0 0, L_0x556bc794c7a0;  alias, 1 drivers
v0x556bc7911340_0 .net "Y", 0 0, L_0x556bc794c930;  alias, 1 drivers
S_0x556bc7911440 .scope generate, "genblk1[82]" "genblk1[82]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7911620 .param/l "i" 1 8 46, +C4<01010010>;
S_0x556bc7911710 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7911440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794cac0/d .functor NOR 1, L_0x556bc794c930, L_0x556bc794c930, C4<0>, C4<0>;
L_0x556bc794cac0 .delay 1 (2000,2000,2000) L_0x556bc794cac0/d;
v0x556bc7911970_0 .net "A", 0 0, L_0x556bc794c930;  alias, 1 drivers
v0x556bc7911a30_0 .net "Y", 0 0, L_0x556bc794cac0;  alias, 1 drivers
S_0x556bc7911b30 .scope generate, "genblk1[83]" "genblk1[83]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7911d10 .param/l "i" 1 8 46, +C4<01010011>;
S_0x556bc7911e00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7911b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794cc50/d .functor NOR 1, L_0x556bc794cac0, L_0x556bc794cac0, C4<0>, C4<0>;
L_0x556bc794cc50 .delay 1 (2000,2000,2000) L_0x556bc794cc50/d;
v0x556bc7912060_0 .net "A", 0 0, L_0x556bc794cac0;  alias, 1 drivers
v0x556bc7912120_0 .net "Y", 0 0, L_0x556bc794cc50;  alias, 1 drivers
S_0x556bc7912220 .scope generate, "genblk1[84]" "genblk1[84]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7912400 .param/l "i" 1 8 46, +C4<01010100>;
S_0x556bc79124f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7912220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794cde0/d .functor NOR 1, L_0x556bc794cc50, L_0x556bc794cc50, C4<0>, C4<0>;
L_0x556bc794cde0 .delay 1 (2000,2000,2000) L_0x556bc794cde0/d;
v0x556bc7912750_0 .net "A", 0 0, L_0x556bc794cc50;  alias, 1 drivers
v0x556bc7912810_0 .net "Y", 0 0, L_0x556bc794cde0;  alias, 1 drivers
S_0x556bc7912910 .scope generate, "genblk1[85]" "genblk1[85]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7912af0 .param/l "i" 1 8 46, +C4<01010101>;
S_0x556bc7912be0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7912910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794cf70/d .functor NOR 1, L_0x556bc794cde0, L_0x556bc794cde0, C4<0>, C4<0>;
L_0x556bc794cf70 .delay 1 (2000,2000,2000) L_0x556bc794cf70/d;
v0x556bc7912e40_0 .net "A", 0 0, L_0x556bc794cde0;  alias, 1 drivers
v0x556bc7912f00_0 .net "Y", 0 0, L_0x556bc794cf70;  alias, 1 drivers
S_0x556bc7913000 .scope generate, "genblk1[86]" "genblk1[86]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79131e0 .param/l "i" 1 8 46, +C4<01010110>;
S_0x556bc79132d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7913000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d100/d .functor NOR 1, L_0x556bc794cf70, L_0x556bc794cf70, C4<0>, C4<0>;
L_0x556bc794d100 .delay 1 (2000,2000,2000) L_0x556bc794d100/d;
v0x556bc7913530_0 .net "A", 0 0, L_0x556bc794cf70;  alias, 1 drivers
v0x556bc79135f0_0 .net "Y", 0 0, L_0x556bc794d100;  alias, 1 drivers
S_0x556bc79136f0 .scope generate, "genblk1[87]" "genblk1[87]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79138d0 .param/l "i" 1 8 46, +C4<01010111>;
S_0x556bc79139c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79136f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d290/d .functor NOR 1, L_0x556bc794d100, L_0x556bc794d100, C4<0>, C4<0>;
L_0x556bc794d290 .delay 1 (2000,2000,2000) L_0x556bc794d290/d;
v0x556bc7913c20_0 .net "A", 0 0, L_0x556bc794d100;  alias, 1 drivers
v0x556bc7913ce0_0 .net "Y", 0 0, L_0x556bc794d290;  alias, 1 drivers
S_0x556bc7913de0 .scope generate, "genblk1[88]" "genblk1[88]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7913fc0 .param/l "i" 1 8 46, +C4<01011000>;
S_0x556bc79140b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7913de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d420/d .functor NOR 1, L_0x556bc794d290, L_0x556bc794d290, C4<0>, C4<0>;
L_0x556bc794d420 .delay 1 (2000,2000,2000) L_0x556bc794d420/d;
v0x556bc7914310_0 .net "A", 0 0, L_0x556bc794d290;  alias, 1 drivers
v0x556bc79143d0_0 .net "Y", 0 0, L_0x556bc794d420;  alias, 1 drivers
S_0x556bc79144d0 .scope generate, "genblk1[89]" "genblk1[89]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc79146b0 .param/l "i" 1 8 46, +C4<01011001>;
S_0x556bc79147a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79144d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d5b0/d .functor NOR 1, L_0x556bc794d420, L_0x556bc794d420, C4<0>, C4<0>;
L_0x556bc794d5b0 .delay 1 (2000,2000,2000) L_0x556bc794d5b0/d;
v0x556bc7914a00_0 .net "A", 0 0, L_0x556bc794d420;  alias, 1 drivers
v0x556bc7914ac0_0 .net "Y", 0 0, L_0x556bc794d5b0;  alias, 1 drivers
S_0x556bc7914bc0 .scope generate, "genblk1[90]" "genblk1[90]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7914da0 .param/l "i" 1 8 46, +C4<01011010>;
S_0x556bc7914e90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7914bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d740/d .functor NOR 1, L_0x556bc794d5b0, L_0x556bc794d5b0, C4<0>, C4<0>;
L_0x556bc794d740 .delay 1 (2000,2000,2000) L_0x556bc794d740/d;
v0x556bc79150f0_0 .net "A", 0 0, L_0x556bc794d5b0;  alias, 1 drivers
v0x556bc79151b0_0 .net "Y", 0 0, L_0x556bc794d740;  alias, 1 drivers
S_0x556bc79152b0 .scope generate, "genblk1[91]" "genblk1[91]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7915490 .param/l "i" 1 8 46, +C4<01011011>;
S_0x556bc7915580 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79152b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794d8d0/d .functor NOR 1, L_0x556bc794d740, L_0x556bc794d740, C4<0>, C4<0>;
L_0x556bc794d8d0 .delay 1 (2000,2000,2000) L_0x556bc794d8d0/d;
v0x556bc79157e0_0 .net "A", 0 0, L_0x556bc794d740;  alias, 1 drivers
v0x556bc79158a0_0 .net "Y", 0 0, L_0x556bc794d8d0;  alias, 1 drivers
S_0x556bc79159a0 .scope generate, "genblk1[92]" "genblk1[92]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7915b80 .param/l "i" 1 8 46, +C4<01011100>;
S_0x556bc7915c70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc79159a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794da60/d .functor NOR 1, L_0x556bc794d8d0, L_0x556bc794d8d0, C4<0>, C4<0>;
L_0x556bc794da60 .delay 1 (2000,2000,2000) L_0x556bc794da60/d;
v0x556bc7915ed0_0 .net "A", 0 0, L_0x556bc794d8d0;  alias, 1 drivers
v0x556bc7915f90_0 .net "Y", 0 0, L_0x556bc794da60;  alias, 1 drivers
S_0x556bc7916090 .scope generate, "genblk1[93]" "genblk1[93]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7916270 .param/l "i" 1 8 46, +C4<01011101>;
S_0x556bc7916360 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7916090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794dbf0/d .functor NOR 1, L_0x556bc794da60, L_0x556bc794da60, C4<0>, C4<0>;
L_0x556bc794dbf0 .delay 1 (2000,2000,2000) L_0x556bc794dbf0/d;
v0x556bc79165c0_0 .net "A", 0 0, L_0x556bc794da60;  alias, 1 drivers
v0x556bc7916680_0 .net "Y", 0 0, L_0x556bc794dbf0;  alias, 1 drivers
S_0x556bc7916780 .scope generate, "genblk1[94]" "genblk1[94]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7916960 .param/l "i" 1 8 46, +C4<01011110>;
S_0x556bc7916a50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7916780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794dd80/d .functor NOR 1, L_0x556bc794dbf0, L_0x556bc794dbf0, C4<0>, C4<0>;
L_0x556bc794dd80 .delay 1 (2000,2000,2000) L_0x556bc794dd80/d;
v0x556bc7916cb0_0 .net "A", 0 0, L_0x556bc794dbf0;  alias, 1 drivers
v0x556bc7916d70_0 .net "Y", 0 0, L_0x556bc794dd80;  alias, 1 drivers
S_0x556bc7916e70 .scope generate, "genblk1[95]" "genblk1[95]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7917050 .param/l "i" 1 8 46, +C4<01011111>;
S_0x556bc7917140 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7916e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794df10/d .functor NOR 1, L_0x556bc794dd80, L_0x556bc794dd80, C4<0>, C4<0>;
L_0x556bc794df10 .delay 1 (2000,2000,2000) L_0x556bc794df10/d;
v0x556bc79173a0_0 .net "A", 0 0, L_0x556bc794dd80;  alias, 1 drivers
v0x556bc7917460_0 .net "Y", 0 0, L_0x556bc794df10;  alias, 1 drivers
S_0x556bc7917560 .scope generate, "genblk1[96]" "genblk1[96]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7917740 .param/l "i" 1 8 46, +C4<01100000>;
S_0x556bc7917830 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7917560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794e0a0/d .functor NOR 1, L_0x556bc794df10, L_0x556bc794df10, C4<0>, C4<0>;
L_0x556bc794e0a0 .delay 1 (2000,2000,2000) L_0x556bc794e0a0/d;
v0x556bc7917a90_0 .net "A", 0 0, L_0x556bc794df10;  alias, 1 drivers
v0x556bc7917b50_0 .net "Y", 0 0, L_0x556bc794e0a0;  alias, 1 drivers
S_0x556bc7917c50 .scope generate, "genblk1[97]" "genblk1[97]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7917e30 .param/l "i" 1 8 46, +C4<01100001>;
S_0x556bc7917f20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7917c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794e230/d .functor NOR 1, L_0x556bc794e0a0, L_0x556bc794e0a0, C4<0>, C4<0>;
L_0x556bc794e230 .delay 1 (2000,2000,2000) L_0x556bc794e230/d;
v0x556bc7918180_0 .net "A", 0 0, L_0x556bc794e0a0;  alias, 1 drivers
v0x556bc7918240_0 .net "Y", 0 0, L_0x556bc794e230;  alias, 1 drivers
S_0x556bc7918340 .scope generate, "genblk1[98]" "genblk1[98]" 8 46, 8 46 0, S_0x556bc77c6740;
 .timescale -9 -12;
P_0x556bc7918520 .param/l "i" 1 8 46, +C4<01100010>;
S_0x556bc7918610 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x556bc7918340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794e3c0/d .functor NOR 1, L_0x556bc794e230, L_0x556bc794e230, C4<0>, C4<0>;
L_0x556bc794e3c0 .delay 1 (2000,2000,2000) L_0x556bc794e3c0/d;
v0x556bc7918870_0 .net "A", 0 0, L_0x556bc794e230;  alias, 1 drivers
v0x556bc7918930_0 .net "Y", 0 0, L_0x556bc794e3c0;  alias, 1 drivers
S_0x556bc791ae10 .scope module, "osc2" "USM_ringoscillator_nand4" 4 54, 8 57 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x556bc791aff0 .param/l "etapas" 1 8 65, +C4<00000000000000000000000000100001>;
L_0x556bc7951b90 .functor AND 1, L_0x556bc7951d60, L_0x556bc7943ec0, C4<1>, C4<1>;
L_0x556bc7951d60 .functor BUFZ 1, L_0x556bc7951a00, C4<0>, C4<0>, C4<0>;
v0x556bc7928930 .array "aux_wire", 0 33;
v0x556bc7928930_0 .net v0x556bc7928930 0, 0 0, L_0x556bc7951b90; 1 drivers
v0x556bc7928930_1 .net v0x556bc7928930 1, 0 0, L_0x556bc794e890; 1 drivers
v0x556bc7928930_2 .net v0x556bc7928930 2, 0 0, L_0x556bc794e990; 1 drivers
v0x556bc7928930_3 .net v0x556bc7928930 3, 0 0, L_0x556bc794eb20; 1 drivers
v0x556bc7928930_4 .net v0x556bc7928930 4, 0 0, L_0x556bc794ecb0; 1 drivers
v0x556bc7928930_5 .net v0x556bc7928930 5, 0 0, L_0x556bc794ee40; 1 drivers
v0x556bc7928930_6 .net v0x556bc7928930 6, 0 0, L_0x556bc794efd0; 1 drivers
v0x556bc7928930_7 .net v0x556bc7928930 7, 0 0, L_0x556bc794f160; 1 drivers
v0x556bc7928930_8 .net v0x556bc7928930 8, 0 0, L_0x556bc794f2f0; 1 drivers
v0x556bc7928930_9 .net v0x556bc7928930 9, 0 0, L_0x556bc794f480; 1 drivers
v0x556bc7928930_10 .net v0x556bc7928930 10, 0 0, L_0x556bc794f610; 1 drivers
v0x556bc7928930_11 .net v0x556bc7928930 11, 0 0, L_0x556bc794f7a0; 1 drivers
v0x556bc7928930_12 .net v0x556bc7928930 12, 0 0, L_0x556bc794f930; 1 drivers
v0x556bc7928930_13 .net v0x556bc7928930 13, 0 0, L_0x556bc794fac0; 1 drivers
v0x556bc7928930_14 .net v0x556bc7928930 14, 0 0, L_0x556bc794fc50; 1 drivers
v0x556bc7928930_15 .net v0x556bc7928930 15, 0 0, L_0x556bc794fde0; 1 drivers
v0x556bc7928930_16 .net v0x556bc7928930 16, 0 0, L_0x556bc794ff70; 1 drivers
v0x556bc7928930_17 .net v0x556bc7928930 17, 0 0, L_0x556bc7950100; 1 drivers
v0x556bc7928930_18 .net v0x556bc7928930 18, 0 0, L_0x556bc7950290; 1 drivers
v0x556bc7928930_19 .net v0x556bc7928930 19, 0 0, L_0x556bc7950420; 1 drivers
v0x556bc7928930_20 .net v0x556bc7928930 20, 0 0, L_0x556bc79505b0; 1 drivers
v0x556bc7928930_21 .net v0x556bc7928930 21, 0 0, L_0x556bc7950740; 1 drivers
v0x556bc7928930_22 .net v0x556bc7928930 22, 0 0, L_0x556bc79508d0; 1 drivers
v0x556bc7928930_23 .net v0x556bc7928930 23, 0 0, L_0x556bc7950a60; 1 drivers
v0x556bc7928930_24 .net v0x556bc7928930 24, 0 0, L_0x556bc7950bf0; 1 drivers
v0x556bc7928930_25 .net v0x556bc7928930 25, 0 0, L_0x556bc7950d80; 1 drivers
v0x556bc7928930_26 .net v0x556bc7928930 26, 0 0, L_0x556bc7950f10; 1 drivers
v0x556bc7928930_27 .net v0x556bc7928930 27, 0 0, L_0x556bc79510a0; 1 drivers
v0x556bc7928930_28 .net v0x556bc7928930 28, 0 0, L_0x556bc7951230; 1 drivers
v0x556bc7928930_29 .net v0x556bc7928930 29, 0 0, L_0x556bc79513c0; 1 drivers
v0x556bc7928930_30 .net v0x556bc7928930 30, 0 0, L_0x556bc7951550; 1 drivers
v0x556bc7928930_31 .net v0x556bc7928930 31, 0 0, L_0x556bc79516e0; 1 drivers
v0x556bc7928930_32 .net v0x556bc7928930 32, 0 0, L_0x556bc7951870; 1 drivers
v0x556bc7928930_33 .net v0x556bc7928930 33, 0 0, L_0x556bc7951a00; 1 drivers
v0x556bc79293d0_0 .net "en", 0 0, L_0x556bc7943ec0;  alias, 1 drivers
v0x556bc7929470_0 .net "out", 0 0, L_0x556bc7951d60;  alias, 1 drivers
S_0x556bc791b0d0 .scope generate, "genblk1[0]" "genblk1[0]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791b2b0 .param/l "i" 1 8 71, +C4<00>;
S_0x556bc791b390 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791b0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794e890/d .functor NOR 1, L_0x556bc7951b90, L_0x556bc7951b90, C4<0>, C4<0>;
L_0x556bc794e890 .delay 1 (2000,2000,2000) L_0x556bc794e890/d;
v0x556bc791b5d0_0 .net "A", 0 0, L_0x556bc7951b90;  alias, 1 drivers
v0x556bc791b6b0_0 .net "Y", 0 0, L_0x556bc794e890;  alias, 1 drivers
S_0x556bc791b7d0 .scope generate, "genblk1[1]" "genblk1[1]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791b9d0 .param/l "i" 1 8 71, +C4<01>;
S_0x556bc791ba90 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791b7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794e990/d .functor NOR 1, L_0x556bc794e890, L_0x556bc794e890, C4<0>, C4<0>;
L_0x556bc794e990 .delay 1 (2000,2000,2000) L_0x556bc794e990/d;
v0x556bc791bcd0_0 .net "A", 0 0, L_0x556bc794e890;  alias, 1 drivers
v0x556bc791bd90_0 .net "Y", 0 0, L_0x556bc794e990;  alias, 1 drivers
S_0x556bc791be90 .scope generate, "genblk1[2]" "genblk1[2]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791c070 .param/l "i" 1 8 71, +C4<010>;
S_0x556bc791c130 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791be90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794eb20/d .functor NOR 1, L_0x556bc794e990, L_0x556bc794e990, C4<0>, C4<0>;
L_0x556bc794eb20 .delay 1 (2000,2000,2000) L_0x556bc794eb20/d;
v0x556bc791c370_0 .net "A", 0 0, L_0x556bc794e990;  alias, 1 drivers
v0x556bc791c430_0 .net "Y", 0 0, L_0x556bc794eb20;  alias, 1 drivers
S_0x556bc791c530 .scope generate, "genblk1[3]" "genblk1[3]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791c710 .param/l "i" 1 8 71, +C4<011>;
S_0x556bc791c7f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791c530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794ecb0/d .functor NOR 1, L_0x556bc794eb20, L_0x556bc794eb20, C4<0>, C4<0>;
L_0x556bc794ecb0 .delay 1 (2000,2000,2000) L_0x556bc794ecb0/d;
v0x556bc791ca30_0 .net "A", 0 0, L_0x556bc794eb20;  alias, 1 drivers
v0x556bc791caf0_0 .net "Y", 0 0, L_0x556bc794ecb0;  alias, 1 drivers
S_0x556bc791cbf0 .scope generate, "genblk1[4]" "genblk1[4]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791ce20 .param/l "i" 1 8 71, +C4<0100>;
S_0x556bc791cf00 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791cbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794ee40/d .functor NOR 1, L_0x556bc794ecb0, L_0x556bc794ecb0, C4<0>, C4<0>;
L_0x556bc794ee40 .delay 1 (2000,2000,2000) L_0x556bc794ee40/d;
v0x556bc791d120_0 .net "A", 0 0, L_0x556bc794ecb0;  alias, 1 drivers
v0x556bc791d1c0_0 .net "Y", 0 0, L_0x556bc794ee40;  alias, 1 drivers
S_0x556bc791d260 .scope generate, "genblk1[5]" "genblk1[5]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791d440 .param/l "i" 1 8 71, +C4<0101>;
S_0x556bc791d4e0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791d260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794efd0/d .functor NOR 1, L_0x556bc794ee40, L_0x556bc794ee40, C4<0>, C4<0>;
L_0x556bc794efd0 .delay 1 (2000,2000,2000) L_0x556bc794efd0/d;
v0x556bc791d700_0 .net "A", 0 0, L_0x556bc794ee40;  alias, 1 drivers
v0x556bc791d7a0_0 .net "Y", 0 0, L_0x556bc794efd0;  alias, 1 drivers
S_0x556bc791d840 .scope generate, "genblk1[6]" "genblk1[6]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791da20 .param/l "i" 1 8 71, +C4<0110>;
S_0x556bc791dac0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f160/d .functor NOR 1, L_0x556bc794efd0, L_0x556bc794efd0, C4<0>, C4<0>;
L_0x556bc794f160 .delay 1 (2000,2000,2000) L_0x556bc794f160/d;
v0x556bc791dce0_0 .net "A", 0 0, L_0x556bc794efd0;  alias, 1 drivers
v0x556bc791dd80_0 .net "Y", 0 0, L_0x556bc794f160;  alias, 1 drivers
S_0x556bc791de20 .scope generate, "genblk1[7]" "genblk1[7]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791e000 .param/l "i" 1 8 71, +C4<0111>;
S_0x556bc791e0a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791de20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f2f0/d .functor NOR 1, L_0x556bc794f160, L_0x556bc794f160, C4<0>, C4<0>;
L_0x556bc794f2f0 .delay 1 (2000,2000,2000) L_0x556bc794f2f0/d;
v0x556bc791e2c0_0 .net "A", 0 0, L_0x556bc794f160;  alias, 1 drivers
v0x556bc791e360_0 .net "Y", 0 0, L_0x556bc794f2f0;  alias, 1 drivers
S_0x556bc791e400 .scope generate, "genblk1[8]" "genblk1[8]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791cdd0 .param/l "i" 1 8 71, +C4<01000>;
S_0x556bc791e630 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791e400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f480/d .functor NOR 1, L_0x556bc794f2f0, L_0x556bc794f2f0, C4<0>, C4<0>;
L_0x556bc794f480 .delay 1 (2000,2000,2000) L_0x556bc794f480/d;
v0x556bc791e850_0 .net "A", 0 0, L_0x556bc794f2f0;  alias, 1 drivers
v0x556bc791e8f0_0 .net "Y", 0 0, L_0x556bc794f480;  alias, 1 drivers
S_0x556bc791e990 .scope generate, "genblk1[9]" "genblk1[9]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791eb70 .param/l "i" 1 8 71, +C4<01001>;
S_0x556bc791ec10 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f610/d .functor NOR 1, L_0x556bc794f480, L_0x556bc794f480, C4<0>, C4<0>;
L_0x556bc794f610 .delay 1 (2000,2000,2000) L_0x556bc794f610/d;
v0x556bc791ee30_0 .net "A", 0 0, L_0x556bc794f480;  alias, 1 drivers
v0x556bc791eed0_0 .net "Y", 0 0, L_0x556bc794f610;  alias, 1 drivers
S_0x556bc791ef70 .scope generate, "genblk1[10]" "genblk1[10]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791f150 .param/l "i" 1 8 71, +C4<01010>;
S_0x556bc791f1f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791ef70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f7a0/d .functor NOR 1, L_0x556bc794f610, L_0x556bc794f610, C4<0>, C4<0>;
L_0x556bc794f7a0 .delay 1 (2000,2000,2000) L_0x556bc794f7a0/d;
v0x556bc791f410_0 .net "A", 0 0, L_0x556bc794f610;  alias, 1 drivers
v0x556bc791f4b0_0 .net "Y", 0 0, L_0x556bc794f7a0;  alias, 1 drivers
S_0x556bc791f550 .scope generate, "genblk1[11]" "genblk1[11]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791f730 .param/l "i" 1 8 71, +C4<01011>;
S_0x556bc791f7d0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791f550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794f930/d .functor NOR 1, L_0x556bc794f7a0, L_0x556bc794f7a0, C4<0>, C4<0>;
L_0x556bc794f930 .delay 1 (2000,2000,2000) L_0x556bc794f930/d;
v0x556bc791f9f0_0 .net "A", 0 0, L_0x556bc794f7a0;  alias, 1 drivers
v0x556bc791fa90_0 .net "Y", 0 0, L_0x556bc794f930;  alias, 1 drivers
S_0x556bc791fb30 .scope generate, "genblk1[12]" "genblk1[12]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc791fd30 .param/l "i" 1 8 71, +C4<01100>;
S_0x556bc791fe10 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc791fb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794fac0/d .functor NOR 1, L_0x556bc794f930, L_0x556bc794f930, C4<0>, C4<0>;
L_0x556bc794fac0 .delay 1 (2000,2000,2000) L_0x556bc794fac0/d;
v0x556bc7920050_0 .net "A", 0 0, L_0x556bc794f930;  alias, 1 drivers
v0x556bc7920110_0 .net "Y", 0 0, L_0x556bc794fac0;  alias, 1 drivers
S_0x556bc7920230 .scope generate, "genblk1[13]" "genblk1[13]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7920410 .param/l "i" 1 8 71, +C4<01101>;
S_0x556bc79204f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7920230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794fc50/d .functor NOR 1, L_0x556bc794fac0, L_0x556bc794fac0, C4<0>, C4<0>;
L_0x556bc794fc50 .delay 1 (2000,2000,2000) L_0x556bc794fc50/d;
v0x556bc7920730_0 .net "A", 0 0, L_0x556bc794fac0;  alias, 1 drivers
v0x556bc79207f0_0 .net "Y", 0 0, L_0x556bc794fc50;  alias, 1 drivers
S_0x556bc79208f0 .scope generate, "genblk1[14]" "genblk1[14]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7920ad0 .param/l "i" 1 8 71, +C4<01110>;
S_0x556bc7920bb0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79208f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794fde0/d .functor NOR 1, L_0x556bc794fc50, L_0x556bc794fc50, C4<0>, C4<0>;
L_0x556bc794fde0 .delay 1 (2000,2000,2000) L_0x556bc794fde0/d;
v0x556bc7920df0_0 .net "A", 0 0, L_0x556bc794fc50;  alias, 1 drivers
v0x556bc7920eb0_0 .net "Y", 0 0, L_0x556bc794fde0;  alias, 1 drivers
S_0x556bc7920fb0 .scope generate, "genblk1[15]" "genblk1[15]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7921190 .param/l "i" 1 8 71, +C4<01111>;
S_0x556bc7921270 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7920fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc794ff70/d .functor NOR 1, L_0x556bc794fde0, L_0x556bc794fde0, C4<0>, C4<0>;
L_0x556bc794ff70 .delay 1 (2000,2000,2000) L_0x556bc794ff70/d;
v0x556bc79214b0_0 .net "A", 0 0, L_0x556bc794fde0;  alias, 1 drivers
v0x556bc7921570_0 .net "Y", 0 0, L_0x556bc794ff70;  alias, 1 drivers
S_0x556bc7921670 .scope generate, "genblk1[16]" "genblk1[16]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7921850 .param/l "i" 1 8 71, +C4<010000>;
S_0x556bc7921930 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7921670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950100/d .functor NOR 1, L_0x556bc794ff70, L_0x556bc794ff70, C4<0>, C4<0>;
L_0x556bc7950100 .delay 1 (2000,2000,2000) L_0x556bc7950100/d;
v0x556bc7921b70_0 .net "A", 0 0, L_0x556bc794ff70;  alias, 1 drivers
v0x556bc7921c30_0 .net "Y", 0 0, L_0x556bc7950100;  alias, 1 drivers
S_0x556bc7921d30 .scope generate, "genblk1[17]" "genblk1[17]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7921f10 .param/l "i" 1 8 71, +C4<010001>;
S_0x556bc7921ff0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7921d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950290/d .functor NOR 1, L_0x556bc7950100, L_0x556bc7950100, C4<0>, C4<0>;
L_0x556bc7950290 .delay 1 (2000,2000,2000) L_0x556bc7950290/d;
v0x556bc7922230_0 .net "A", 0 0, L_0x556bc7950100;  alias, 1 drivers
v0x556bc79222f0_0 .net "Y", 0 0, L_0x556bc7950290;  alias, 1 drivers
S_0x556bc79223f0 .scope generate, "genblk1[18]" "genblk1[18]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc79225d0 .param/l "i" 1 8 71, +C4<010010>;
S_0x556bc79226b0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79223f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950420/d .functor NOR 1, L_0x556bc7950290, L_0x556bc7950290, C4<0>, C4<0>;
L_0x556bc7950420 .delay 1 (2000,2000,2000) L_0x556bc7950420/d;
v0x556bc79228f0_0 .net "A", 0 0, L_0x556bc7950290;  alias, 1 drivers
v0x556bc79229b0_0 .net "Y", 0 0, L_0x556bc7950420;  alias, 1 drivers
S_0x556bc7922ab0 .scope generate, "genblk1[19]" "genblk1[19]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7922c90 .param/l "i" 1 8 71, +C4<010011>;
S_0x556bc7922d70 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7922ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79505b0/d .functor NOR 1, L_0x556bc7950420, L_0x556bc7950420, C4<0>, C4<0>;
L_0x556bc79505b0 .delay 1 (2000,2000,2000) L_0x556bc79505b0/d;
v0x556bc7922fb0_0 .net "A", 0 0, L_0x556bc7950420;  alias, 1 drivers
v0x556bc7923070_0 .net "Y", 0 0, L_0x556bc79505b0;  alias, 1 drivers
S_0x556bc7923170 .scope generate, "genblk1[20]" "genblk1[20]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7923350 .param/l "i" 1 8 71, +C4<010100>;
S_0x556bc7923430 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7923170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950740/d .functor NOR 1, L_0x556bc79505b0, L_0x556bc79505b0, C4<0>, C4<0>;
L_0x556bc7950740 .delay 1 (2000,2000,2000) L_0x556bc7950740/d;
v0x556bc7923670_0 .net "A", 0 0, L_0x556bc79505b0;  alias, 1 drivers
v0x556bc7923730_0 .net "Y", 0 0, L_0x556bc7950740;  alias, 1 drivers
S_0x556bc7923830 .scope generate, "genblk1[21]" "genblk1[21]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7923a10 .param/l "i" 1 8 71, +C4<010101>;
S_0x556bc7923af0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7923830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79508d0/d .functor NOR 1, L_0x556bc7950740, L_0x556bc7950740, C4<0>, C4<0>;
L_0x556bc79508d0 .delay 1 (2000,2000,2000) L_0x556bc79508d0/d;
v0x556bc7923d30_0 .net "A", 0 0, L_0x556bc7950740;  alias, 1 drivers
v0x556bc7923df0_0 .net "Y", 0 0, L_0x556bc79508d0;  alias, 1 drivers
S_0x556bc7923ef0 .scope generate, "genblk1[22]" "genblk1[22]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc79240d0 .param/l "i" 1 8 71, +C4<010110>;
S_0x556bc79241b0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7923ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950a60/d .functor NOR 1, L_0x556bc79508d0, L_0x556bc79508d0, C4<0>, C4<0>;
L_0x556bc7950a60 .delay 1 (2000,2000,2000) L_0x556bc7950a60/d;
v0x556bc79243f0_0 .net "A", 0 0, L_0x556bc79508d0;  alias, 1 drivers
v0x556bc79244b0_0 .net "Y", 0 0, L_0x556bc7950a60;  alias, 1 drivers
S_0x556bc79245b0 .scope generate, "genblk1[23]" "genblk1[23]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7924790 .param/l "i" 1 8 71, +C4<010111>;
S_0x556bc7924870 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79245b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950bf0/d .functor NOR 1, L_0x556bc7950a60, L_0x556bc7950a60, C4<0>, C4<0>;
L_0x556bc7950bf0 .delay 1 (2000,2000,2000) L_0x556bc7950bf0/d;
v0x556bc7924ab0_0 .net "A", 0 0, L_0x556bc7950a60;  alias, 1 drivers
v0x556bc7924b70_0 .net "Y", 0 0, L_0x556bc7950bf0;  alias, 1 drivers
S_0x556bc7924c70 .scope generate, "genblk1[24]" "genblk1[24]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7924e50 .param/l "i" 1 8 71, +C4<011000>;
S_0x556bc7924f30 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7924c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950d80/d .functor NOR 1, L_0x556bc7950bf0, L_0x556bc7950bf0, C4<0>, C4<0>;
L_0x556bc7950d80 .delay 1 (2000,2000,2000) L_0x556bc7950d80/d;
v0x556bc7925170_0 .net "A", 0 0, L_0x556bc7950bf0;  alias, 1 drivers
v0x556bc7925230_0 .net "Y", 0 0, L_0x556bc7950d80;  alias, 1 drivers
S_0x556bc7925330 .scope generate, "genblk1[25]" "genblk1[25]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7925510 .param/l "i" 1 8 71, +C4<011001>;
S_0x556bc79255f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7925330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7950f10/d .functor NOR 1, L_0x556bc7950d80, L_0x556bc7950d80, C4<0>, C4<0>;
L_0x556bc7950f10 .delay 1 (2000,2000,2000) L_0x556bc7950f10/d;
v0x556bc7925830_0 .net "A", 0 0, L_0x556bc7950d80;  alias, 1 drivers
v0x556bc79258f0_0 .net "Y", 0 0, L_0x556bc7950f10;  alias, 1 drivers
S_0x556bc79259f0 .scope generate, "genblk1[26]" "genblk1[26]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7925bd0 .param/l "i" 1 8 71, +C4<011010>;
S_0x556bc7925cb0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79259f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79510a0/d .functor NOR 1, L_0x556bc7950f10, L_0x556bc7950f10, C4<0>, C4<0>;
L_0x556bc79510a0 .delay 1 (2000,2000,2000) L_0x556bc79510a0/d;
v0x556bc7925ef0_0 .net "A", 0 0, L_0x556bc7950f10;  alias, 1 drivers
v0x556bc7925fb0_0 .net "Y", 0 0, L_0x556bc79510a0;  alias, 1 drivers
S_0x556bc79260b0 .scope generate, "genblk1[27]" "genblk1[27]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7926290 .param/l "i" 1 8 71, +C4<011011>;
S_0x556bc7926370 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79260b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7951230/d .functor NOR 1, L_0x556bc79510a0, L_0x556bc79510a0, C4<0>, C4<0>;
L_0x556bc7951230 .delay 1 (2000,2000,2000) L_0x556bc7951230/d;
v0x556bc79265b0_0 .net "A", 0 0, L_0x556bc79510a0;  alias, 1 drivers
v0x556bc7926670_0 .net "Y", 0 0, L_0x556bc7951230;  alias, 1 drivers
S_0x556bc7926770 .scope generate, "genblk1[28]" "genblk1[28]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7926950 .param/l "i" 1 8 71, +C4<011100>;
S_0x556bc7926a30 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7926770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79513c0/d .functor NOR 1, L_0x556bc7951230, L_0x556bc7951230, C4<0>, C4<0>;
L_0x556bc79513c0 .delay 1 (2000,2000,2000) L_0x556bc79513c0/d;
v0x556bc7926c70_0 .net "A", 0 0, L_0x556bc7951230;  alias, 1 drivers
v0x556bc7926d30_0 .net "Y", 0 0, L_0x556bc79513c0;  alias, 1 drivers
S_0x556bc7926e30 .scope generate, "genblk1[29]" "genblk1[29]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7927010 .param/l "i" 1 8 71, +C4<011101>;
S_0x556bc79270f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7926e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7951550/d .functor NOR 1, L_0x556bc79513c0, L_0x556bc79513c0, C4<0>, C4<0>;
L_0x556bc7951550 .delay 1 (2000,2000,2000) L_0x556bc7951550/d;
v0x556bc7927330_0 .net "A", 0 0, L_0x556bc79513c0;  alias, 1 drivers
v0x556bc79273f0_0 .net "Y", 0 0, L_0x556bc7951550;  alias, 1 drivers
S_0x556bc79274f0 .scope generate, "genblk1[30]" "genblk1[30]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc79276d0 .param/l "i" 1 8 71, +C4<011110>;
S_0x556bc79277b0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc79274f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc79516e0/d .functor NOR 1, L_0x556bc7951550, L_0x556bc7951550, C4<0>, C4<0>;
L_0x556bc79516e0 .delay 1 (2000,2000,2000) L_0x556bc79516e0/d;
v0x556bc79279f0_0 .net "A", 0 0, L_0x556bc7951550;  alias, 1 drivers
v0x556bc7927ab0_0 .net "Y", 0 0, L_0x556bc79516e0;  alias, 1 drivers
S_0x556bc7927bb0 .scope generate, "genblk1[31]" "genblk1[31]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7927d90 .param/l "i" 1 8 71, +C4<011111>;
S_0x556bc7927e70 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7927bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7951870/d .functor NOR 1, L_0x556bc79516e0, L_0x556bc79516e0, C4<0>, C4<0>;
L_0x556bc7951870 .delay 1 (2000,2000,2000) L_0x556bc7951870/d;
v0x556bc79280b0_0 .net "A", 0 0, L_0x556bc79516e0;  alias, 1 drivers
v0x556bc7928170_0 .net "Y", 0 0, L_0x556bc7951870;  alias, 1 drivers
S_0x556bc7928270 .scope generate, "genblk1[32]" "genblk1[32]" 8 71, 8 71 0, S_0x556bc791ae10;
 .timescale -9 -12;
P_0x556bc7928450 .param/l "i" 1 8 71, +C4<0100000>;
S_0x556bc7928510 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x556bc7928270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x556bc7951a00/d .functor NOR 1, L_0x556bc7951870, L_0x556bc7951870, C4<0>, C4<0>;
L_0x556bc7951a00 .delay 1 (2000,2000,2000) L_0x556bc7951a00/d;
v0x556bc7928770_0 .net "A", 0 0, L_0x556bc7951870;  alias, 1 drivers
v0x556bc7928830_0 .net "Y", 0 0, L_0x556bc7951a00;  alias, 1 drivers
S_0x556bc7929510 .scope module, "prom" "promedio" 4 65, 9 1 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 24 "out";
    .port_info 6 /OUTPUT 1 "sum_redy";
P_0x556bc79296f0 .param/l "N" 0 9 1, +C4<00000000000000000000000000011000>;
v0x556bc79297d0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc7929870_0 .var "contador", 15 0;
v0x556bc7929910_0 .net "en", 0 0, v0x556bc78b98d0_0;  alias, 1 drivers
v0x556bc7929a00_0 .net "in", 15 0, v0x556bc78c3b80_0;  alias, 1 drivers
v0x556bc7929aa0_0 .var "out", 23 0;
v0x556bc7929bb0_0 .var "promedio", 23 0;
v0x556bc7929c90_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
v0x556bc7929d80_0 .net "sum_en", 0 0, v0x556bc78bc300_0;  alias, 1 drivers
v0x556bc7929e20_0 .var "sum_redy", 0 0;
S_0x556bc7929fa0 .scope module, "uart" "uart_basic" 4 71, 10 10 0, S_0x556bc780fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /INPUT 1 "tx_start";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "tx_busy";
P_0x556bc78ec240 .param/l "BAUD_RATE" 0 10 13, +C4<00000000000000000000001111101000>;
P_0x556bc78ec280 .param/l "CLK_FREQUENCY" 0 10 12, +C4<00000000000000000010011100010000>;
v0x556bc793ec10_0 .net "baud8_tick", 0 0, L_0x556bc7951f80;  1 drivers
v0x556bc793ecd0_0 .net "baud_tick", 0 0, L_0x556bc7962260;  1 drivers
v0x556bc793ede0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc793ee80_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
v0x556bc793ef20_0 .net "rx", 0 0, L_0x556bc7944150;  alias, 1 drivers
v0x556bc793f060_0 .net "rx_data", 7 0, v0x556bc793d600_0;  alias, 1 drivers
v0x556bc793f150_0 .var "rx_ready", 0 0;
v0x556bc793f1f0_0 .net "rx_ready_pre", 0 0, v0x556bc793d770_0;  1 drivers
v0x556bc793f290_0 .var "rx_ready_sync", 0 0;
v0x556bc793f3c0_0 .net "tx", 0 0, v0x556bc793e730_0;  alias, 1 drivers
v0x556bc793f460_0 .net "tx_busy", 0 0, v0x556bc793e7f0_0;  alias, 1 drivers
v0x556bc793f500_0 .net "tx_data", 7 0, v0x556bc7941530_0;  1 drivers
v0x556bc793f5a0_0 .net "tx_start", 0 0, v0x556bc78bb2a0_0;  alias, 1 drivers
S_0x556bc792a340 .scope module, "baud8_tick_blk" "uart_baud_tick_gen" 10 36, 11 11 0, S_0x556bc7929fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x556bc792a540 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x556bc792a580 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x556bc792a5c0 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x556bc792a600 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000110011001101>;
P_0x556bc792a640 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000001000>;
P_0x556bc792a680 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x556bc792ad00_0 .var "acc", 12 0;
v0x556bc793ae10_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
L_0x7f13a25dc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556bc793aeb0_0 .net "enable", 0 0, L_0x7f13a25dc018;  1 drivers
v0x556bc793af50_0 .net "tick", 0 0, L_0x556bc7951f80;  alias, 1 drivers
L_0x556bc7951f80 .part v0x556bc792ad00_0, 12, 1;
S_0x556bc792a920 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x556bc792a340;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x556bc792a920
v0x556bc792ac20_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud8_tick_blk.clog2 ;
    %load/vec4 v0x556bc792ac20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556bc792ac20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x556bc792ac20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x556bc792ac20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556bc792ac20_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x556bc793aff0 .scope module, "baud_tick_blk" "uart_baud_tick_gen" 10 61, 11 11 0, S_0x556bc7929fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x556bc793b180 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x556bc793b1c0 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x556bc793b200 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x556bc793b240 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000000110011010>;
P_0x556bc793b280 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000000001>;
P_0x556bc793b2c0 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x556bc793b8f0_0 .var "acc", 12 0;
v0x556bc793b9b0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc793ba70_0 .net "enable", 0 0, v0x556bc793e7f0_0;  alias, 1 drivers
v0x556bc793bb10_0 .net "tick", 0 0, L_0x556bc7962260;  alias, 1 drivers
L_0x556bc7962260 .part v0x556bc793b8f0_0, 12, 1;
S_0x556bc793b5d0 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x556bc793aff0;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x556bc793b5d0
v0x556bc793b850_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud_tick_blk.clog2 ;
    %load/vec4 v0x556bc793b850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556bc793b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x556bc793b850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x556bc793b850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556bc793b850_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x556bc793bc10 .scope module, "uart_rx_blk" "uart_rx" 10 42, 12 10 0, S_0x556bc7929fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud8_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_ready";
P_0x556bc793bdf0 .param/l "RX_IDLE" 1 12 20, C4<00000000000000000000000000000000>;
P_0x556bc793be30 .param/l "RX_READY" 1 12 24, C4<00000000000000000000000000000100>;
P_0x556bc793be70 .param/l "RX_RECV" 1 12 22, C4<00000000000000000000000000000010>;
P_0x556bc793beb0 .param/l "RX_START" 1 12 21, C4<00000000000000000000000000000001>;
P_0x556bc793bef0 .param/l "RX_STOP" 1 12 23, C4<00000000000000000000000000000011>;
v0x556bc793cd60_0 .net *"_ivl_0", 31 0, L_0x556bc79520c0;  1 drivers
L_0x7f13a25dc060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556bc793ce40_0 .net *"_ivl_3", 28 0, L_0x7f13a25dc060;  1 drivers
L_0x7f13a25dc0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556bc793cf20_0 .net/2u *"_ivl_4", 31 0, L_0x7f13a25dc0a8;  1 drivers
v0x556bc793cfe0_0 .net "baud8_tick", 0 0, L_0x556bc7951f80;  alias, 1 drivers
v0x556bc793d0b0_0 .var "bit_counter", 2 0;
v0x556bc793d1e0_0 .var "bit_counter_next", 2 0;
v0x556bc793d2c0_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc793d360_0 .net "next_bit", 0 0, L_0x556bc7962170;  1 drivers
v0x556bc793d420_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
v0x556bc793d4c0_0 .net "rx", 0 0, L_0x556bc7944150;  alias, 1 drivers
v0x556bc793d560_0 .net "rx_bit", 0 0, v0x556bc793c950_0;  1 drivers
v0x556bc793d600_0 .var "rx_data", 7 0;
v0x556bc793d6d0_0 .var "rx_data_next", 7 0;
v0x556bc793d770_0 .var "rx_ready", 0 0;
v0x556bc793d830_0 .var "spacing_counter", 2 0;
v0x556bc793d910_0 .var "spacing_counter_next", 2 0;
v0x556bc793d9f0_0 .var "state", 2 0;
v0x556bc793dad0_0 .var "state_next", 2 0;
E_0x556bc793c200/0 .event anyedge, v0x556bc793d0b0_0, v0x556bc793d830_0, v0x556bc78be570_0, v0x556bc793d9f0_0;
E_0x556bc793c200/1 .event anyedge, v0x556bc793d360_0, v0x556bc793c950_0;
E_0x556bc793c200 .event/or E_0x556bc793c200/0, E_0x556bc793c200/1;
E_0x556bc793c280 .event anyedge, v0x556bc793d9f0_0, v0x556bc793c950_0, v0x556bc793d360_0, v0x556bc793d0b0_0;
L_0x556bc79520c0 .concat [ 3 29 0 0], v0x556bc793d830_0, L_0x7f13a25dc060;
L_0x556bc7962170 .cmp/eq 32, L_0x556bc79520c0, L_0x7f13a25dc0a8;
S_0x556bc793c2f0 .scope module, "rx_sync_inst" "data_sync" 12 28, 13 11 0, S_0x556bc793bc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "stable_out";
v0x556bc793c620_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc793c6e0_0 .net "in", 0 0, L_0x556bc7944150;  alias, 1 drivers
v0x556bc793c7a0_0 .net "in_sync", 0 0, L_0x556bc7952020;  1 drivers
v0x556bc793c870_0 .var "in_sync_sr", 1 0;
v0x556bc793c950_0 .var "stable_out", 0 0;
v0x556bc793ca60_0 .var "stable_out_next", 0 0;
v0x556bc793cb20_0 .var "sync_counter", 1 0;
v0x556bc793cc00_0 .var "sync_counter_next", 1 0;
E_0x556bc793c540 .event anyedge, v0x556bc793cb20_0, v0x556bc793c950_0;
E_0x556bc793c5c0 .event anyedge, v0x556bc793c7a0_0, v0x556bc793cb20_0;
L_0x556bc7952020 .part v0x556bc793c870_0, 0, 1;
S_0x556bc793dcb0 .scope module, "uart_tx_blk" "uart_tx" 10 67, 14 10 0, S_0x556bc7929fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x556bc78f43a0 .param/l "TX_IDLE" 1 14 21, C4<00>;
P_0x556bc78f43e0 .param/l "TX_SEND" 1 14 23, C4<10>;
P_0x556bc78f4420 .param/l "TX_START" 1 14 22, C4<01>;
P_0x556bc78f4460 .param/l "TX_STOP" 1 14 24, C4<11>;
v0x556bc793e140_0 .net "baud_tick", 0 0, L_0x556bc7962260;  alias, 1 drivers
v0x556bc793e230_0 .net "clk", 0 0, v0x556bc78ba950_0;  alias, 1 drivers
v0x556bc793e2d0_0 .var "counter", 2 0;
v0x556bc793e3a0_0 .var "counter_next", 2 0;
v0x556bc793e480_0 .net "reset", 0 0, L_0x556bc7943f60;  alias, 1 drivers
v0x556bc793e570_0 .var "state", 1 0;
v0x556bc793e650_0 .var "state_next", 1 0;
v0x556bc793e730_0 .var "tx", 0 0;
v0x556bc793e7f0_0 .var "tx_busy", 0 0;
v0x556bc793e890_0 .net "tx_data", 7 0, v0x556bc7941530_0;  alias, 1 drivers
v0x556bc793e970_0 .var "tx_data_reg", 7 0;
v0x556bc793ea50_0 .net "tx_start", 0 0, v0x556bc78bb2a0_0;  alias, 1 drivers
E_0x556bc793e0d0/0 .event anyedge, v0x556bc793e570_0, v0x556bc793e2d0_0, v0x556bc78bb2a0_0, v0x556bc793bb10_0;
E_0x556bc793e0d0/1 .event anyedge, v0x556bc793e970_0;
E_0x556bc793e0d0 .event/or E_0x556bc793e0d0/0, E_0x556bc793e0d0/1;
S_0x556bc780fc20 .scope module, "xor_cell" "xor_cell" 2 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f13a262c398 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f13a262c3c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x556bc7962300 .functor XOR 1, o0x7f13a262c398, o0x7f13a262c3c8, C4<0>, C4<0>;
v0x556bc79426e0_0 .net "a", 0 0, o0x7f13a262c398;  0 drivers
v0x556bc79427c0_0 .net "b", 0 0, o0x7f13a262c3c8;  0 drivers
v0x556bc7942880_0 .net "out", 0 0, L_0x556bc7962300;  1 drivers
    .scope S_0x556bc78daed0;
T_2 ;
    %wait E_0x556bc78f44f0;
    %load/vec4 v0x556bc78e4760_0;
    %assign/vec4 v0x556bc788e010_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556bc78e3a40;
T_3 ;
    %wait E_0x556bc788dba0;
    %load/vec4 v0x556bc788e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bc788e480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556bc788e8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bc788e480_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x556bc788f780_0;
    %assign/vec4 v0x556bc788e480_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556bc77c8bf0;
T_4 ;
    %wait E_0x556bc77c8db0;
    %load/vec4 v0x556bc77c8fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x556bc77c8e10_0;
    %assign/vec4 v0x556bc78ba950_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x556bc77c8e10_0;
    %assign/vec4 v0x556bc78ba950_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x556bc77c8ef0_0;
    %assign/vec4 v0x556bc78ba950_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556bc77c5220;
T_5 ;
    %wait E_0x556bc77c5450;
    %load/vec4 v0x556bc78b9830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %load/vec4 v0x556bc77c54d0_0;
    %assign/vec4 v0x556bc78b98d0_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x556bc77c54d0_0;
    %assign/vec4 v0x556bc78b98d0_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x556bc77c55b0_0;
    %assign/vec4 v0x556bc78b98d0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556bc77cbe30;
T_6 ;
    %wait E_0x556bc77cc010;
    %load/vec4 v0x556bc78ba0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x556bc77cc090_0;
    %assign/vec4 v0x556bc78ba160_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x556bc77cc090_0;
    %assign/vec4 v0x556bc78ba160_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x556bc77cc170_0;
    %assign/vec4 v0x556bc78ba160_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556bc77bf610;
T_7 ;
    %wait E_0x556bc77bf870;
    %load/vec4 v0x556bc78c2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bc780ffe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556bc77bf9f0_0;
    %assign/vec4 v0x556bc780ffe0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556bc77bf610;
T_8 ;
    %wait E_0x556bc77bf870;
    %load/vec4 v0x556bc78c2a80_0;
    %load/vec4 v0x556bc78c3ae0_0;
    %or;
    %load/vec4 v0x556bc78c3270_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556bc78c3b80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556bc78c3b80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x556bc78c3b80_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556bc7929510;
T_9 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc7929c90_0;
    %load/vec4 v0x556bc7929910_0;
    %nor/r;
    %or;
    %load/vec4 v0x556bc7929d80_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556bc7929870_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556bc7929870_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x556bc7929870_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556bc7929510;
T_10 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc7929c90_0;
    %load/vec4 v0x556bc7929870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556bc7929910_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x556bc7929bb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556bc7929870_0;
    %pad/u 32;
    %cmpi/e 101, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x556bc7929bb0_0;
    %assign/vec4 v0x556bc7929bb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x556bc7929bb0_0;
    %load/vec4 v0x556bc7929a00_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x556bc7929bb0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556bc7929510;
T_11 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc7929c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bc7929e20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556bc7929870_0;
    %pad/u 32;
    %cmpi/e 101, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bc7929e20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bc7929e20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556bc7929510;
T_12 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc7929c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x556bc7929aa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x556bc7929e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x556bc7929bb0_0;
    %assign/vec4 v0x556bc7929aa0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556bc77bea70;
T_13 ;
    %wait E_0x556bc78bf660;
    %load/vec4 v0x556bc78bcb90_0;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc78bc300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc78bb2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556bc78bd420_0, 0, 2;
    %load/vec4 v0x556bc78bcb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x556bc78bdcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x556bc78bcb90_0;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.11 ;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x556bc78be570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.13 ;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc78bc300_0, 0, 1;
    %load/vec4 v0x556bc78bdcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x556bc78bc3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x556bc78bcb90_0;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.17 ;
T_13.15 ;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc78bb2a0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x556bc78bba70_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.18, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.18 ;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc78bb2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556bc78bd420_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556bc78bd420_0, 0, 2;
    %load/vec4 v0x556bc78bba70_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.20, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.20 ;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc78bb2a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556bc78bd420_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556bc78bd420_0, 0, 2;
    %load/vec4 v0x556bc78bba70_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.22, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556bc78bedd0_0, 0, 4;
T_13.22 ;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x556bc77bea70;
T_14 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc78bee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556bc78bcb90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x556bc78bedd0_0;
    %assign/vec4 v0x556bc78bcb90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x556bc77bea70;
T_15 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc78bee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556bc78bba70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x556bc78bcb90_0;
    %load/vec4 v0x556bc78bedd0_0;
    %cmp/ne;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556bc78bba70_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x556bc78bba70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x556bc78bba70_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x556bc792a340;
T_16 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x556bc792ad00_0, 0, 13;
    %end;
    .thread T_16;
    .scope S_0x556bc792a340;
T_17 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x556bc792ad00_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 3277, 0, 13;
    %assign/vec4 v0x556bc792ad00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 3277, 0, 13;
    %assign/vec4 v0x556bc792ad00_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556bc793c2f0;
T_18 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556bc793cb20_0, 0, 2;
    %end;
    .thread T_18;
    .scope S_0x556bc793c2f0;
T_19 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793c6e0_0;
    %load/vec4 v0x556bc793c870_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556bc793c870_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556bc793c2f0;
T_20 ;
    %wait E_0x556bc793c5c0;
    %load/vec4 v0x556bc793c7a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.2, 4;
    %load/vec4 v0x556bc793cb20_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x556bc793cb20_0;
    %addi 1, 0, 2;
    %store/vec4 v0x556bc793cc00_0, 0, 2;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x556bc793c7a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.5, 4;
    %load/vec4 v0x556bc793cb20_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %load/vec4 v0x556bc793cb20_0;
    %subi 1, 0, 2;
    %store/vec4 v0x556bc793cc00_0, 0, 2;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x556bc793cb20_0;
    %store/vec4 v0x556bc793cc00_0, 0, 2;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x556bc793c2f0;
T_21 ;
    %wait E_0x556bc793c540;
    %load/vec4 v0x556bc793cb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v0x556bc793c950_0;
    %store/vec4 v0x556bc793ca60_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc793ca60_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc793ca60_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x556bc793c2f0;
T_22 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793ca60_0;
    %assign/vec4 v0x556bc793c950_0, 0;
    %load/vec4 v0x556bc793cc00_0;
    %assign/vec4 v0x556bc793cb20_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x556bc793bc10;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793d830_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793d9f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793d0b0_0, 0, 3;
    %end;
    .thread T_23;
    .scope S_0x556bc793bc10;
T_24 ;
    %wait E_0x556bc793c280;
    %load/vec4 v0x556bc793d9f0_0;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
    %load/vec4 v0x556bc793d9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x556bc793d560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
T_24.7 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x556bc793d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v0x556bc793d560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
T_24.12 ;
T_24.9 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x556bc793d360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.15, 9;
    %load/vec4 v0x556bc793d0b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
T_24.13 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x556bc793d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793dad0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x556bc793bc10;
T_25 ;
    %wait E_0x556bc793c200;
    %load/vec4 v0x556bc793d0b0_0;
    %store/vec4 v0x556bc793d1e0_0, 0, 3;
    %load/vec4 v0x556bc793d830_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556bc793d910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc793d770_0, 0, 1;
    %load/vec4 v0x556bc793d600_0;
    %store/vec4 v0x556bc793d6d0_0, 0, 8;
    %load/vec4 v0x556bc793d9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %jmp T_25.3;
T_25.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793d910_0, 0, 3;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v0x556bc793d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x556bc793d0b0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556bc793d1e0_0, 0, 3;
    %load/vec4 v0x556bc793d560_0;
    %load/vec4 v0x556bc793d600_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556bc793d6d0_0, 0, 8;
T_25.4 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc793d770_0, 0, 1;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x556bc793bc10;
T_26 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556bc793d830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556bc793d0b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556bc793d9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556bc793d600_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x556bc793cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x556bc793d910_0;
    %assign/vec4 v0x556bc793d830_0, 0;
    %load/vec4 v0x556bc793d1e0_0;
    %assign/vec4 v0x556bc793d0b0_0, 0;
    %load/vec4 v0x556bc793dad0_0;
    %assign/vec4 v0x556bc793d9f0_0, 0;
    %load/vec4 v0x556bc793d6d0_0;
    %assign/vec4 v0x556bc793d600_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x556bc793aff0;
T_27 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x556bc793b8f0_0, 0, 13;
    %end;
    .thread T_27;
    .scope S_0x556bc793aff0;
T_28 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x556bc793b8f0_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 410, 0, 13;
    %assign/vec4 v0x556bc793b8f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 410, 0, 13;
    %assign/vec4 v0x556bc793b8f0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x556bc793dcb0;
T_29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556bc793e570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793e2d0_0, 0, 3;
    %end;
    .thread T_29;
    .scope S_0x556bc793dcb0;
T_30 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556bc793e970_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x556bc793e570_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x556bc793ea50_0;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x556bc793e890_0;
    %assign/vec4 v0x556bc793e970_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x556bc793dcb0;
T_31 ;
    %wait E_0x556bc793e0d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc793e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc793e7f0_0, 0, 1;
    %load/vec4 v0x556bc793e570_0;
    %store/vec4 v0x556bc793e650_0, 0, 2;
    %load/vec4 v0x556bc793e2d0_0;
    %store/vec4 v0x556bc793e3a0_0, 0, 3;
    %load/vec4 v0x556bc793e570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc793e7f0_0, 0, 1;
    %load/vec4 v0x556bc793ea50_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.6, 8;
T_31.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.6, 8;
 ; End of false expr.
    %blend;
T_31.6;
    %store/vec4 v0x556bc793e650_0, 0, 2;
    %jmp T_31.4;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc793e730_0, 0, 1;
    %load/vec4 v0x556bc793e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_31.8, 8;
T_31.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_31.8, 8;
 ; End of false expr.
    %blend;
T_31.8;
    %store/vec4 v0x556bc793e650_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556bc793e3a0_0, 0, 3;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x556bc793e970_0;
    %load/vec4 v0x556bc793e2d0_0;
    %part/u 1;
    %store/vec4 v0x556bc793e730_0, 0, 1;
    %load/vec4 v0x556bc793e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %load/vec4 v0x556bc793e2d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_31.12, 8;
T_31.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_31.12, 8;
 ; End of false expr.
    %blend;
T_31.12;
    %store/vec4 v0x556bc793e650_0, 0, 2;
    %load/vec4 v0x556bc793e2d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556bc793e3a0_0, 0, 3;
T_31.9 ;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x556bc793e140_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_31.14, 8;
T_31.13 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_31.14, 8;
 ; End of false expr.
    %blend;
T_31.14;
    %store/vec4 v0x556bc793e650_0, 0, 2;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x556bc793dcb0;
T_32 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556bc793e570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556bc793e2d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x556bc793e650_0;
    %assign/vec4 v0x556bc793e570_0, 0;
    %load/vec4 v0x556bc793e3a0_0;
    %assign/vec4 v0x556bc793e2d0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x556bc7929fa0;
T_33 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc793f1f0_0;
    %assign/vec4 v0x556bc793f290_0, 0;
    %load/vec4 v0x556bc793f290_0;
    %inv;
    %load/vec4 v0x556bc793f1f0_0;
    %and;
    %assign/vec4 v0x556bc793f150_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x556bc780fdb0;
T_34 ;
    %wait E_0x556bc780ff60;
    %load/vec4 v0x556bc7940f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %load/vec4 v0x556bc7940bb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x556bc7941530_0, 0, 8;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x556bc7940bb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x556bc7941530_0, 0, 8;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x556bc7940bb0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x556bc7941530_0, 0, 8;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x556bc7940bb0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x556bc7941530_0, 0, 8;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x556bc780fdb0;
T_35 ;
    %wait E_0x556bc78c4490;
    %load/vec4 v0x556bc7940c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556bc7940200_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x556bc7940160_0;
    %assign/vec4 v0x556bc7940200_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x556bc780dc80;
T_36 ;
    %delay 50000000, 0;
    %load/vec4 v0x556bc7941fa0_0;
    %inv;
    %store/vec4 v0x556bc7941fa0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x556bc780dc80;
T_37 ;
    %delay 1000000, 0;
    %load/vec4 v0x556bc7941e50_0;
    %inv;
    %store/vec4 v0x556bc7941e50_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x556bc780dc80;
T_38 ;
    %vpi_call 3 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556bc780dc80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc79424a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7941fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7941e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc79421e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942120_0, 0, 1;
    %delay 15000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc79424a0_0, 0, 1;
    %delay 52083000, 0;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942400_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc79421e0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1215752192, 23;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556bc7942560_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 3 77 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../src/cells.v";
    "tb_tt03.v";
    "../src/top_tt03.v";
    "../src/contador.v";
    "../src/FSM_controller.v";
    "../src/mux.v";
    "../src/USM_ringoscillator.v";
    "../src/promedio.v";
    "../src/uart_basic.v";
    "../src/uart_baud_tick_gen.v";
    "../src/uart_rx.v";
    "../src/data_sync.v";
    "../src/uart_tx.v";
