
In "Nand to Tetris / Part I" (this course) we start with Nand gates, and gradually build the chipset and hardware platform of a simple computer system called Hack, as well as an assembler.

### Project 1:Building elementary logic gates like And, Or, Not, Multiplexor,and More:
* [Not Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not.hdl) -- [Not Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not.out)       
* [And Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And.hdl) -- [And Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And.out)
* [Or Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or.hdl) -- [Or Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or.out)
* [Xor Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Xor.hdl) -- [Xor Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Xor.out)
* [Mux Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux.hdl) -- [Mux Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux.out)
* [DMux Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux.hdl) -- [Dmux Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux.out)
* [16-bit Not Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not16.hdl) -- [16-bit Not Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Not16.out)
* [16-bit And Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And16.hdl) -- [16-bit And Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/And16.out)
* [16-bit Or Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or16.hdl) -- [16-bit Or Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or16.out)
* [16-bit MUX HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux16.hdl) -- [16-bit MUX Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux16.out)
* [Or8Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or8Way.hdl) -- [Or8Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Or8Way.out)
* [16-bit/4-way MUX HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux4Way16.hdl) -- [16-bit/4-way MUX Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/Mux4Way16.out)
* [DMUX4Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux4Way.hdl) -- [DMUX4Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux4Way.out)
* [DMUX8Way Gate HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux8Way.hdl) -- [DMUX8Way Gate Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project1/DMux8Way.out)

### Project 2: Building a family of adder chips, culminating in the construction of an Arithmetic Logic Unit (ALU):
* [Half Adder HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/HalfAdder.hdl) -- [Half Adder Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/HalfAdder.out)
* [Full Adder](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/FullAdder.hdl) -- [Full Adder Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/FullAdder.out)
* [16-bit Adder](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Add16.hdl) -- [16-bit Adder Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Add16.out)
* [16-bit incrementer](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Inc16.hdl) -- [16-bit incrementer Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/Inc16.out)
* [Arithmetic Logic Unit](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/ALU.hdl) -- [Arithmetic Logic Unit Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project2/ALU.out)

### Project 3: Building registers and memory units, culminating in the construction of a Random Access Memory (RAM):
* [1-bit Register HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/Bit.hdl) -- [1-bit Register HDL Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/Bit.out)
* [16-bit Register HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/Register.hdl) -- [16-bit Register HDL Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/Register.out)
* [16-bit / 8-Register Memory HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/RAM8.hdl) -- [16-bit / 8-Register Memory HDL Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/RAM8.out)
* [16-bit / 64-Register Memory HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/RAM64.hdl) -- [16-bit / 64-Register Memory HDL Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/RAM64.out)
* [16-bit / 512-Register Memory HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM512.hdl) -- [16-bit / 512-Register Memory Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM512.out)
* [16-bit / 4096-Register Memory HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM4K.hdl) -- [16-bit / 4096-Register Memory Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM4K.out)
* [16-bit / 16384-Register Memory HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM16K.hdl) -- [16-bit / 16384-Register Memory Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/b/RAM16K.out)
* [16-bit Program Counter HDL](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/PC.hdl) -- [16-bit Program Counter Output](https://github.com/Arun44/From-Nand-To-Tetris/blob/master/src/Part%201/Project3/a/PC.out)
