{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "final_soc.qsys final_soc.BAK.qsys " "Backing up file \"final_soc.qsys\" to \"final_soc.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1652521672387 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "final_soc/synthesis/final_soc.v final_soc.BAK.v " "Backing up file \"final_soc/synthesis/final_soc.v\" to \"final_soc.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1652521672403 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys final_soc.qsys " "Started upgrading IP component Qsys with file \"final_soc.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1652521672403 ""}
{ "Info" "" "" "2022.05.14.17:47:58 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.05.14.17:47:58 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1652521678259 ""}
{ "Info" "" "" "2022.05.14.17:47:58 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.05.14.17:47:58 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1652521678268 ""}
{ "Info" "final_soc_generation.rpt" "" "2022.05.14.17:48:04 Info: Saving generation log to C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Saving generation log to C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc" 0 0 "Shell" 0 -1 1652521684270 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1652521684270 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.05.14.17:48:04 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1652521684275 ""}
{ "Info" "final_soc.qsys" "" "2022.05.14.17:48:04 Info: Loading final_project" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Loading final_project" 0 0 "Shell" 0 -1 1652521684304 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Reading input file" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Reading input file" 0 0 "Shell" 0 -1 1652521684681 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1652521684684 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1652521684696 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1652521684697 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1652521684697 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684697 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module keycode" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1652521684698 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1652521684698 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1652521684698 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1652521684699 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1652521684700 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684701 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1652521684701 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684702 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1652521684702 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684702 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1652521684703 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684703 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1652521684703 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684704 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1652521684704 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521684705 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1652521684705 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1652521684705 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module sdram" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1652521684706 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1652521684706 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1652521684707 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1652521684708 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1652521684708 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Building connections" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Building connections" 0 0 "Shell" 0 -1 1652521684708 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1652521684712 ""}
{ "Info" "" "" "2022.05.14.17:48:04 Info: Validating" {  } {  } 0 0 "2022.05.14.17:48:04 Info: Validating" 0 0 "Shell" 0 -1 1652521684713 ""}
{ "Info" "" "" "2022.05.14.17:48:05 Info: Done reading input file" {  } {  } 0 0 "2022.05.14.17:48:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1652521685223 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1652521686202 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1652521686202 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1652521686203 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1652521686203 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1652521686203 ""}
{ "Info" "" "" "2022.05.14.17:48:06 Info: final_soc: Generating final_soc \"final_soc\" for SIM_VERILOG" {  } {  } 0 0 "2022.05.14.17:48:06 Info: final_soc: Generating final_soc \"final_soc\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1652521686489 ""}
{ "Info" "" "" "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1652521689040 ""}
{ "Info" "" "" "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1652521689058 ""}
{ "Info" "" "" "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1652521689062 ""}
{ "Info" "" "" "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2022.05.14.17:48:09 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1652521689067 ""}
{ "Info" "" "" "2022.05.14.17:48:12 Info: jtag_uart_0: Starting RTL generation for module 'final_soc_jtag_uart_0'" {  } {  } 0 0 "2022.05.14.17:48:12 Info: jtag_uart_0: Starting RTL generation for module 'final_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1652521692642 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:12 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_soc_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen//final_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2022.05.14.17:48:12 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_soc_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen//final_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1652521692643 ""}
{ "Info" "" "" "2022.05.14.17:48:13 Info: jtag_uart_0: Done RTL generation for module 'final_soc_jtag_uart_0'" {  } {  } 0 0 "2022.05.14.17:48:13 Info: jtag_uart_0: Done RTL generation for module 'final_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1652521693438 ""}
{ "Info" "" "" "2022.05.14.17:48:13 Info: jtag_uart_0: \"final_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2022.05.14.17:48:13 Info: jtag_uart_0: \"final_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1652521693451 ""}
{ "Info" "" "" "2022.05.14.17:48:13 Info: keycode: Starting RTL generation for module 'final_soc_keycode'" {  } {  } 0 0 "2022.05.14.17:48:13 Info: keycode: Starting RTL generation for module 'final_soc_keycode'" 0 0 "Shell" 0 -1 1652521693457 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:13 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_keycode --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen//final_soc_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen" {  } {  } 0 0 "2022.05.14.17:48:13 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_keycode --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen//final_soc_keycode_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0003_keycode_gen" 0 0 "Shell" 0 -1 1652521693458 ""}
{ "Info" "" "" "2022.05.14.17:48:13 Info: keycode: Done RTL generation for module 'final_soc_keycode'" {  } {  } 0 0 "2022.05.14.17:48:13 Info: keycode: Done RTL generation for module 'final_soc_keycode'" 0 0 "Shell" 0 -1 1652521693674 ""}
{ "Info" "" "" "2022.05.14.17:48:13 Info: keycode: \"final_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2022.05.14.17:48:13 Info: keycode: \"final_soc\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1652521693687 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: nios2_gen2_0: \"final_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2022.05.14.17:48:14 Info: nios2_gen2_0: \"final_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1652521694472 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: onchip_memory2_0: Starting RTL generation for module 'final_soc_onchip_memory2_0'" {  } {  } 0 0 "2022.05.14.17:48:14 Info: onchip_memory2_0: Starting RTL generation for module 'final_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1652521694479 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:14 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_soc_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen//final_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2022.05.14.17:48:14 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_soc_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen//final_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1652521694479 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: onchip_memory2_0: Done RTL generation for module 'final_soc_onchip_memory2_0'" {  } {  } 0 0 "2022.05.14.17:48:14 Info: onchip_memory2_0: Done RTL generation for module 'final_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1652521694757 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: onchip_memory2_0: \"final_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.05.14.17:48:14 Info: onchip_memory2_0: \"final_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1652521694772 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: otg_hpi_address: Starting RTL generation for module 'final_soc_otg_hpi_address'" {  } {  } 0 0 "2022.05.14.17:48:14 Info: otg_hpi_address: Starting RTL generation for module 'final_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1652521694778 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:14 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_address --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen//final_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen" {  } {  } 0 0 "2022.05.14.17:48:14 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_address --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen//final_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0005_otg_hpi_address_gen" 0 0 "Shell" 0 -1 1652521694778 ""}
{ "Info" "" "" "2022.05.14.17:48:14 Info: otg_hpi_address: Done RTL generation for module 'final_soc_otg_hpi_address'" {  } {  } 0 0 "2022.05.14.17:48:14 Info: otg_hpi_address: Done RTL generation for module 'final_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1652521694995 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_address: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_address: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1652521695006 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_cs: Starting RTL generation for module 'final_soc_otg_hpi_cs'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_cs: Starting RTL generation for module 'final_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1652521695009 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:15 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_cs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen//final_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_cs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen//final_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0006_otg_hpi_cs_gen" 0 0 "Shell" 0 -1 1652521695010 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_cs: Done RTL generation for module 'final_soc_otg_hpi_cs'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_cs: Done RTL generation for module 'final_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1652521695225 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_cs: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_cs: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1652521695234 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_data: Starting RTL generation for module 'final_soc_otg_hpi_data'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_data: Starting RTL generation for module 'final_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1652521695238 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:15 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_data --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen//final_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_data --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen//final_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0007_otg_hpi_data_gen" 0 0 "Shell" 0 -1 1652521695238 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_data: Done RTL generation for module 'final_soc_otg_hpi_data'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_data: Done RTL generation for module 'final_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1652521695465 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: otg_hpi_data: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2022.05.14.17:48:15 Info: otg_hpi_data: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1652521695478 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: sdram: Starting RTL generation for module 'final_soc_sdram'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: sdram: Starting RTL generation for module 'final_soc_sdram'" 0 0 "Shell" 0 -1 1652521695483 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:15 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen//final_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen" {  } {  } 0 0 "2022.05.14.17:48:15 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen//final_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0008_sdram_gen" 0 0 "Shell" 0 -1 1652521695483 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: sdram: Done RTL generation for module 'final_soc_sdram'" {  } {  } 0 0 "2022.05.14.17:48:15 Info: sdram: Done RTL generation for module 'final_soc_sdram'" 0 0 "Shell" 0 -1 1652521695864 ""}
{ "Info" "" "" "2022.05.14.17:48:15 Info: sdram: \"final_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2022.05.14.17:48:15 Info: sdram: \"final_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1652521695874 ""}
{ "Info" "" "" "2022.05.14.17:48:17 Info: sdram_pll: Generating Verilog simulation model" {  } {  } 0 0 "2022.05.14.17:48:17 Info: sdram_pll: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1652521697238 ""}
{ "Warning" "" "" "2022.05.14.17:48:24 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2022.05.14.17:48:24 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1652521704840 ""}
{ "Info" "" "" "2022.05.14.17:48:24 Info: sdram_pll: Generated simulation model final_soc_sdram_pll.vo" {  } {  } 0 0 "2022.05.14.17:48:24 Info: sdram_pll: Generated simulation model final_soc_sdram_pll.vo" 0 0 "Shell" 0 -1 1652521704845 ""}
{ "Info" "" "" "2022.05.14.17:48:24 Info: sdram_pll: \"final_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2022.05.14.17:48:24 Info: sdram_pll: \"final_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1652521704855 ""}
{ "Info" "" "" "2022.05.14.17:48:24 Info: sysid_qsys_0: \"final_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2022.05.14.17:48:24 Info: sysid_qsys_0: \"final_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1652521704866 ""}
{ "Info" "" "" "2022.05.14.17:48:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521711941 ""}
{ "Info" "" "" "2022.05.14.17:48:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521712340 ""}
{ "Info" "" "" "2022.05.14.17:48:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521712746 ""}
{ "Info" "" "" "2022.05.14.17:48:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521713154 ""}
{ "Info" "" "" "2022.05.14.17:48:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521713553 ""}
{ "Info" "" "" "2022.05.14.17:48:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521713995 ""}
{ "Info" "" "" "2022.05.14.17:48:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521714395 ""}
{ "Info" "" "" "2022.05.14.17:48:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521714789 ""}
{ "Info" "" "" "2022.05.14.17:48:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521715183 ""}
{ "Info" "" "" "2022.05.14.17:48:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521715572 ""}
{ "Info" "" "" "2022.05.14.17:48:35 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:35 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521715964 ""}
{ "Info" "" "" "2022.05.14.17:48:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521716361 ""}
{ "Info" "" "" "2022.05.14.17:48:36 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:48:36 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521716752 ""}
{ "Info" "" "" "2022.05.14.17:48:42 Info: mm_interconnect_0: \"final_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.05.14.17:48:42 Info: mm_interconnect_0: \"final_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1652521722302 ""}
{ "Info" "" "" "2022.05.14.17:48:42 Info: irq_mapper: \"final_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.05.14.17:48:42 Info: irq_mapper: \"final_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1652521722325 ""}
{ "Info" "" "" "2022.05.14.17:48:42 Info: rst_controller: \"final_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.05.14.17:48:42 Info: rst_controller: \"final_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1652521722355 ""}
{ "Info" "" "" "2022.05.14.17:48:42 Info: cpu: Starting RTL generation for module 'final_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.05.14.17:48:42 Info: cpu: Starting RTL generation for module 'final_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1652521722373 ""}
{ "Info" "  ]" "" "2022.05.14.17:48:42 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=final_soc_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen//final_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen" {  } {  } 0 0 "2022.05.14.17:48:42 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=final_soc_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen//final_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen" 0 0 "Shell" 0 -1 1652521722373 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*) Starting Nios II generation" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1652521724289 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1652521724289 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating all objects for CPU" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1652521724289 ""}
{ "Info" "final_soc_nios2_gen2_0_cpu_nios2_waves.do'" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating 'C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen/" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating 'C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0016_cpu_gen/" 0 0 "Shell" 0 -1 1652521724289 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1652521724290 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating plain-text RTL" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:43 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1652521724290 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:44 (*) Done Nios II generation" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: # 2022.05.14 17:48:44 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1652521724290 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: Done RTL generation for module 'final_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: Done RTL generation for module 'final_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1652521724291 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1652521724368 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1652521724382 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1652521724391 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1652521724400 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1652521724417 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1652521724429 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1652521724454 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1652521724469 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1652521724484 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1652521724499 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1652521724510 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1652521724513 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1652521724538 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1652521724548 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" {  } {  } 0 0 "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" 0 0 "Shell" 0 -1 1652521724557 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1652521724560 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1652521724573 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1652521724585 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" {  } {  } 0 0 "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" 0 0 "Shell" 0 -1 1652521724586 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1652521724600 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" {  } {  } 0 0 "2022.05.14.17:48:44 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation/submodules" 0 0 "Shell" 0 -1 1652521724602 ""}
{ "Info" "" "" "2022.05.14.17:48:44 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2022.05.14.17:48:44 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1652521724642 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.05.14.17:48:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1652521725395 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.05.14.17:48:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1652521725407 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: final_soc: Done \"final_soc\" with 35 modules, 59 files" {  } {  } 0 0 "2022.05.14.17:48:45 Info: final_soc: Done \"final_soc\" with 35 modules, 59 files" 0 0 "Shell" 0 -1 1652521725407 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.05.14.17:48:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1652521725429 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.05.14.17:48:45 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1652521725429 ""}
{ "Info" "" "" "2022.05.14.17:48:45 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.05.14.17:48:45 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1652521725429 ""}
{ "Info" " --use-relative-paths=true" "" "2022.05.14.17:48:45 Info: sim-script-gen --spd=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\final_soc.spd --output-directory=C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:45 Info: sim-script-gen --spd=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\final_soc.spd --output-directory=C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521725429 ""}
{ "Info" " --use-relative-paths=true" "" "2022.05.14.17:48:45 Info: Doing: ip-make-simscript --spd=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\final_soc.spd --output-directory=C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:45 Info: Doing: ip-make-simscript --spd=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\final_soc.spd --output-directory=C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521725432 ""}
{ "Info" " directory:" "" "2022.05.14.17:48:46 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726057 ""}
{ "Info" "msim_setup.tcl" "" "2022.05.14.17:48:46 Info:     mentor" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     mentor" 0 0 "Shell" 0 -1 1652521726058 ""}
{ "Info" " directory:" "" "2022.05.14.17:48:46 Info: Generating the following file(s) for VCS simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Generating the following file(s) for VCS simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726062 ""}
{ "Info" "vcs_setup.sh" "" "2022.05.14.17:48:46 Info:     synopsys/vcs" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1652521726064 ""}
{ "Info" " directory:" "" "2022.05.14.17:48:46 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726066 ""}
{ "Info" "synopsys_sim.setup" "" "2022.05.14.17:48:46 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1652521726066 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.05.14.17:48:46 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1652521726067 ""}
{ "Info" " directory:" "" "2022.05.14.17:48:46 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726079 ""}
{ "Info" "cds.lib" "" "2022.05.14.17:48:46 Info:     cadence" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     cadence" 0 0 "Shell" 0 -1 1652521726079 ""}
{ "Info" "hdl.var" "" "2022.05.14.17:48:46 Info:     cadence" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     cadence" 0 0 "Shell" 0 -1 1652521726092 ""}
{ "Info" "ncsim_setup.sh" "" "2022.05.14.17:48:46 Info:     cadence" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     cadence" 0 0 "Shell" 0 -1 1652521726093 ""}
{ "Info" " directory" "" "2022.05.14.17:48:46 Info:     34 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     34 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1652521726093 ""}
{ "Info" " directory:" "" "2022.05.14.17:48:46 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726095 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.05.14.17:48:46 Info:     aldec" {  } {  } 0 0 "2022.05.14.17:48:46 Info:     aldec" 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "." "" "2022.05.14.17:48:46 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" {  } {  } 0 0 "2022.05.14.17:48:46 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/simulation" 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.05.14.17:48:46 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.05.14.17:48:46 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --block-symbol-file --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.05.14.17:48:46 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --block-symbol-file --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1652521726096 ""}
{ "Info" "final_soc.qsys" "" "2022.05.14.17:48:46 Info: Loading final_project" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Loading final_project" 0 0 "Shell" 0 -1 1652521726099 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Reading input file" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Reading input file" 0 0 "Shell" 0 -1 1652521726459 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1652521726461 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1652521726461 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1652521726461 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1652521726461 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726462 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module keycode" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1652521726462 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1652521726462 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1652521726462 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1652521726463 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1652521726463 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726463 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1652521726463 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1652521726464 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module sdram" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1652521726465 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1652521726466 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1652521726466 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1652521726467 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1652521726467 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Building connections" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Building connections" 0 0 "Shell" 0 -1 1652521726467 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1652521726468 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Validating" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Validating" 0 0 "Shell" 0 -1 1652521726469 ""}
{ "Info" "" "" "2022.05.14.17:48:46 Info: Done reading input file" {  } {  } 0 0 "2022.05.14.17:48:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1652521726955 ""}
{ "Info" "" "" "2022.05.14.17:48:47 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.14.17:48:47 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1652521727843 ""}
{ "Info" "" "" "2022.05.14.17:48:47 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.14.17:48:47 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1652521727843 ""}
{ "Info" "" "" "2022.05.14.17:48:47 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2022.05.14.17:48:47 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1652521727843 ""}
{ "Info" "" "" "2022.05.14.17:48:47 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.14.17:48:47 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1652521727843 ""}
{ "Info" "" "" "2022.05.14.17:48:47 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.14.17:48:47 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1652521727844 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.05.14.17:48:48 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1652521728255 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1652521728255 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info:" {  } {  } 0 0 "2022.05.14.17:48:48 Info:" 0 0 "Shell" 0 -1 1652521728255 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1652521728256 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.05.14.17:48:48 Info: qsys-generate C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc.qsys --synthesis=VERILOG --output-directory=C:\\Users\\Administrator\\Downloads\\ECE385-Tank-World-on-FPGA-main\\ECE385-Tank-World-on-FPGA-main\\final_project\\final_project\\final_soc\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1652521728256 ""}
{ "Info" "final_soc.qsys" "" "2022.05.14.17:48:48 Info: Loading final_project" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Loading final_project" 0 0 "Shell" 0 -1 1652521728258 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Reading input file" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Reading input file" 0 0 "Shell" 0 -1 1652521728630 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1652521728632 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1652521728632 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1652521728633 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1652521728633 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding keycode \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding keycode \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728633 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module keycode" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module keycode" 0 0 "Shell" 0 -1 1652521728633 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" 0 0 "Shell" 0 -1 1652521728633 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1652521728634 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" 0 0 "Shell" 0 -1 1652521728636 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1652521728636 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_address \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728636 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_address" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_address" 0 0 "Shell" 0 -1 1652521728637 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_cs \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728637 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_cs" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_cs" 0 0 "Shell" 0 -1 1652521728637 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_data \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728637 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_data" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_data" 0 0 "Shell" 0 -1 1652521728637 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_r \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728638 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_r" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_r" 0 0 "Shell" 0 -1 1652521728638 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_reset \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728638 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_reset" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_reset" 0 0 "Shell" 0 -1 1652521728638 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding otg_hpi_w \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1652521728639 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_w" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module otg_hpi_w" 0 0 "Shell" 0 -1 1652521728639 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1652521728639 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module sdram" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1652521728639 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding sdram_pll \[altpll 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding sdram_pll \[altpll 20.1\]" 0 0 "Shell" 0 -1 1652521728640 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module sdram_pll" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module sdram_pll" 0 0 "Shell" 0 -1 1652521728640 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1652521728642 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1652521728642 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Building connections" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Building connections" 0 0 "Shell" 0 -1 1652521728642 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Parameterizing connections" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1652521728644 ""}
{ "Info" "" "" "2022.05.14.17:48:48 Info: Validating" {  } {  } 0 0 "2022.05.14.17:48:48 Info: Validating" 0 0 "Shell" 0 -1 1652521728644 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: Done reading input file" {  } {  } 0 0 "2022.05.14.17:48:49 Info: Done reading input file" 0 0 "Shell" 0 -1 1652521729100 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.05.14.17:48:49 Info: final_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1652521729967 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.05.14.17:48:49 Info: final_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1652521729967 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2022.05.14.17:48:49 Info: final_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1652521729967 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.05.14.17:48:49 Info: final_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1652521729967 ""}
{ "Info" "" "" "2022.05.14.17:48:49 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.05.14.17:48:49 Info: final_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1652521729967 ""}
{ "Info" "" "" "2022.05.14.17:48:50 Info: final_soc: Generating final_soc \"final_soc\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.05.14.17:48:50 Info: final_soc: Generating final_soc \"final_soc\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1652521730223 ""}
{ "Info" "" "" "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 0 "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" 0 0 "Shell" 0 -1 1652521731905 ""}
{ "Info" "" "" "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 0 "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" 0 0 "Shell" 0 -1 1652521731907 ""}
{ "Info" "" "" "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 0 "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" 0 0 "Shell" 0 -1 1652521731910 ""}
{ "Info" "" "" "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 0 "2022.05.14.17:48:51 Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1652521731913 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: jtag_uart_0: Starting RTL generation for module 'final_soc_jtag_uart_0'" {  } {  } 0 0 "2022.05.14.17:48:55 Info: jtag_uart_0: Starting RTL generation for module 'final_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1652521735014 ""}
{ "Info" "final_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:55 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_soc_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0037_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0037_jtag_uart_0_gen/" {  } {  } 0 0 "2022.05.14.17:48:55 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_soc_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0037_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0037_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1652521735014 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: jtag_uart_0: Done RTL generation for module 'final_soc_jtag_uart_0'" {  } {  } 0 0 "2022.05.14.17:48:55 Info: jtag_uart_0: Done RTL generation for module 'final_soc_jtag_uart_0'" 0 0 "Shell" 0 -1 1652521735277 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: jtag_uart_0: \"final_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2022.05.14.17:48:55 Info: jtag_uart_0: \"final_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1652521735286 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: keycode: Starting RTL generation for module 'final_soc_keycode'" {  } {  } 0 0 "2022.05.14.17:48:55 Info: keycode: Starting RTL generation for module 'final_soc_keycode'" 0 0 "Shell" 0 -1 1652521735290 ""}
{ "Info" "final_soc_keycode_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:55 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_keycode --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0038_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0038_keycode_gen/" {  } {  } 0 0 "2022.05.14.17:48:55 Info: keycode:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_keycode --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0038_keycode_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0038_keycode_gen/" 0 0 "Shell" 0 -1 1652521735290 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: keycode: Done RTL generation for module 'final_soc_keycode'" {  } {  } 0 0 "2022.05.14.17:48:55 Info: keycode: Done RTL generation for module 'final_soc_keycode'" 0 0 "Shell" 0 -1 1652521735478 ""}
{ "Info" "" "" "2022.05.14.17:48:55 Info: keycode: \"final_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 0 "2022.05.14.17:48:55 Info: keycode: \"final_soc\" instantiated altera_avalon_pio \"keycode\"" 0 0 "Shell" 0 -1 1652521735480 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: nios2_gen2_0: \"final_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2022.05.14.17:48:56 Info: nios2_gen2_0: \"final_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1652521736237 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: onchip_memory2_0: Starting RTL generation for module 'final_soc_onchip_memory2_0'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: onchip_memory2_0: Starting RTL generation for module 'final_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1652521736239 ""}
{ "Info" "final_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:56 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_soc_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0039_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0039_onchip_memory2_0_gen/" {  } {  } 0 0 "2022.05.14.17:48:56 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_soc_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0039_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0039_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1652521736240 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: onchip_memory2_0: Done RTL generation for module 'final_soc_onchip_memory2_0'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: onchip_memory2_0: Done RTL generation for module 'final_soc_onchip_memory2_0'" 0 0 "Shell" 0 -1 1652521736443 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: onchip_memory2_0: \"final_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.05.14.17:48:56 Info: onchip_memory2_0: \"final_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1652521736446 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_address: Starting RTL generation for module 'final_soc_otg_hpi_address'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_address: Starting RTL generation for module 'final_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1652521736450 ""}
{ "Info" "final_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:56 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_address --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0040_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0040_otg_hpi_address_gen/" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_address --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0040_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0040_otg_hpi_address_gen/" 0 0 "Shell" 0 -1 1652521736450 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_address: Done RTL generation for module 'final_soc_otg_hpi_address'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_address: Done RTL generation for module 'final_soc_otg_hpi_address'" 0 0 "Shell" 0 -1 1652521736638 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_address: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_address: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" 0 0 "Shell" 0 -1 1652521736641 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_cs: Starting RTL generation for module 'final_soc_otg_hpi_cs'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_cs: Starting RTL generation for module 'final_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1652521736646 ""}
{ "Info" "final_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:56 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_cs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0041_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0041_otg_hpi_cs_gen/" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_cs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0041_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0041_otg_hpi_cs_gen/" 0 0 "Shell" 0 -1 1652521736646 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_cs: Done RTL generation for module 'final_soc_otg_hpi_cs'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_cs: Done RTL generation for module 'final_soc_otg_hpi_cs'" 0 0 "Shell" 0 -1 1652521736834 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_cs: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_cs: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" 0 0 "Shell" 0 -1 1652521736843 ""}
{ "Info" "" "" "2022.05.14.17:48:56 Info: otg_hpi_data: Starting RTL generation for module 'final_soc_otg_hpi_data'" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_data: Starting RTL generation for module 'final_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1652521736846 ""}
{ "Info" "final_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:56 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_data --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0042_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0042_otg_hpi_data_gen/" {  } {  } 0 0 "2022.05.14.17:48:56 Info: otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_soc_otg_hpi_data --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0042_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0042_otg_hpi_data_gen/" 0 0 "Shell" 0 -1 1652521736847 ""}
{ "Info" "" "" "2022.05.14.17:48:57 Info: otg_hpi_data: Done RTL generation for module 'final_soc_otg_hpi_data'" {  } {  } 0 0 "2022.05.14.17:48:57 Info: otg_hpi_data: Done RTL generation for module 'final_soc_otg_hpi_data'" 0 0 "Shell" 0 -1 1652521737036 ""}
{ "Info" "" "" "2022.05.14.17:48:57 Info: otg_hpi_data: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 0 "2022.05.14.17:48:57 Info: otg_hpi_data: \"final_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" 0 0 "Shell" 0 -1 1652521737039 ""}
{ "Info" "" "" "2022.05.14.17:48:57 Info: sdram: Starting RTL generation for module 'final_soc_sdram'" {  } {  } 0 0 "2022.05.14.17:48:57 Info: sdram: Starting RTL generation for module 'final_soc_sdram'" 0 0 "Shell" 0 -1 1652521737043 ""}
{ "Info" "final_soc_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:48:57 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0043_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0043_sdram_gen/" {  } {  } 0 0 "2022.05.14.17:48:57 Info: sdram:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_soc_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0043_sdram_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0043_sdram_gen/" 0 0 "Shell" 0 -1 1652521737043 ""}
{ "Info" "" "" "2022.05.14.17:48:57 Info: sdram: Done RTL generation for module 'final_soc_sdram'" {  } {  } 0 0 "2022.05.14.17:48:57 Info: sdram: Done RTL generation for module 'final_soc_sdram'" 0 0 "Shell" 0 -1 1652521737343 ""}
{ "Info" "" "" "2022.05.14.17:48:57 Info: sdram: \"final_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2022.05.14.17:48:57 Info: sdram: \"final_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1652521737353 ""}
{ "Info" "" "" "2022.05.14.17:48:58 Info: sdram_pll: \"final_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 0 "2022.05.14.17:48:58 Info: sdram_pll: \"final_soc\" instantiated altpll \"sdram_pll\"" 0 0 "Shell" 0 -1 1652521738077 ""}
{ "Info" "" "" "2022.05.14.17:48:58 Info: sysid_qsys_0: \"final_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2022.05.14.17:48:58 Info: sysid_qsys_0: \"final_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1652521738080 ""}
{ "Info" "" "" "2022.05.14.17:49:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521744988 ""}
{ "Info" "" "" "2022.05.14.17:49:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521745376 ""}
{ "Info" "" "" "2022.05.14.17:49:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521745762 ""}
{ "Info" "" "" "2022.05.14.17:49:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521746158 ""}
{ "Info" "" "" "2022.05.14.17:49:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521746546 ""}
{ "Info" "" "" "2022.05.14.17:49:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521746944 ""}
{ "Info" "" "" "2022.05.14.17:49:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521747334 ""}
{ "Info" "" "" "2022.05.14.17:49:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521747728 ""}
{ "Info" "" "" "2022.05.14.17:49:08 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:08 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521748115 ""}
{ "Info" "" "" "2022.05.14.17:49:08 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:08 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521748529 ""}
{ "Info" "" "" "2022.05.14.17:49:08 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:08 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521748931 ""}
{ "Info" "" "" "2022.05.14.17:49:09 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:09 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521749315 ""}
{ "Info" "" "" "2022.05.14.17:49:09 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.05.14.17:49:09 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1652521749704 ""}
{ "Info" "" "" "2022.05.14.17:49:15 Info: mm_interconnect_0: \"final_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.05.14.17:49:15 Info: mm_interconnect_0: \"final_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1652521755329 ""}
{ "Info" "" "" "2022.05.14.17:49:15 Info: irq_mapper: \"final_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.05.14.17:49:15 Info: irq_mapper: \"final_soc\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1652521755332 ""}
{ "Info" "" "" "2022.05.14.17:49:15 Info: rst_controller: \"final_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.05.14.17:49:15 Info: rst_controller: \"final_soc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1652521755335 ""}
{ "Info" "" "" "2022.05.14.17:49:15 Info: cpu: Starting RTL generation for module 'final_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.05.14.17:49:15 Info: cpu: Starting RTL generation for module 'final_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1652521755343 ""}
{ "Info" "final_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2022.05.14.17:49:15 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=final_soc_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0049_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0049_cpu_gen/" {  } {  } 0 0 "2022.05.14.17:49:15 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=final_soc_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0049_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9126_7171613814844947667.dir/0049_cpu_gen/" 0 0 "Shell" 0 -1 1652521755344 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*) Starting Nios II generation" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*)   Creating all objects for CPU" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:15 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*)   Creating plain-text RTL" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*) Done Nios II generation" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: # 2022.05.14 17:49:16 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1652521756930 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: Done RTL generation for module 'final_soc_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: Done RTL generation for module 'final_soc_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1652521756931 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1652521756964 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1652521756968 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1652521756969 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1652521756970 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1652521756972 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1652521756974 ""}
{ "Info" "" "" "2022.05.14.17:49:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.05.14.17:49:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1652521756989 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1652521757004 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1652521757012 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1652521757020 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1652521757024 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1652521757027 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1652521757035 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1652521757043 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" {  } {  } 0 0 "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1652521757053 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1652521757055 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1652521757058 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1652521757068 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" {  } {  } 0 0 "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1652521757069 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1652521757088 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" {  } {  } 0 0 "2022.05.14.17:49:17 Info: Reusing file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules" 0 0 "Shell" 0 -1 1652521757090 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1652521757092 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1652521757850 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.05.14.17:49:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1652521757853 ""}
{ "Info" "" "" "2022.05.14.17:49:17 Info: final_soc: Done \"final_soc\" with 35 modules, 52 files" {  } {  } 0 0 "2022.05.14.17:49:17 Info: final_soc: Done \"final_soc\" with 35 modules, 52 files" 0 0 "Shell" 0 -1 1652521757853 ""}
{ "Info" "" "" "2022.05.14.17:49:18 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.05.14.17:49:18 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1652521758069 ""}
{ "Info" "" "" "2022.05.14.17:49:18 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.05.14.17:49:18 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1652521758069 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "vga_clk.v vga_clk.BAK.v " "Backing up file \"vga_clk.v\" to \"vga_clk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1652521758332 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL vga_clk.v " "Started upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1652521758332 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys final_soc.qsys " "Completed upgrading IP component Qsys with file \"final_soc.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1652521759698 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL vga_clk.v " "Completed upgrading IP component ALTPLL with file \"vga_clk.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1652521759698 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1652521760031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652521760032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 17:49:20 2022 " "Processing ended: Sat May 14 17:49:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652521760032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652521760032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652521760032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1652521760032 ""}
