# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Grupo1_Lab9.srcs/sources_1/new/ContPrim.vhd" \
"../../../../Grupo1_Lab9.srcs/sources_1/new/cont4bits.vhd" \
"../../../../Grupo1_Lab9.srcs/sources_1/new/primo.vhd" \
"../../../../Grupo1_Lab9.srcs/sim_1/new/TB_contprim.vhd" \

# Do not sort compile order
nosort
