
module MuraxMasterArbiter(input  io_iBus_cmd_valid,
                          output reg io_iBus_cmd_ready,
                          input  [31:0] io_iBus_cmd_payload_pc,
                          output io_iBus_rsp_ready,
                          output io_iBus_rsp_error,
                          output [31:0] io_iBus_rsp_inst,
                          input  io_dBus_cmd_valid,
                          output reg io_dBus_cmd_ready,
                          input  io_dBus_cmd_payload_wr,
                          input  [31:0] io_dBus_cmd_payload_address,
                          input  [31:0] io_dBus_cmd_payload_data,
                          input  [1:0] io_dBus_cmd_payload_size,
                          output io_dBus_rsp_ready,
                          output io_dBus_rsp_error,
                          output [31:0] io_dBus_rsp_data,
                          output io_masterBus_cmd_valid,
                          input  io_masterBus_cmd_ready,
                          output io_masterBus_cmd_payload_wr,
                          output [31:0] io_masterBus_cmd_payload_address,
                          output [31:0] io_masterBus_cmd_payload_data,
                          output [3:0] io_masterBus_cmd_payload_mask,
                          input  io_masterBus_rsp_valid,
                          input  [31:0] io_masterBus_rsp_payload_data,
                          input  io_mainClk,
                          input  resetCtrl_systemReset);

  reg  _zz_2;
  wire _zz_3;
  reg  [3:0] _zz_1;
  reg  rspPending;
  reg  rspTarget;

  assign io_masterBus_cmd_valid = _zz_2;
  assign io_masterBus_cmd_payload_wr = _zz_3;
  
  always @(*)
      begin
        _zz_2 = io_dBus_cmd_valid || io_iBus_cmd_valid;
        io_iBus_cmd_ready = io_masterBus_cmd_ready && !io_dBus_cmd_valid;
        io_dBus_cmd_ready = io_masterBus_cmd_ready;
        if (!io_masterBus_rsp_valid && rspPending) 
          begin
            io_iBus_cmd_ready = 1'b0;
            io_dBus_cmd_ready = 1'b0;
            _zz_2 = 1'b0;
          end
          
      end
  assign _zz_3 = io_dBus_cmd_payload_wr && io_dBus_cmd_valid;
  assign io_masterBus_cmd_payload_address = io_dBus_cmd_valid ? io_dBus_cmd_payload_address : io_iBus_cmd_payload_pc;
  assign io_masterBus_cmd_payload_data = io_dBus_cmd_payload_data;
  
  always @(*)
      begin
        case (io_dBus_cmd_payload_size)

          2'b00: begin
                _zz_1 = 4'b0001;
              end

          2'b01: begin
                _zz_1 = 4'b0011;
              end

          default: begin
                _zz_1 = 4'b1111;
              end

        endcase

      end
  assign io_masterBus_cmd_payload_mask = (2**io_dBus_cmd_payload_address[1:0])*_zz_1;
  assign io_iBus_rsp_ready = io_masterBus_rsp_valid && !rspTarget;
  assign io_iBus_rsp_inst = io_masterBus_rsp_payload_data;
  assign io_iBus_rsp_error = 1'b0;
  assign io_dBus_rsp_ready = rspTarget && io_masterBus_rsp_valid;
  assign io_dBus_rsp_data = io_masterBus_rsp_payload_data;
  assign io_dBus_rsp_error = 1'b0;
  
  always @(posedge io_mainClk or posedge resetCtrl_systemReset)
      begin
        if (resetCtrl_systemReset) 
          begin
            rspPending <= 1'b0;
            rspTarget <= 1'b0;
          end
        else 
          begin
            if (io_masterBus_rsp_valid) 
              begin
                rspPending <= 1'b0;
              end
              
            if (!_zz_3 && (_zz_2 && io_masterBus_cmd_ready)) 
              begin
                rspTarget <= io_dBus_cmd_valid;
                rspPending <= 1'b1;
              end
              
          end
      end
endmodule

