INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteRegSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteDataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataOutSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataOutSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
