// Seed: 4117077257
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6
  );
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input wire id_6,
    input tri1 id_7
);
  assign id_2 = id_3;
  assign id_0 = 1;
  assign id_5 = id_7;
  assign {1, 1'b0} = id_4;
endmodule
module module_3 (
    input tri0 id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    output supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  static id_13(
      .id_0(id_11), .id_1(id_6 - 1)
  );
  nand primCall (id_9, id_6, id_7, id_1, id_5, id_11, id_0);
  module_2 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_5,
      id_11,
      id_9,
      id_7,
      id_10
  );
  assign modCall_1.type_10 = 0;
endmodule
