cpus designed for lower performance markets might lessen the implementation burden by: