# fsm-lzw-compressor
An FSM-based Verilog implementation of a simplified LZW compressor.
# FSM-Based LZW Compressor (Verilog)

This is a simplified **Finite State Machine (FSM)**-based implementation of an LZW-style compressor written in Verilog.

âš ï¸ **Note**: This project demonstrates the *structural flow* of LZW compression using FSMs, but does not implement full dictionary-based LZW logic. Instead, it uses placeholder logic to represent compression steps.

## ğŸ“‚ Files

- `lzw_compressor.v` â€” FSM-based Verilog module
- `tb_lzw_compressor.v` â€” Testbench to simulate the FSM

## ğŸ§ª How it works

1. Input data bytes are passed with a `valid` flag.
2. FSM transitions through: IDLE â†’ LOAD â†’ PROCESS â†’ FINISH.
3. A basic XOR-based transformation is used to simulate compression logic.

## ğŸ“¸ Simulation

You can simulate using **ModelSim** or any Verilog simulator.

## ğŸ“š Educational Use

This project is designed for learning purposes, and can be used as a base to build full LZW logic.

---

### ğŸ‘¤ Author

Subiksha Jagadeesan Murugan
