

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Dec 29 19:28:56 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 21/07/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F45K50 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _ANSELDbits	set	3934
    49   000000                     _LATDbits	set	3980
    50   000000                     _TRISDbits	set	3989
    51   000000                     _OSCCON2	set	4050
    52   000000                     _OSCCON	set	4051
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   000852                     __pcinit:
    58                           	callstack 0
    59   000852                     start_initialization:
    60                           	callstack 0
    61   000852                     __initialization:
    62                           	callstack 0
    63   000852                     end_of_initialization:
    64                           	callstack 0
    65   000852                     __end_of__initialization:
    66                           	callstack 0
    67   000852  0100               	movlb	0
    68   000854  EF01  F004         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76   000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 7 in file "programa.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, cstack
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; Hardware stack levels required when called: 1
   103 ;; This function calls:
   104 ;;		_configurarPines
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111   000802                     __ptext0:
   112                           	callstack 0
   113   000802                     _main:
   114                           	callstack 30
   115   000802                     
   116                           ;programa.c: 8:     configurarPines();
   117   000802  EC21  F004         	call	_configurarPines	;wreg free
   118   000806                     l709:
   119                           
   120                           ;programa.c: 12:         LATDbits.LATD2 = 1;
   121   000806  848C               	bsf	140,2,c	;volatile
   122   000808                     
   123                           ;programa.c: 13:         _delay((unsigned long)((300)*(4000000UL/4000.0)));
   124   000808  0E02               	movlw	2
   125   00080A  6E02               	movwf	(??_main+1)^0,c
   126   00080C  0E86               	movlw	134
   127   00080E  6E01               	movwf	??_main^0,c
   128   000810  0E99               	movlw	153
   129   000812                     u17:
   130   000812  2EE8               	decfsz	wreg,f,c
   131   000814  D7FE               	bra	u17
   132   000816  2E01               	decfsz	??_main^0,f,c
   133   000818  D7FC               	bra	u17
   134   00081A  2E02               	decfsz	(??_main+1)^0,f,c
   135   00081C  D7FA               	bra	u17
   136   00081E  0000               	nop	
   137   000820                     
   138                           ;programa.c: 14:         LATDbits.LATD2 = 0;
   139   000820  948C               	bcf	140,2,c	;volatile
   140   000822                     
   141                           ;programa.c: 15:         _delay((unsigned long)((300)*(4000000UL/4000.0)));
   142   000822  0E02               	movlw	2
   143   000824  6E02               	movwf	(??_main+1)^0,c
   144   000826  0E86               	movlw	134
   145   000828  6E01               	movwf	??_main^0,c
   146   00082A  0E99               	movlw	153
   147   00082C                     u27:
   148   00082C  2EE8               	decfsz	wreg,f,c
   149   00082E  D7FE               	bra	u27
   150   000830  2E01               	decfsz	??_main^0,f,c
   151   000832  D7FC               	bra	u27
   152   000834  2E02               	decfsz	(??_main+1)^0,f,c
   153   000836  D7FA               	bra	u27
   154   000838  0000               	nop	
   155   00083A  EF03  F004         	goto	l709
   156   00083E  EF00  F000         	goto	start
   157   000842                     __end_of_main:
   158                           	callstack 0
   159                           
   160 ;; *************** function _configurarPines *****************
   161 ;; Defined at:
   162 ;;		line 19 in file "programa.c"
   163 ;; Parameters:    Size  Location     Type
   164 ;;		None
   165 ;; Auto vars:     Size  Location     Type
   166 ;;		None
   167 ;; Return value:  Size  Location     Type
   168 ;;                  1    wreg      void 
   169 ;; Registers used:
   170 ;;		wreg, status,2
   171 ;; Tracked objects:
   172 ;;		On entry : 0/0
   173 ;;		On exit  : 0/0
   174 ;;		Unchanged: 0/0
   175 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   176 ;;      Params:         0       0       0       0       0       0       0       0       0
   177 ;;      Locals:         0       0       0       0       0       0       0       0       0
   178 ;;      Temps:          0       0       0       0       0       0       0       0       0
   179 ;;      Totals:         0       0       0       0       0       0       0       0       0
   180 ;;Total ram usage:        0 bytes
   181 ;; Hardware stack levels used: 1
   182 ;; This function calls:
   183 ;;		Nothing
   184 ;; This function is called by:
   185 ;;		_main
   186 ;; This function uses a non-reentrant model
   187 ;;
   188                           
   189                           	psect	text1
   190   000842                     __ptext1:
   191                           	callstack 0
   192   000842                     _configurarPines:
   193                           	callstack 30
   194   000842                     
   195                           ;programa.c: 21:     OSCCON = 0x52;
   196   000842  0E52               	movlw	82
   197   000844  6ED3               	movwf	211,c	;volatile
   198                           
   199                           ;programa.c: 22:     OSCCON2 = 0;
   200   000846  0E00               	movlw	0
   201   000848  6ED2               	movwf	210,c	;volatile
   202   00084A                     
   203                           ;programa.c: 29:     TRISDbits.RD2 = 0;
   204   00084A  9495               	bcf	149,2,c	;volatile
   205   00084C                     
   206                           ;programa.c: 30:     ANSELDbits.ANSD2 = 0;
   207   00084C  010F               	movlb	15	; () banked
   208   00084E  955E               	bcf	94,2,b	;volatile
   209   000850                     
   210                           ; BSR set to: 15
   211   000850  0012               	return		;funcret
   212   000852                     __end_of_configurarPines:
   213                           	callstack 0
   214                           
   215                           	psect	smallconst
   216   000800                     __psmallconst:
   217                           	callstack 0
   218   000800  00                 	db	0
   219   000801  00                 	db	0	; dummy byte at the end
   220   000000                     
   221                           	psect	rparam
   222   000000                     
   223                           	psect	config
   224                           
   225                           ;Config register CONFIG1L @ 0x300000
   226                           ;	PLL Selection
   227                           ;	PLLSEL = PLL4X, 4x clock multiplier
   228                           ;	PLL Enable Configuration bit
   229                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   230                           ;	CPU System Clock Postscaler
   231                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   232                           ;	Low Speed USB mode with 48 MHz system clock
   233                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   234   300000                     	org	3145728
   235   300000  00                 	db	0
   236                           
   237                           ;Config register CONFIG1H @ 0x300001
   238                           ;	Oscillator Selection
   239                           ;	FOSC = INTOSCCLKO, Internal oscillator, clock output on OSC2
   240                           ;	Primary Oscillator Shutdown
   241                           ;	PCLKEN = OFF, Primary oscillator shutdown firmware controlled
   242                           ;	Fail-Safe Clock Monitor
   243                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   244                           ;	Internal/External Oscillator Switchover
   245                           ;	IESO = OFF, Oscillator Switchover mode disabled
   246   300001                     	org	3145729
   247   300001  09                 	db	9
   248                           
   249                           ;Config register CONFIG2L @ 0x300002
   250                           ;	Power-up Timer Enable
   251                           ;	nPWRTEN = ON, Power up timer enabled
   252                           ;	Brown-out Reset Enable
   253                           ;	BOREN = OFF, BOR disabled in hardware (SBOREN is ignored)
   254                           ;	Brown-out Reset Voltage
   255                           ;	BORV = 190, BOR set to 1.9V nominal
   256                           ;	Low-Power Brown-out Reset
   257                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   258   300002                     	org	3145730
   259   300002  58                 	db	88
   260                           
   261                           ;Config register CONFIG2H @ 0x300003
   262                           ;	Watchdog Timer Enable bits
   263                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   264                           ;	Watchdog Timer Postscaler
   265                           ;	WDTPS = 32768, 1:32768
   266   300003                     	org	3145731
   267   300003  3C                 	db	60
   268                           
   269                           ; Padding undefined space
   270   300004                     	org	3145732
   271   300004  FF                 	db	255
   272                           
   273                           ;Config register CONFIG3H @ 0x300005
   274                           ;	CCP2 MUX bit
   275                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   276                           ;	PORTB A/D Enable bit
   277                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   278                           ;	Timer3 Clock Input MUX bit
   279                           ;	T3CMX = RC0, T3CKI function is on RC0
   280                           ;	SDO Output MUX bit
   281                           ;	SDOMX = RB3, SDO function is on RB3
   282                           ;	Master Clear Reset Pin Enable
   283                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   284   300005                     	org	3145733
   285   300005  D1                 	db	209
   286                           
   287                           ;Config register CONFIG4L @ 0x300006
   288                           ;	Stack Full/Underflow Reset
   289                           ;	STVREN = ON, Stack full/underflow will cause Reset
   290                           ;	Single-Supply ICSP Enable bit
   291                           ;	LVP = OFF, Single-Supply ICSP disabled
   292                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   293                           ;	ICPRT = OFF, ICPORT disabled
   294                           ;	Extended Instruction Set Enable bit
   295                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   296                           ;	Background Debugger Enable bit
   297                           ;	DEBUG = 0x1, unprogrammed default
   298   300006                     	org	3145734
   299   300006  81                 	db	129
   300                           
   301                           ; Padding undefined space
   302   300007                     	org	3145735
   303   300007  FF                 	db	255
   304                           
   305                           ;Config register CONFIG5L @ 0x300008
   306                           ;	Block 0 Code Protect
   307                           ;	CP0 = OFF, Block 0 is not code-protected
   308                           ;	Block 1 Code Protect
   309                           ;	CP1 = OFF, Block 1 is not code-protected
   310                           ;	Block 2 Code Protect
   311                           ;	CP2 = OFF, Block 2 is not code-protected
   312                           ;	Block 3 Code Protect
   313                           ;	CP3 = OFF, Block 3 is not code-protected
   314   300008                     	org	3145736
   315   300008  0F                 	db	15
   316                           
   317                           ;Config register CONFIG5H @ 0x300009
   318                           ;	Boot Block Code Protect
   319                           ;	CPB = OFF, Boot block is not code-protected
   320                           ;	Data EEPROM Code Protect
   321                           ;	CPD = OFF, Data EEPROM is not code-protected
   322   300009                     	org	3145737
   323   300009  C0                 	db	192
   324                           
   325                           ;Config register CONFIG6L @ 0x30000A
   326                           ;	Block 0 Write Protect
   327                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   328                           ;	Block 1 Write Protect
   329                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   330                           ;	Block 2 Write Protect
   331                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   332                           ;	Block 3 Write Protect
   333                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   334   30000A                     	org	3145738
   335   30000A  0F                 	db	15
   336                           
   337                           ;Config register CONFIG6H @ 0x30000B
   338                           ;	Configuration Registers Write Protect
   339                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   340                           ;	Boot Block Write Protect
   341                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   342                           ;	Data EEPROM Write Protect
   343                           ;	WRTD = OFF, Data EEPROM is not write-protected
   344   30000B                     	org	3145739
   345   30000B  E0                 	db	224
   346                           
   347                           ;Config register CONFIG7L @ 0x30000C
   348                           ;	Block 0 Table Read Protect
   349                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   350                           ;	Block 1 Table Read Protect
   351                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   352                           ;	Block 2 Table Read Protect
   353                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   354                           ;	Block 3 Table Read Protect
   355                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   356   30000C                     	org	3145740
   357   30000C  0F                 	db	15
   358                           
   359                           ;Config register CONFIG7H @ 0x30000D
   360                           ;	Boot Block Table Read Protect
   361                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   362   30000D                     	org	3145741
   363   30000D  40                 	db	64
   364                           tosu	equ	0xFFF
   365                           tosh	equ	0xFFE
   366                           tosl	equ	0xFFD
   367                           stkptr	equ	0xFFC
   368                           pclatu	equ	0xFFB
   369                           pclath	equ	0xFFA
   370                           pcl	equ	0xFF9
   371                           tblptru	equ	0xFF8
   372                           tblptrh	equ	0xFF7
   373                           tblptrl	equ	0xFF6
   374                           tablat	equ	0xFF5
   375                           prodh	equ	0xFF4
   376                           prodl	equ	0xFF3
   377                           indf0	equ	0xFEF
   378                           postinc0	equ	0xFEE
   379                           postdec0	equ	0xFED
   380                           preinc0	equ	0xFEC
   381                           plusw0	equ	0xFEB
   382                           fsr0h	equ	0xFEA
   383                           fsr0l	equ	0xFE9
   384                           wreg	equ	0xFE8
   385                           indf1	equ	0xFE7
   386                           postinc1	equ	0xFE6
   387                           postdec1	equ	0xFE5
   388                           preinc1	equ	0xFE4
   389                           plusw1	equ	0xFE3
   390                           fsr1h	equ	0xFE2
   391                           fsr1l	equ	0xFE1
   392                           bsr	equ	0xFE0
   393                           indf2	equ	0xFDF
   394                           postinc2	equ	0xFDE
   395                           postdec2	equ	0xFDD
   396                           preinc2	equ	0xFDC
   397                           plusw2	equ	0xFDB
   398                           fsr2h	equ	0xFDA
   399                           fsr2l	equ	0xFD9
   400                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                    _configurarPines
 ---------------------------------------------------------------------------------
 (1) _configurarPines                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configurarPines

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh         2C      0       0      20        0.0%
BITBIGSFRhlh        3C      0       0      21        0.0%
BITBIGSFRhll         8      0       0      22        0.0%
BITBIGSFRlh         2D      0       0      23        0.0%
BITBIGSFRll          B      0       0      24        0.0%
ABS                  0      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Dec 29 19:28:56 2023

                     l25 0850                       u17 0812                       u27 082C  
                    l701 0842                      l703 084A                      l711 0808  
                    l705 084C                      l713 0820                      l715 0822  
                    l707 0802                      l709 0806                      wreg 0FE8  
                   _main 0802         ?_configurarPines 0001                     start 0000  
           ___param_bank 0000                    ?_main 0001          __initialization 0852  
           __end_of_main 0842                   ??_main 0001            __activetblptr 0000  
                 _OSCCON 0FD3                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 0852            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  _OSCCON2 0FD2                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0852  
                __ramtop 0800                  __ptext0 0802                  __ptext1 0842  
   end_of_initialization 0852                _TRISDbits 0F95        ??_configurarPines 0001  
    start_initialization 0852              __smallconst 0800                 _LATDbits 0F8C  
               __Hrparam 0000                 __Lrparam 0000          _configurarPines 0842  
             _ANSELDbits 0F5E                 isa$xinst 0000  __end_of_configurarPines 0852  
