{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592698121067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592698121077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 20 20:08:25 2020 " "Processing started: Sat Jun 20 20:08:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592698121077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698121077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698121077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592698121643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592698121643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-mux_logic " "Found design unit 1: hex_mux-mux_logic" {  } { { "hex_mux.vhd" "" { Text "N:/ECE-125/Lab2/hex_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129436 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "N:/ECE-125/Lab2/hex_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusteveningzhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alusteveningzhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluSteveNingzhi-Circuit " "Found design unit 1: aluSteveNingzhi-Circuit" {  } { { "aluSteveNingzhi.vhd" "" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129486 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluSteveNingzhi " "Found entity 1: aluSteveNingzhi" {  } { { "aluSteveNingzhi.vhd" "" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_processor_steveningzhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logical_processor_steveningzhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_processor_steveningzhi-Log_Circuit " "Found design unit 1: logical_processor_steveningzhi-Log_Circuit" {  } { { "logical_processor_steveningzhi.vhd" "" { Text "N:/ECE-125/Lab2/logical_processor_steveningzhi.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129562 ""} { "Info" "ISGN_ENTITY_NAME" "1 logical_processor_steveningzhi " "Found entity 1: logical_processor_steveningzhi" {  } { { "logical_processor_steveningzhi.vhd" "" { Text "N:/ECE-125/Lab2/logical_processor_steveningzhi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-Circuit " "Found design unit 1: full_adder_4bit-Circuit" {  } { { "full_adder_4bit.vhd" "" { Text "N:/ECE-125/Lab2/full_adder_4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129612 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "N:/ECE-125/Lab2/full_adder_4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Circuit " "Found design unit 1: full_adder_1bit-Circuit" {  } { { "full_adder_1bit.vhd" "" { Text "N:/ECE-125/Lab2/full_adder_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129675 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.vhd" "" { Text "N:/ECE-125/Lab2/full_adder_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-Circuit " "Found design unit 1: LogicalStep_Lab2_top-Circuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129735 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592698129735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698129735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592698129801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSteveNingzhi aluSteveNingzhi:inst1 " "Elaborating entity \"aluSteveNingzhi\" for hierarchy \"aluSteveNingzhi:inst1\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst1" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592698129831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "logResult aluSteveNingzhi.vhd(12) " "VHDL Signal Declaration warning at aluSteveNingzhi.vhd(12): used implicit default value for signal \"logResult\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aluSteveNingzhi.vhd" "" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592698129841 "|LogicalStep_Lab2_top|aluSteveNingzhi:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_mux aluSteveNingzhi:inst1\|hex_mux:getA " "Elaborating entity \"hex_mux\" for hierarchy \"aluSteveNingzhi:inst1\|hex_mux:getA\"" {  } { { "aluSteveNingzhi.vhd" "getA" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592698129931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_processor_steveningzhi aluSteveNingzhi:inst1\|logical_processor_steveningzhi:getLogic " "Elaborating entity \"logical_processor_steveningzhi\" for hierarchy \"aluSteveNingzhi:inst1\|logical_processor_steveningzhi:getLogic\"" {  } { { "aluSteveNingzhi.vhd" "getLogic" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592698130007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit aluSteveNingzhi:inst1\|full_adder_4bit:getAdd " "Elaborating entity \"full_adder_4bit\" for hierarchy \"aluSteveNingzhi:inst1\|full_adder_4bit:getAdd\"" {  } { { "aluSteveNingzhi.vhd" "getAdd" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592698130072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit aluSteveNingzhi:inst1\|full_adder_4bit:getAdd\|full_adder_1bit:adder0 " "Elaborating entity \"full_adder_1bit\" for hierarchy \"aluSteveNingzhi:inst1\|full_adder_4bit:getAdd\|full_adder_1bit:adder0\"" {  } { { "full_adder_4bit.vhd" "adder0" { Text "N:/ECE-125/Lab2/full_adder_4bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592698130152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|logResult\[3\] " "Net is fed by \"aluSteveNingzhi:inst1\|logResult\[3\]\"" {  } { { "aluSteveNingzhi.vhd" "logResult\[3\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|addResult\[3\] " "Net is fed by \"aluSteveNingzhi:inst1\|addResult\[3\]\"" {  } { { "aluSteveNingzhi.vhd" "addResult\[3\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[3\]" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1592698130624 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|logResult\[2\] " "Net is fed by \"aluSteveNingzhi:inst1\|logResult\[2\]\"" {  } { { "aluSteveNingzhi.vhd" "logResult\[2\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|addResult\[2\] " "Net is fed by \"aluSteveNingzhi:inst1\|addResult\[2\]\"" {  } { { "aluSteveNingzhi.vhd" "addResult\[2\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[2\]" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1592698130624 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|logResult\[1\] " "Net is fed by \"aluSteveNingzhi:inst1\|logResult\[1\]\"" {  } { { "aluSteveNingzhi.vhd" "logResult\[1\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|addResult\[1\] " "Net is fed by \"aluSteveNingzhi:inst1\|addResult\[1\]\"" {  } { { "aluSteveNingzhi.vhd" "addResult\[1\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[1\]" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1592698130624 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|logResult\[0\] " "Net is fed by \"aluSteveNingzhi:inst1\|logResult\[0\]\"" {  } { { "aluSteveNingzhi.vhd" "logResult\[0\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "aluSteveNingzhi:inst1\|addResult\[0\] " "Net is fed by \"aluSteveNingzhi:inst1\|addResult\[0\]\"" {  } { { "aluSteveNingzhi.vhd" "addResult\[0\]" { Text "N:/ECE-125/Lab2/aluSteveNingzhi.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1592698130624 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[0\]" { Text "N:/ECE-125/Lab2/LogicalStep_Lab2_top.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1592698130624 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592698131380 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 20 20:08:51 2020 " "Processing ended: Sat Jun 20 20:08:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592698131380 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592698131380 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592698131380 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592698131380 ""}
