platform=xilinx_u200_gen3x16_xdma_1_202110_1 
debug=1
save-temps=1

[connectivity]
nk=Top_tree:1:Top_tree_1
#sp=Top_tree_1.insert_signal:DDR[1]
#sp=Top_tree_1.update_signal:DDR[1]
sp=Top_tree_1.insert_ind:DDR[1]
sp=Top_tree_1.init_priority:DDR[1]
sp=Top_tree_1.ind_o:DDR[1]



slr=Top_tree_1:SLR1


#[profile]
#data=all:all:allz
