

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Sun Nov 10 21:15:16 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        2b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  433|  433|  433|  433|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  431|  431|        36|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    337|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1686|   3498|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    575|    -|
|Register         |        0|      -|    3265|    480|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    4951|   4890|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       4|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U11           |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fpext_32ns_64_2_1_U10              |myFuncAccel4_fpext_32ns_64_2_1               |        0|      0|  100|  138|    0|
    |myFuncAccel4_fptrunc_64ns_32_2_1_U9             |myFuncAccel4_fptrunc_64ns_32_2_1             |        0|      0|  128|  277|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                           |                                             |        0|     20| 1686| 3498|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_1_fu_585_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln50_2_fu_597_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln50_fu_579_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_356_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln50_1_fu_422_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_2_fu_466_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_3_fu_471_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_4_fu_515_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_5_fu_520_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_6_fu_564_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_7_fu_569_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln50_fu_417_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_673                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op304_write_state33  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op305_write_state33  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op318_write_state35  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op319_write_state35  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op321_write_state36  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op322_write_state36  |    and   |      0|  0|   2|           1|           1|
    |input_r_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |input_r_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |output_r_1_load_A                 |    and   |      0|  0|   2|           1|           1|
    |output_r_1_load_B                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln31_fu_351_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln50_1_fu_405_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_2_fu_371_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_3_fu_345_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_4_fu_448_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_5_fu_454_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_6_fu_497_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_7_fu_503_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_8_fu_546_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln50_9_fu_552_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln50_fu_399_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln52_fu_603_p2               |   icmp   |      0|  0|   9|           3|           4|
    |input_r_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |output_r_1_state_cmp_full         |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state34_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state35_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state36_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state38                  |    or    |      0|  0|   2|           1|           1|
    |or_ln50_1_fu_377_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_2_fu_460_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_3_fu_509_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_4_fu_558_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln50_fu_411_p2                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 337|         272|         101|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter8                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_232_p4             |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_phi_ln56_reg_239    |  15|          3|   64|        192|
    |ap_phi_reg_pp0_iter8_phi_ln56_1_reg_251  |  15|          3|   64|        192|
    |grp_fu_263_p0                            |  27|          5|   32|        160|
    |grp_fu_263_p1                            |  27|          5|   32|        160|
    |grp_fu_268_p0                            |  27|          5|   32|        160|
    |grp_fu_268_p1                            |  27|          5|   32|        160|
    |grp_fu_273_p0                            |  27|          5|   32|        160|
    |grp_fu_273_p1                            |  27|          5|   32|        160|
    |grp_fu_278_p0                            |  27|          5|   32|        160|
    |grp_fu_278_p1                            |  27|          5|   32|        160|
    |grp_fu_283_p0                            |  27|          5|   32|        160|
    |grp_fu_289_p0                            |  27|          5|   32|        160|
    |grp_fu_295_p0                            |  27|          5|   32|        160|
    |grp_fu_301_p0                            |  27|          5|   32|        160|
    |grp_fu_319_p0                            |  15|          3|   64|        192|
    |grp_fu_325_p0                            |  15|          3|   32|         96|
    |grp_fu_328_p0                            |  27|          5|   32|        160|
    |i_0_reg_228                              |   9|          2|   32|         64|
    |input_r_0_data_out                       |   9|          2|   32|         64|
    |input_r_0_state                          |  15|          3|    2|          6|
    |input_r_TDATA_blk_n                      |   9|          2|    1|          2|
    |output_r_1_data_in                       |  33|          6|   32|        192|
    |output_r_1_data_out                      |   9|          2|   32|         64|
    |output_r_1_state                         |  15|          3|    2|          6|
    |output_r_TDATA_blk_n                     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 575|        110|  808|       3225|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln50_1_reg_946                       |   2|   0|    2|          0|
    |add_ln50_reg_941                         |   2|   0|    2|          0|
    |ap_CS_fsm                                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln56_reg_239    |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln56_1_reg_251  |  64|   0|   64|          0|
    |i_0_reg_228                              |  32|   0|   32|          0|
    |i_reg_633                                |  32|   0|   32|          0|
    |icmp_ln31_reg_629                        |   1|   0|    1|          0|
    |icmp_ln52_reg_951                        |   1|   0|    1|          0|
    |icmp_ln52_reg_951_pp0_iter8_reg          |   1|   0|    1|          0|
    |input_r_0_payload_A                      |  32|   0|   32|          0|
    |input_r_0_payload_B                      |  32|   0|   32|          0|
    |input_r_0_sel_rd                         |   1|   0|    1|          0|
    |input_r_0_sel_wr                         |   1|   0|    1|          0|
    |input_r_0_state                          |   2|   0|    2|          0|
    |output_r_1_payload_A                     |  32|   0|   32|          0|
    |output_r_1_payload_B                     |  32|   0|   32|          0|
    |output_r_1_sel_rd                        |   1|   0|    1|          0|
    |output_r_1_sel_wr                        |   1|   0|    1|          0|
    |output_r_1_state                         |   2|   0|    2|          0|
    |reg_332                                  |  32|   0|   32|          0|
    |tmp_2_0_1_reg_778                        |  32|   0|   32|          0|
    |tmp_2_0_2_reg_798                        |  32|   0|   32|          0|
    |tmp_2_0_3_reg_818                        |  32|   0|   32|          0|
    |tmp_2_1_1_reg_783                        |  32|   0|   32|          0|
    |tmp_2_1_2_reg_803                        |  32|   0|   32|          0|
    |tmp_2_1_3_reg_823                        |  32|   0|   32|          0|
    |tmp_2_1_reg_748                          |  32|   0|   32|          0|
    |tmp_2_2_1_reg_788                        |  32|   0|   32|          0|
    |tmp_2_2_2_reg_808                        |  32|   0|   32|          0|
    |tmp_2_2_3_reg_828                        |  32|   0|   32|          0|
    |tmp_2_2_reg_758                          |  32|   0|   32|          0|
    |tmp_2_3_1_reg_793                        |  32|   0|   32|          0|
    |tmp_2_3_2_reg_813                        |  32|   0|   32|          0|
    |tmp_2_3_3_reg_833                        |  32|   0|   32|          0|
    |tmp_2_3_reg_768                          |  32|   0|   32|          0|
    |tmp_2_reg_738                            |  32|   0|   32|          0|
    |tmp_3_0_1_reg_858                        |  32|   0|   32|          0|
    |tmp_3_0_2_reg_878                        |  32|   0|   32|          0|
    |tmp_3_0_3_reg_898                        |  32|   0|   32|          0|
    |tmp_3_1_1_reg_863                        |  32|   0|   32|          0|
    |tmp_3_1_2_reg_883                        |  32|   0|   32|          0|
    |tmp_3_1_3_reg_905                        |  32|   0|   32|          0|
    |tmp_3_1_3_reg_905_pp0_iter6_reg          |  32|   0|   32|          0|
    |tmp_3_1_reg_843                          |  32|   0|   32|          0|
    |tmp_3_2_1_reg_868                        |  32|   0|   32|          0|
    |tmp_3_2_2_reg_888                        |  32|   0|   32|          0|
    |tmp_3_2_3_reg_912                        |  32|   0|   32|          0|
    |tmp_3_2_reg_848                          |  32|   0|   32|          0|
    |tmp_3_3_1_reg_873                        |  32|   0|   32|          0|
    |tmp_3_3_2_reg_893                        |  32|   0|   32|          0|
    |tmp_3_3_3_reg_919                        |  32|   0|   32|          0|
    |tmp_3_3_3_reg_919_pp0_iter6_reg          |  32|   0|   32|          0|
    |tmp_3_3_reg_853                          |  32|   0|   32|          0|
    |tmp_3_reg_838                            |  32|   0|   32|          0|
    |tmp_5_reg_926                            |   1|   0|    1|          0|
    |tmp_8_reg_931                            |   1|   0|    1|          0|
    |tmp_s_reg_936                            |   1|   0|    1|          0|
    |icmp_ln31_reg_629                        |  64|  32|    1|          0|
    |tmp_2_0_1_reg_778                        |  64|  32|   32|          0|
    |tmp_2_0_2_reg_798                        |  64|  32|   32|          0|
    |tmp_2_0_3_reg_818                        |  64|  32|   32|          0|
    |tmp_2_1_1_reg_783                        |  64|  32|   32|          0|
    |tmp_2_1_2_reg_803                        |  64|  32|   32|          0|
    |tmp_2_1_3_reg_823                        |  64|  32|   32|          0|
    |tmp_2_2_1_reg_788                        |  64|  32|   32|          0|
    |tmp_2_2_2_reg_808                        |  64|  32|   32|          0|
    |tmp_2_2_3_reg_828                        |  64|  32|   32|          0|
    |tmp_2_3_1_reg_793                        |  64|  32|   32|          0|
    |tmp_2_3_2_reg_813                        |  64|  32|   32|          0|
    |tmp_2_3_3_reg_833                        |  64|  32|   32|          0|
    |tmp_3_0_3_reg_898                        |  64|  32|   32|          0|
    |tmp_3_2_3_reg_912                        |  64|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |3265| 480| 2754|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done          | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size             |  in |   32|  ap_stable |     size     |    scalar    |
|dim              |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold        |  in |   32|  ap_stable |   threshold  |    scalar    |
|data0_0          |  in |   32|  ap_stable |    data0_0   |    pointer   |
|data0_1          |  in |   32|  ap_stable |    data0_1   |    pointer   |
|data0_2          |  in |   32|  ap_stable |    data0_2   |    pointer   |
|data0_3          |  in |   32|  ap_stable |    data0_3   |    pointer   |
|data0_4          |  in |   32|  ap_stable |    data0_4   |    pointer   |
|data0_5          |  in |   32|  ap_stable |    data0_5   |    pointer   |
|data0_6          |  in |   32|  ap_stable |    data0_6   |    pointer   |
|data0_7          |  in |   32|  ap_stable |    data0_7   |    pointer   |
|data0_8          |  in |   32|  ap_stable |    data0_8   |    pointer   |
|data0_9          |  in |   32|  ap_stable |    data0_9   |    pointer   |
|data0_10         |  in |   32|  ap_stable |   data0_10   |    pointer   |
|data0_11         |  in |   32|  ap_stable |   data0_11   |    pointer   |
|data0_12         |  in |   32|  ap_stable |   data0_12   |    pointer   |
|data0_13         |  in |   32|  ap_stable |   data0_13   |    pointer   |
|data0_14         |  in |   32|  ap_stable |   data0_14   |    pointer   |
|data0_15         |  in |   32|  ap_stable |   data0_15   |    pointer   |
|input_r_TDATA    |  in |   32|    axis    |    input_r   |    pointer   |
|input_r_TVALID   |  in |    1|    axis    |    input_r   |    pointer   |
|input_r_TREADY   | out |    1|    axis    |    input_r   |    pointer   |
|output_r_TDATA   | out |   32|    axis    |   output_r   |    pointer   |
|output_r_TVALID  | out |    1|    axis    |   output_r   |    pointer   |
|output_r_TREADY  |  in |    1|    axis    |   output_r   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 4, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 38 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_15), !map !7"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_14), !map !13"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_13), !map !19"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_12), !map !25"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_11), !map !31"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_10), !map !37"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_9), !map !43"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_8), !map !49"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_7), !map !55"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_6), !map !61"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_5), !map !67"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_4), !map !73"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_3), !map !79"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_2), !map !85"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_1), !map !91"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_0), !map !97"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !103"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !109"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !113"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_r) nounwind, !map !117"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_r) nounwind, !map !123"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold)" [myIP.c:4]   --->   Operation 61 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)" [myIP.c:4]   --->   Operation 62 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 100, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:9]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 100, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:10]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 100, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:11]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0_0, float* %data0_1, float* %data0_2, float* %data0_3, float* %data0_4, float* %data0_5, float* %data0_6, float* %data0_7, float* %data0_8, float* %data0_9, float* %data0_10, float* %data0_11, float* %data0_12, float* %data0_13, float* %data0_14, float* %data0_15, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1000, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:13]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_r, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 1000, [6 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:17]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_r, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 1000, [7 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [myIP.c:18]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast float %threshold_read to i32" [myIP.c:50]   --->   Operation 69 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %bitcast_ln50_1 to i23" [myIP.c:50]   --->   Operation 70 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.44ns)   --->   "%icmp_ln50_3 = icmp eq i23 %trunc_ln50, 0" [myIP.c:50]   --->   Operation 71 'icmp' 'icmp_ln50_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.76ns)   --->   "br label %1" [myIP.c:31]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp eq i32 %i_0, %size_read" [myIP.c:31]   --->   Operation 74 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%i = add i32 %i_0, 1" [myIP.c:31]   --->   Operation 75 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %hls_label_0_begin" [myIP.c:31]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_read = call float @_ssdm_op_Read.axis.volatile.floatP(float* %input_r)" [myIP.c:40]   --->   Operation 77 'read' 'input_read' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%data0_0_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_0)" [myIP.c:48]   --->   Operation 78 'read' 'data0_0_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %input_read" [myIP.c:48]   --->   Operation 79 'fmul' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_1, i32 23, i32 30)" [myIP.c:50]   --->   Operation 80 'partselect' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln50_2 = icmp ne i8 %tmp_4, -1" [myIP.c:50]   --->   Operation 81 'icmp' 'icmp_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln50_1 = or i1 %icmp_ln50_3, %icmp_ln50_2" [myIP.c:50]   --->   Operation 82 'or' 'or_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%data0_4_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_4)" [myIP.c:48]   --->   Operation 83 'read' 'data0_4_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %input_read" [myIP.c:48]   --->   Operation 84 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%data0_8_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_8)" [myIP.c:48]   --->   Operation 85 'read' 'data0_8_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %input_read" [myIP.c:48]   --->   Operation 86 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%data0_12_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_12)" [myIP.c:48]   --->   Operation 87 'read' 'data0_12_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 88 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %input_read" [myIP.c:48]   --->   Operation 88 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%input_read_1 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %input_r)" [myIP.c:40]   --->   Operation 89 'read' 'input_read_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 90 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %input_read" [myIP.c:48]   --->   Operation 90 'fmul' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%data0_1_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_1)" [myIP.c:48]   --->   Operation 91 'read' 'data0_1_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 92 [4/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %input_read_1" [myIP.c:48]   --->   Operation 92 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %input_read" [myIP.c:48]   --->   Operation 93 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%data0_5_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_5)" [myIP.c:48]   --->   Operation 94 'read' 'data0_5_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %input_read_1" [myIP.c:48]   --->   Operation 95 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %input_read" [myIP.c:48]   --->   Operation 96 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%data0_9_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_9)" [myIP.c:48]   --->   Operation 97 'read' 'data0_9_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 98 [4/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %input_read_1" [myIP.c:48]   --->   Operation 98 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %input_read" [myIP.c:48]   --->   Operation 99 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%data0_13_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_13)" [myIP.c:48]   --->   Operation 100 'read' 'data0_13_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 101 [4/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %input_read_1" [myIP.c:48]   --->   Operation 101 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%input_read_2 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %input_r)" [myIP.c:40]   --->   Operation 102 'read' 'input_read_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 103 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %input_read" [myIP.c:48]   --->   Operation 103 'fmul' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [3/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %input_read_1" [myIP.c:48]   --->   Operation 104 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%data0_2_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_2)" [myIP.c:48]   --->   Operation 105 'read' 'data0_2_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 106 [4/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %input_read_2" [myIP.c:48]   --->   Operation 106 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %input_read" [myIP.c:48]   --->   Operation 107 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [3/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %input_read_1" [myIP.c:48]   --->   Operation 108 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%data0_6_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_6)" [myIP.c:48]   --->   Operation 109 'read' 'data0_6_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 110 [4/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %input_read_2" [myIP.c:48]   --->   Operation 110 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %input_read" [myIP.c:48]   --->   Operation 111 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [3/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %input_read_1" [myIP.c:48]   --->   Operation 112 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%data0_10_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_10)" [myIP.c:48]   --->   Operation 113 'read' 'data0_10_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 114 [4/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %input_read_2" [myIP.c:48]   --->   Operation 114 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %input_read" [myIP.c:48]   --->   Operation 115 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [3/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %input_read_1" [myIP.c:48]   --->   Operation 116 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%data0_14_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_14)" [myIP.c:48]   --->   Operation 117 'read' 'data0_14_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 118 [4/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %input_read_2" [myIP.c:48]   --->   Operation 118 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%input_read_3 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %input_r)" [myIP.c:40]   --->   Operation 119 'read' 'input_read_3' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 120 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %input_read" [myIP.c:48]   --->   Operation 120 'fmul' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %input_read_1" [myIP.c:48]   --->   Operation 121 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [3/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %input_read_2" [myIP.c:48]   --->   Operation 122 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%data0_3_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_3)" [myIP.c:48]   --->   Operation 123 'read' 'data0_3_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 124 [4/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %input_read_3" [myIP.c:48]   --->   Operation 124 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %input_read" [myIP.c:48]   --->   Operation 125 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %input_read_1" [myIP.c:48]   --->   Operation 126 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [3/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %input_read_2" [myIP.c:48]   --->   Operation 127 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%data0_7_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_7)" [myIP.c:48]   --->   Operation 128 'read' 'data0_7_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 129 [4/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %input_read_3" [myIP.c:48]   --->   Operation 129 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %input_read" [myIP.c:48]   --->   Operation 130 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [2/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %input_read_1" [myIP.c:48]   --->   Operation 131 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %input_read_2" [myIP.c:48]   --->   Operation 132 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%data0_11_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_11)" [myIP.c:48]   --->   Operation 133 'read' 'data0_11_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %input_read_3" [myIP.c:48]   --->   Operation 134 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %input_read" [myIP.c:48]   --->   Operation 135 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %input_read_1" [myIP.c:48]   --->   Operation 136 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [3/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %input_read_2" [myIP.c:48]   --->   Operation 137 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%data0_15_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_15)" [myIP.c:48]   --->   Operation 138 'read' 'data0_15_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 139 [4/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %input_read_3" [myIP.c:48]   --->   Operation 139 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 140 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.c:48]   --->   Operation 140 'fadd' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %input_read_1" [myIP.c:48]   --->   Operation 141 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [2/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %input_read_2" [myIP.c:48]   --->   Operation 142 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [3/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %input_read_3" [myIP.c:48]   --->   Operation 143 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.c:48]   --->   Operation 144 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %input_read_1" [myIP.c:48]   --->   Operation 145 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [2/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %input_read_2" [myIP.c:48]   --->   Operation 146 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %input_read_3" [myIP.c:48]   --->   Operation 147 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.c:48]   --->   Operation 148 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %input_read_1" [myIP.c:48]   --->   Operation 149 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [2/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %input_read_2" [myIP.c:48]   --->   Operation 150 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [3/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %input_read_3" [myIP.c:48]   --->   Operation 151 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.c:48]   --->   Operation 152 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %input_read_1" [myIP.c:48]   --->   Operation 153 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [2/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %input_read_2" [myIP.c:48]   --->   Operation 154 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %input_read_3" [myIP.c:48]   --->   Operation 155 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 156 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.c:48]   --->   Operation 156 'fadd' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %input_read_2" [myIP.c:48]   --->   Operation 157 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %input_read_3" [myIP.c:48]   --->   Operation 158 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.c:48]   --->   Operation 159 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %input_read_2" [myIP.c:48]   --->   Operation 160 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [2/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %input_read_3" [myIP.c:48]   --->   Operation 161 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.c:48]   --->   Operation 162 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %input_read_2" [myIP.c:48]   --->   Operation 163 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %input_read_3" [myIP.c:48]   --->   Operation 164 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.c:48]   --->   Operation 165 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %input_read_2" [myIP.c:48]   --->   Operation 166 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %input_read_3" [myIP.c:48]   --->   Operation 167 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 168 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.c:48]   --->   Operation 168 'fadd' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %input_read_3" [myIP.c:48]   --->   Operation 169 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.c:48]   --->   Operation 170 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %input_read_3" [myIP.c:48]   --->   Operation 171 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.c:48]   --->   Operation 172 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %input_read_3" [myIP.c:48]   --->   Operation 173 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.c:48]   --->   Operation 174 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %input_read_3" [myIP.c:48]   --->   Operation 175 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 176 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.c:48]   --->   Operation 176 'fadd' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.c:48]   --->   Operation 177 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.c:48]   --->   Operation 178 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.c:48]   --->   Operation 179 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 180 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.c:48]   --->   Operation 180 'fadd' 'tmp_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.c:48]   --->   Operation 181 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.c:48]   --->   Operation 182 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.c:48]   --->   Operation 183 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 184 [5/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.c:48]   --->   Operation 184 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [5/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.c:48]   --->   Operation 185 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [5/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.c:48]   --->   Operation 186 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [5/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.c:48]   --->   Operation 187 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 188 [4/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.c:48]   --->   Operation 188 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [4/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.c:48]   --->   Operation 189 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [4/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.c:48]   --->   Operation 190 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [4/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.c:48]   --->   Operation 191 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 192 [3/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.c:48]   --->   Operation 192 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [3/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.c:48]   --->   Operation 193 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [3/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.c:48]   --->   Operation 194 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [3/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.c:48]   --->   Operation 195 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 196 [2/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.c:48]   --->   Operation 196 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [2/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.c:48]   --->   Operation 197 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [2/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.c:48]   --->   Operation 198 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [2/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.c:48]   --->   Operation 199 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 200 [1/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.c:48]   --->   Operation 200 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.c:48]   --->   Operation 201 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.c:48]   --->   Operation 202 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.c:48]   --->   Operation 203 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 204 [5/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.c:48]   --->   Operation 204 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [5/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.c:48]   --->   Operation 205 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [5/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.c:48]   --->   Operation 206 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [5/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.c:48]   --->   Operation 207 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 208 [4/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.c:48]   --->   Operation 208 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [4/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.c:48]   --->   Operation 209 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [4/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.c:48]   --->   Operation 210 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [4/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.c:48]   --->   Operation 211 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.c:48]   --->   Operation 212 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [3/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.c:48]   --->   Operation 213 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [3/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.c:48]   --->   Operation 214 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [3/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.c:48]   --->   Operation 215 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 216 [2/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.c:48]   --->   Operation 216 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [2/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.c:48]   --->   Operation 217 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [2/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.c:48]   --->   Operation 218 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.c:48]   --->   Operation 219 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 220 [1/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.c:48]   --->   Operation 220 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.c:48]   --->   Operation 221 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [1/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.c:48]   --->   Operation 222 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.c:48]   --->   Operation 223 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 224 [5/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.c:48]   --->   Operation 224 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [5/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.c:48]   --->   Operation 225 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [5/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.c:48]   --->   Operation 226 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [5/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.c:48]   --->   Operation 227 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 228 [4/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.c:48]   --->   Operation 228 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.c:48]   --->   Operation 229 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [4/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.c:48]   --->   Operation 230 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [4/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.c:48]   --->   Operation 231 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.c:48]   --->   Operation 232 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.c:48]   --->   Operation 233 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [3/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.c:48]   --->   Operation 234 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [3/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.c:48]   --->   Operation 235 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 236 [2/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.c:48]   --->   Operation 236 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.c:48]   --->   Operation 237 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [2/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.c:48]   --->   Operation 238 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [2/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.c:48]   --->   Operation 239 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.c:48]   --->   Operation 240 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.c:48]   --->   Operation 241 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.c:48]   --->   Operation 242 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.c:48]   --->   Operation 243 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.43>
ST_26 : Operation 244 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.c:50]   --->   Operation 244 'fcmp' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.43>
ST_27 : Operation 245 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.c:50]   --->   Operation 245 'fcmp' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.c:50]   --->   Operation 246 'fcmp' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.43>
ST_28 : Operation 247 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.c:50]   --->   Operation 247 'fcmp' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.c:50]   --->   Operation 248 'fcmp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.43>
ST_29 : Operation 249 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.c:50]   --->   Operation 249 'fcmp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.c:50]   --->   Operation 250 'fcmp' 'tmp_10' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.97>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast float %tmp_3_0_3 to i32" [myIP.c:50]   --->   Operation 251 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50, i32 23, i32 30)" [myIP.c:50]   --->   Operation 252 'partselect' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %bitcast_ln50 to i23" [myIP.c:50]   --->   Operation 253 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln50 = icmp ne i8 %tmp_1, -1" [myIP.c:50]   --->   Operation 254 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln50_1 = icmp eq i23 %trunc_ln50_1, 0" [myIP.c:50]   --->   Operation 255 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%or_ln50 = or i1 %icmp_ln50_1, %icmp_ln50" [myIP.c:50]   --->   Operation 256 'or' 'or_ln50' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%and_ln50 = and i1 %or_ln50, %or_ln50_1" [myIP.c:50]   --->   Operation 257 'and' 'and_ln50' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50_1 = and i1 %and_ln50, %tmp_5" [myIP.c:50]   --->   Operation 258 'and' 'and_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%zext_ln48 = zext i1 %and_ln50_1 to i2" [myIP.c:48]   --->   Operation 259 'zext' 'zext_ln48' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln50_2 = bitcast float %tmp_3_1_3 to i32" [myIP.c:50]   --->   Operation 260 'bitcast' 'bitcast_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_2, i32 23, i32 30)" [myIP.c:50]   --->   Operation 261 'partselect' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i32 %bitcast_ln50_2 to i23" [myIP.c:50]   --->   Operation 262 'trunc' 'trunc_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (1.55ns)   --->   "%icmp_ln50_4 = icmp ne i8 %tmp_6, -1" [myIP.c:50]   --->   Operation 263 'icmp' 'icmp_ln50_4' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [1/1] (2.44ns)   --->   "%icmp_ln50_5 = icmp eq i23 %trunc_ln50_2, 0" [myIP.c:50]   --->   Operation 264 'icmp' 'icmp_ln50_5' <Predicate = (!icmp_ln31)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%or_ln50_2 = or i1 %icmp_ln50_5, %icmp_ln50_4" [myIP.c:50]   --->   Operation 265 'or' 'or_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%and_ln50_2 = and i1 %or_ln50_2, %or_ln50_1" [myIP.c:50]   --->   Operation 266 'and' 'and_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%and_ln50_3 = and i1 %and_ln50_2, %tmp_8" [myIP.c:50]   --->   Operation 267 'and' 'and_ln50_3' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%zext_ln48_1 = zext i1 %and_ln50_3 to i2" [myIP.c:48]   --->   Operation 268 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln50_3 = bitcast float %tmp_3_2_3 to i32" [myIP.c:50]   --->   Operation 269 'bitcast' 'bitcast_ln50_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_3, i32 23, i32 30)" [myIP.c:50]   --->   Operation 270 'partselect' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i32 %bitcast_ln50_3 to i23" [myIP.c:50]   --->   Operation 271 'trunc' 'trunc_ln50_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (1.55ns)   --->   "%icmp_ln50_6 = icmp ne i8 %tmp_9, -1" [myIP.c:50]   --->   Operation 272 'icmp' 'icmp_ln50_6' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 273 [1/1] (2.44ns)   --->   "%icmp_ln50_7 = icmp eq i23 %trunc_ln50_3, 0" [myIP.c:50]   --->   Operation 273 'icmp' 'icmp_ln50_7' <Predicate = (!icmp_ln31)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%or_ln50_3 = or i1 %icmp_ln50_7, %icmp_ln50_6" [myIP.c:50]   --->   Operation 274 'or' 'or_ln50_3' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%and_ln50_4 = and i1 %or_ln50_3, %or_ln50_1" [myIP.c:50]   --->   Operation 275 'and' 'and_ln50_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%and_ln50_5 = and i1 %and_ln50_4, %tmp_s" [myIP.c:50]   --->   Operation 276 'and' 'and_ln50_5' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln48_2 = zext i1 %and_ln50_5 to i2" [myIP.c:48]   --->   Operation 277 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln50_4 = bitcast float %tmp_3_3_3 to i32" [myIP.c:50]   --->   Operation 278 'bitcast' 'bitcast_ln50_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_4, i32 23, i32 30)" [myIP.c:50]   --->   Operation 279 'partselect' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i32 %bitcast_ln50_4 to i23" [myIP.c:50]   --->   Operation 280 'trunc' 'trunc_ln50_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (1.55ns)   --->   "%icmp_ln50_8 = icmp ne i8 %tmp_7, -1" [myIP.c:50]   --->   Operation 281 'icmp' 'icmp_ln50_8' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 282 [1/1] (2.44ns)   --->   "%icmp_ln50_9 = icmp eq i23 %trunc_ln50_4, 0" [myIP.c:50]   --->   Operation 282 'icmp' 'icmp_ln50_9' <Predicate = (!icmp_ln31)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_7)   --->   "%or_ln50_4 = or i1 %icmp_ln50_9, %icmp_ln50_8" [myIP.c:50]   --->   Operation 283 'or' 'or_ln50_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_7)   --->   "%and_ln50_6 = and i1 %or_ln50_4, %or_ln50_1" [myIP.c:50]   --->   Operation 284 'and' 'and_ln50_6' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 285 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.c:50]   --->   Operation 285 'fcmp' 'tmp_10' <Predicate = (!icmp_ln31)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50_7 = and i1 %and_ln50_6, %tmp_10" [myIP.c:50]   --->   Operation 286 'and' 'and_ln50_7' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50 = zext i1 %and_ln50_7 to i2" [myIP.c:50]   --->   Operation 287 'zext' 'zext_ln50' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln50 = add i2 %zext_ln48_1, %zext_ln48" [myIP.c:50]   --->   Operation 288 'add' 'add_ln50' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln50_1 = add i2 %zext_ln48_2, %zext_ln50" [myIP.c:50]   --->   Operation 289 'add' 'add_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.43>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [myIP.c:31]   --->   Operation 290 'specregionbegin' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str) nounwind" [myIP.c:32]   --->   Operation 291 'speclooptripcount' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [myIP.c:34]   --->   Operation 292 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i2 %add_ln50 to i3" [myIP.c:50]   --->   Operation 293 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i2 %add_ln50_1 to i3" [myIP.c:50]   --->   Operation 294 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (1.56ns)   --->   "%add_ln50_2 = add i3 %zext_ln50_2, %zext_ln50_1" [myIP.c:50]   --->   Operation 295 'add' 'add_ln50_2' <Predicate = (!icmp_ln31)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (1.13ns)   --->   "%icmp_ln52 = icmp eq i3 %add_ln50_2, -4" [myIP.c:52]   --->   Operation 296 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln31)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %._crit_edge.1.critedge, label %._crit_edge.0" [myIP.c:56]   --->   Operation 297 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_31 : Operation 298 [2/2] (4.43ns)   --->   "%tmp_4_1 = fpext float %tmp_3_1_3 to double" [myIP.c:56]   --->   Operation 298 'fpext' 'tmp_4_1' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %._crit_edge.3.critedge, label %._crit_edge.2" [myIP.c:56]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.43>
ST_32 : Operation 300 [1/2] (4.43ns)   --->   "%tmp_4_1 = fpext float %tmp_3_1_3 to double" [myIP.c:56]   --->   Operation 300 'fpext' 'tmp_4_1' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 301 [1/1] (1.76ns)   --->   "br label %._crit_edge.1" [myIP.c:56]   --->   Operation 301 'br' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 1.76>
ST_32 : Operation 302 [1/1] (1.76ns)   --->   "br label %._crit_edge.1"   --->   Operation 302 'br' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 1.76>
ST_32 : Operation 303 [2/2] (4.43ns)   --->   "%tmp_4_3 = fpext float %tmp_3_3_3 to double" [myIP.c:56]   --->   Operation 303 'fpext' 'tmp_4_3' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.20>
ST_33 : Operation 304 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_3_0_3)" [myIP.c:56]   --->   Operation 304 'write' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 305 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float 0.000000e+00)" [myIP.c:56]   --->   Operation 305 'write' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 306 [1/1] (0.00ns)   --->   "%phi_ln56 = phi double [ %tmp_4_1, %._crit_edge.0 ], [ 0.000000e+00, %._crit_edge.1.critedge ]" [myIP.c:56]   --->   Operation 306 'phi' 'phi_ln56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 307 [2/2] (5.20ns)   --->   "%tmp_5_1 = fptrunc double %phi_ln56 to float" [myIP.c:56]   --->   Operation 307 'fptrunc' 'tmp_5_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 308 [1/2] (4.43ns)   --->   "%tmp_4_3 = fpext float %tmp_3_3_3 to double" [myIP.c:56]   --->   Operation 308 'fpext' 'tmp_4_3' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 309 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [myIP.c:56]   --->   Operation 309 'br' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 1.76>
ST_33 : Operation 310 [1/1] (1.76ns)   --->   "br label %hls_label_0_end"   --->   Operation 310 'br' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 1.76>

State 34 <SV = 33> <Delay = 5.20>
ST_34 : Operation 311 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_3_0_3)" [myIP.c:56]   --->   Operation 311 'write' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 312 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float 0.000000e+00)" [myIP.c:56]   --->   Operation 312 'write' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 313 [1/2] (5.20ns)   --->   "%tmp_5_1 = fptrunc double %phi_ln56 to float" [myIP.c:56]   --->   Operation 313 'fptrunc' 'tmp_5_1' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 314 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_5_1)" [myIP.c:56]   --->   Operation 314 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%phi_ln56_1 = phi double [ %tmp_4_3, %._crit_edge.2 ], [ 0.000000e+00, %._crit_edge.3.critedge ]" [myIP.c:56]   --->   Operation 315 'phi' 'phi_ln56_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_34 : Operation 316 [2/2] (5.20ns)   --->   "%tmp_5_3 = fptrunc double %phi_ln56_1 to float" [myIP.c:56]   --->   Operation 316 'fptrunc' 'tmp_5_3' <Predicate = (!icmp_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.20>
ST_35 : Operation 317 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_5_1)" [myIP.c:56]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 318 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_3_2_3)" [myIP.c:56]   --->   Operation 318 'write' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 319 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float 0.000000e+00)" [myIP.c:56]   --->   Operation 319 'write' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 320 [1/2] (5.20ns)   --->   "%tmp_5_3 = fptrunc double %phi_ln56_1 to float" [myIP.c:56]   --->   Operation 320 'fptrunc' 'tmp_5_3' <Predicate = (!icmp_ln31)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 321 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_3_2_3)" [myIP.c:56]   --->   Operation 321 'write' <Predicate = (!icmp_ln31 & !icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 322 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float 0.000000e+00)" [myIP.c:56]   --->   Operation 322 'write' <Predicate = (!icmp_ln31 & icmp_ln52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 323 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_5_3)" [myIP.c:56]   --->   Operation 323 'write' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 324 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.floatP(float* %output_r, float %tmp_5_3)" [myIP.c:56]   --->   Operation 324 'write' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_37 : Operation 325 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp) nounwind" [myIP.c:60]   --->   Operation 325 'specregionend' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 326 [1/1] (0.00ns)   --->   "br label %1" [myIP.c:31]   --->   Operation 326 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 38 <SV = 2> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "ret void" [myIP.c:61]   --->   Operation 327 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000000]
threshold_read         (read             ) [ 001111111111111111111111111111111111110]
size_read              (read             ) [ 001111111111111111111111111111111111110]
specinterface_ln9      (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln10     (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln11     (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln13     (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln17     (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln18     (specinterface    ) [ 000000000000000000000000000000000000000]
bitcast_ln50_1         (bitcast          ) [ 001111111111111111111111111111111111110]
trunc_ln50             (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln50_3            (icmp             ) [ 001111111111111111111111111111111111110]
br_ln31                (br               ) [ 011111111111111111111111111111111111110]
i_0                    (phi              ) [ 001000000000000000000000000000000000000]
icmp_ln31              (icmp             ) [ 001111111111111111111111111111111111110]
i                      (add              ) [ 011111111111111111111111111111111111110]
br_ln31                (br               ) [ 000000000000000000000000000000000000000]
input_read             (read             ) [ 000111000000000000000000000000000000000]
data0_0_read           (read             ) [ 000111000000000000000000000000000000000]
tmp_4                  (partselect       ) [ 000000000000000000000000000000000000000]
icmp_ln50_2            (icmp             ) [ 000000000000000000000000000000000000000]
or_ln50_1              (or               ) [ 001111111111111111111111111111100000000]
data0_4_read           (read             ) [ 000111000000000000000000000000000000000]
data0_8_read           (read             ) [ 000111000000000000000000000000000000000]
data0_12_read          (read             ) [ 000111000000000000000000000000000000000]
input_read_1           (read             ) [ 001011100000000000000000000000000000000]
data0_1_read           (read             ) [ 001011100000000000000000000000000000000]
data0_5_read           (read             ) [ 001011100000000000000000000000000000000]
data0_9_read           (read             ) [ 001011100000000000000000000000000000000]
data0_13_read          (read             ) [ 001011100000000000000000000000000000000]
input_read_2           (read             ) [ 001101110000000000000000000000000000000]
data0_2_read           (read             ) [ 001101110000000000000000000000000000000]
data0_6_read           (read             ) [ 001101110000000000000000000000000000000]
data0_10_read          (read             ) [ 001101110000000000000000000000000000000]
data0_14_read          (read             ) [ 001101110000000000000000000000000000000]
input_read_3           (read             ) [ 001110111000000000000000000000000000000]
tmp_2                  (fmul             ) [ 001111111110000000000000000000000000000]
data0_3_read           (read             ) [ 001110111000000000000000000000000000000]
tmp_2_1                (fmul             ) [ 001111111110000000000000000000000000000]
data0_7_read           (read             ) [ 001110111000000000000000000000000000000]
tmp_2_2                (fmul             ) [ 001111111110000000000000000000000000000]
data0_11_read          (read             ) [ 001110111000000000000000000000000000000]
tmp_2_3                (fmul             ) [ 001111111110000000000000000000000000000]
data0_15_read          (read             ) [ 001110111000000000000000000000000000000]
tmp_2_0_1              (fmul             ) [ 001111011111111100000000000000000000000]
tmp_2_1_1              (fmul             ) [ 001111011111111100000000000000000000000]
tmp_2_2_1              (fmul             ) [ 001111011111111100000000000000000000000]
tmp_2_3_1              (fmul             ) [ 001111011111111100000000000000000000000]
tmp_2_0_2              (fmul             ) [ 001111001111111111111000000000000000000]
tmp_2_1_2              (fmul             ) [ 001111001111111111111000000000000000000]
tmp_2_2_2              (fmul             ) [ 001111001111111111111000000000000000000]
tmp_2_3_2              (fmul             ) [ 001111001111111111111000000000000000000]
tmp_2_0_3              (fmul             ) [ 001111000111111111111111110000000000000]
tmp_2_1_3              (fmul             ) [ 001111000111111111111111110000000000000]
tmp_2_2_3              (fmul             ) [ 001111000111111111111111110000000000000]
tmp_2_3_3              (fmul             ) [ 001111000111111111111111110000000000000]
tmp_3                  (fadd             ) [ 001111000001111100000000000000000000000]
tmp_3_1                (fadd             ) [ 001111000001111100000000000000000000000]
tmp_3_2                (fadd             ) [ 001111000001111100000000000000000000000]
tmp_3_3                (fadd             ) [ 001111000001111100000000000000000000000]
tmp_3_0_1              (fadd             ) [ 001111000000000011111000000000000000000]
tmp_3_1_1              (fadd             ) [ 001111000000000011111000000000000000000]
tmp_3_2_1              (fadd             ) [ 001111000000000011111000000000000000000]
tmp_3_3_1              (fadd             ) [ 001111000000000011111000000000000000000]
tmp_3_0_2              (fadd             ) [ 001111000000000000000111110000000000000]
tmp_3_1_2              (fadd             ) [ 001111000000000000000111110000000000000]
tmp_3_2_2              (fadd             ) [ 001111000000000000000111110000000000000]
tmp_3_3_2              (fadd             ) [ 001111000000000000000111110000000000000]
tmp_3_0_3              (fadd             ) [ 001111000000000000000000001111111110000]
tmp_3_1_3              (fadd             ) [ 001111000000000000000000001111111000000]
tmp_3_2_3              (fadd             ) [ 001111000000000000000000001111111111100]
tmp_3_3_3              (fadd             ) [ 001111000000000000000000001111111100000]
tmp_5                  (fcmp             ) [ 001011000000000000000000000011100000000]
tmp_8                  (fcmp             ) [ 001001000000000000000000000001100000000]
tmp_s                  (fcmp             ) [ 001000000000000000000000000000100000000]
bitcast_ln50           (bitcast          ) [ 000000000000000000000000000000000000000]
tmp_1                  (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln50_1           (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln50              (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln50_1            (icmp             ) [ 000000000000000000000000000000000000000]
or_ln50                (or               ) [ 000000000000000000000000000000000000000]
and_ln50               (and              ) [ 000000000000000000000000000000000000000]
and_ln50_1             (and              ) [ 000000000000000000000000000000000000000]
zext_ln48              (zext             ) [ 000000000000000000000000000000000000000]
bitcast_ln50_2         (bitcast          ) [ 000000000000000000000000000000000000000]
tmp_6                  (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln50_2           (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln50_4            (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln50_5            (icmp             ) [ 000000000000000000000000000000000000000]
or_ln50_2              (or               ) [ 000000000000000000000000000000000000000]
and_ln50_2             (and              ) [ 000000000000000000000000000000000000000]
and_ln50_3             (and              ) [ 000000000000000000000000000000000000000]
zext_ln48_1            (zext             ) [ 000000000000000000000000000000000000000]
bitcast_ln50_3         (bitcast          ) [ 000000000000000000000000000000000000000]
tmp_9                  (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln50_3           (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln50_6            (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln50_7            (icmp             ) [ 000000000000000000000000000000000000000]
or_ln50_3              (or               ) [ 000000000000000000000000000000000000000]
and_ln50_4             (and              ) [ 000000000000000000000000000000000000000]
and_ln50_5             (and              ) [ 000000000000000000000000000000000000000]
zext_ln48_2            (zext             ) [ 000000000000000000000000000000000000000]
bitcast_ln50_4         (bitcast          ) [ 000000000000000000000000000000000000000]
tmp_7                  (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln50_4           (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln50_8            (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln50_9            (icmp             ) [ 000000000000000000000000000000000000000]
or_ln50_4              (or               ) [ 000000000000000000000000000000000000000]
and_ln50_6             (and              ) [ 000000000000000000000000000000000000000]
tmp_10                 (fcmp             ) [ 000000000000000000000000000000000000000]
and_ln50_7             (and              ) [ 000000000000000000000000000000000000000]
zext_ln50              (zext             ) [ 000000000000000000000000000000000000000]
add_ln50               (add              ) [ 000100000000000000000000000000010000000]
add_ln50_1             (add              ) [ 000100000000000000000000000000010000000]
tmp                    (specregionbegin  ) [ 001111000000000000000000000000001111110]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln34      (specpipeline     ) [ 000000000000000000000000000000000000000]
zext_ln50_1            (zext             ) [ 000000000000000000000000000000000000000]
zext_ln50_2            (zext             ) [ 000000000000000000000000000000000000000]
add_ln50_2             (add              ) [ 000000000000000000000000000000000000000]
icmp_ln52              (icmp             ) [ 001111111111111111111111111111111111110]
br_ln56                (br               ) [ 000000000000000000000000000000000000000]
br_ln56                (br               ) [ 000000000000000000000000000000000000000]
tmp_4_1                (fpext            ) [ 001111111111111111111111111111111111110]
br_ln56                (br               ) [ 001111111111111111111111111111111111110]
br_ln0                 (br               ) [ 001111111111111111111111111111111111110]
phi_ln56               (phi              ) [ 001001000000000000000000000000000110000]
tmp_4_3                (fpext            ) [ 001111111111111111111111111111111111110]
br_ln56                (br               ) [ 001111111111111111111111111111111111110]
br_ln0                 (br               ) [ 001111111111111111111111111111111111110]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
tmp_5_1                (fptrunc          ) [ 000100000000000000000000000000000001000]
phi_ln56_1             (phi              ) [ 001100000000000000000000000000000011000]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
tmp_5_3                (fptrunc          ) [ 000011000000000000000000000000000000110]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
write_ln56             (write            ) [ 000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln31                (br               ) [ 011111111111111111111111111111111111110]
ret_ln61               (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data0_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data0_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data0_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data0_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data0_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data0_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data0_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data0_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_r">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_r">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel4_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.float"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.floatP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="threshold_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="size_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/2 input_read_1/3 input_read_2/4 input_read_3/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data0_0_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_0_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data0_4_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_4_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data0_8_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_8_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data0_12_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_12_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data0_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_1_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data0_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_5_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data0_9_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_9_read/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data0_13_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_13_read/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data0_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_2_read/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data0_6_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_6_read/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data0_10_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_10_read/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data0_14_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_14_read/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data0_3_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_3_read/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data0_7_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_7_read/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data0_11_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_11_read/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data0_15_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_15_read/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/33 write_ln56/33 write_ln56/34 write_ln56/35 write_ln56/35 write_ln56/36 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="phi_ln56_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln56 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_ln56_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="64" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln56/33 "/>
</bind>
</comp>

<comp id="251" class="1005" name="phi_ln56_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln56_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="phi_ln56_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="64" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln56_1/34 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/6 tmp_3_0_1/11 tmp_3_0_2/16 tmp_3_0_3/21 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1/6 tmp_3_1_1/11 tmp_3_1_2/16 tmp_3_1_3/21 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_2/6 tmp_3_2_1/11 tmp_3_2_2/16 tmp_3_2_3/21 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_3/6 tmp_3_3_1/11 tmp_3_3_2/16 tmp_3_3_3/21 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/2 tmp_2_0_1/3 tmp_2_0_2/4 tmp_2_0_3/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1/2 tmp_2_1_1/3 tmp_2_1_2/4 tmp_2_1_3/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2/2 tmp_2_2_1/3 tmp_2_2_2/4 tmp_2_2_3/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3/2 tmp_2_3_1/3 tmp_2_3_2/4 tmp_2_3_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_5_1/33 tmp_5_3/34 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="6"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_4_1/31 tmp_4_3/32 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="25"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/26 tmp_8/27 tmp_s/28 tmp_10/29 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 tmp_5_3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="bitcast_ln50_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln50_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln50_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="23" slack="0"/>
<pin id="347" dir="0" index="1" bw="23" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_3/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln31_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln50_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln50_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln50_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="5"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/30 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/30 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln50_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_1/30 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln50_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/30 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln50_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="23" slack="0"/>
<pin id="407" dir="0" index="1" bw="23" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/30 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln50_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/30 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln50_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="28"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/30 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln50_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="3"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_1/30 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln48_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/30 "/>
</bind>
</comp>

<comp id="431" class="1004" name="bitcast_ln50_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="5"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_2/30 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/30 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln50_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_2/30 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln50_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_4/30 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln50_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="23" slack="0"/>
<pin id="456" dir="0" index="1" bw="23" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_5/30 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln50_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/30 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln50_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="28"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_2/30 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln50_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="2"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_3/30 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln48_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/30 "/>
</bind>
</comp>

<comp id="480" class="1004" name="bitcast_ln50_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="5"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_3/30 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/30 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln50_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_3/30 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln50_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_6/30 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln50_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="23" slack="0"/>
<pin id="505" dir="0" index="1" bw="23" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_7/30 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln50_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_3/30 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln50_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="28"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_4/30 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln50_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_5/30 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln48_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/30 "/>
</bind>
</comp>

<comp id="529" class="1004" name="bitcast_ln50_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="5"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_4/30 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln50_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_4/30 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln50_8_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_8/30 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln50_9_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="23" slack="0"/>
<pin id="554" dir="0" index="1" bw="23" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_9/30 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln50_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_4/30 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln50_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="28"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_6/30 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln50_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_7/30 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln50_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/30 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln50_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/30 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln50_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/30 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln50_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/31 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln50_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/31 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln50_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="0" index="1" bw="2" slack="0"/>
<pin id="600" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/31 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln52_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/31 "/>
</bind>
</comp>

<comp id="609" class="1005" name="threshold_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="25"/>
<pin id="611" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="size_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="bitcast_ln50_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln50_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln50_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln31_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="633" class="1005" name="i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="638" class="1005" name="input_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="data0_0_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_0_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="or_ln50_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="28"/>
<pin id="653" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="or_ln50_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="data0_4_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_4_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="data0_8_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_8_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="data0_12_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_12_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="input_read_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="data0_1_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_1_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="data0_5_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_5_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="data0_9_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_9_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="data0_13_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_13_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="input_read_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="data0_2_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_2_read "/>
</bind>
</comp>

<comp id="715" class="1005" name="data0_6_read_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_6_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="data0_10_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_10_read "/>
</bind>
</comp>

<comp id="725" class="1005" name="data0_14_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_14_read "/>
</bind>
</comp>

<comp id="730" class="1005" name="input_read_3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read_3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="data0_3_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_3_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_2_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="data0_7_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_7_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_2_2_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="data0_11_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_11_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_2_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="data0_15_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_15_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_2_0_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="5"/>
<pin id="780" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2_0_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_2_1_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="5"/>
<pin id="785" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2_1_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_2_2_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="5"/>
<pin id="790" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2_2_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_2_3_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="5"/>
<pin id="795" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2_3_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_2_0_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="9"/>
<pin id="800" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2_0_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_2_1_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="9"/>
<pin id="805" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2_1_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_2_2_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="9"/>
<pin id="810" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2_2_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_2_3_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="9"/>
<pin id="815" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2_3_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_2_0_3_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="13"/>
<pin id="820" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_2_0_3 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_2_1_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="13"/>
<pin id="825" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_2_1_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_2_2_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="13"/>
<pin id="830" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_2_2_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_2_3_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="13"/>
<pin id="835" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_2_3_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_3_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_3_2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_3_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_3_0_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_3_1_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_3_2_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_3_3_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_3_0_2_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_3_1_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_3_2_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_3_3_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_3_0_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_3_1_3_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="2"/>
<pin id="907" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_1_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_3_2_3_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="3"/>
<pin id="914" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_2_3 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_3_3_3_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="4"/>
<pin id="921" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3_3_3 "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_5_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="3"/>
<pin id="928" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_8_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="2"/>
<pin id="933" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_s_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln50_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="2" slack="1"/>
<pin id="943" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln50_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="2" slack="1"/>
<pin id="948" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="icmp_ln52_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_4_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_4_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="100" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="102" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="102" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="88" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="88" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="124" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="118" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="130" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="118" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="136" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="118" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="142" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="118" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="148" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="308"><net_src comp="154" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="309"><net_src comp="160" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="166" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="172" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="312"><net_src comp="178" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="313"><net_src comp="184" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="314"><net_src comp="190" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="315"><net_src comp="196" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="316"><net_src comp="202" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="317"><net_src comp="208" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="318"><net_src comp="214" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="323"><net_src comp="243" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="255" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="335"><net_src comp="319" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="340"><net_src comp="106" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="232" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="232" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="370"><net_src comp="84" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="362" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="84" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="382" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="385" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="395" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="431" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="434" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="86" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="444" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="82" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="480" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="483" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="497" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="82" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="84" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="529" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="532" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="328" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="476" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="427" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="525" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="575" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="106" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="617"><net_src comp="112" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="622"><net_src comp="337" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="627"><net_src comp="345" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="632"><net_src comp="351" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="356" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="641"><net_src comp="118" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="649"><net_src comp="124" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="654"><net_src comp="377" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="662"><net_src comp="130" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="667"><net_src comp="136" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="672"><net_src comp="142" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="677"><net_src comp="118" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="685"><net_src comp="148" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="690"><net_src comp="154" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="695"><net_src comp="160" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="700"><net_src comp="166" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="705"><net_src comp="118" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="713"><net_src comp="172" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="718"><net_src comp="178" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="723"><net_src comp="184" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="728"><net_src comp="190" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="733"><net_src comp="118" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="741"><net_src comp="283" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="746"><net_src comp="196" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="751"><net_src comp="289" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="756"><net_src comp="202" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="761"><net_src comp="295" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="766"><net_src comp="208" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="771"><net_src comp="301" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="776"><net_src comp="214" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="781"><net_src comp="283" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="786"><net_src comp="289" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="791"><net_src comp="295" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="796"><net_src comp="301" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="801"><net_src comp="283" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="806"><net_src comp="289" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="811"><net_src comp="295" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="816"><net_src comp="301" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="821"><net_src comp="283" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="826"><net_src comp="289" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="831"><net_src comp="295" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="836"><net_src comp="301" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="841"><net_src comp="263" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="846"><net_src comp="268" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="851"><net_src comp="273" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="856"><net_src comp="278" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="861"><net_src comp="263" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="866"><net_src comp="268" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="871"><net_src comp="273" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="876"><net_src comp="278" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="881"><net_src comp="263" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="886"><net_src comp="268" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="891"><net_src comp="273" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="896"><net_src comp="278" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="901"><net_src comp="263" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="908"><net_src comp="268" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="915"><net_src comp="273" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="922"><net_src comp="278" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="929"><net_src comp="328" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="934"><net_src comp="328" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="939"><net_src comp="328" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="944"><net_src comp="579" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="949"><net_src comp="585" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="954"><net_src comp="603" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="325" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="963"><net_src comp="325" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {34 35 36 37 }
 - Input state : 
	Port: myFuncAccel4 : size | {1 }
	Port: myFuncAccel4 : threshold | {1 }
	Port: myFuncAccel4 : data0_0 | {2 }
	Port: myFuncAccel4 : data0_1 | {3 }
	Port: myFuncAccel4 : data0_2 | {4 }
	Port: myFuncAccel4 : data0_3 | {5 }
	Port: myFuncAccel4 : data0_4 | {2 }
	Port: myFuncAccel4 : data0_5 | {3 }
	Port: myFuncAccel4 : data0_6 | {4 }
	Port: myFuncAccel4 : data0_7 | {5 }
	Port: myFuncAccel4 : data0_8 | {2 }
	Port: myFuncAccel4 : data0_9 | {3 }
	Port: myFuncAccel4 : data0_10 | {4 }
	Port: myFuncAccel4 : data0_11 | {5 }
	Port: myFuncAccel4 : data0_12 | {2 }
	Port: myFuncAccel4 : data0_13 | {3 }
	Port: myFuncAccel4 : data0_14 | {4 }
	Port: myFuncAccel4 : data0_15 | {5 }
	Port: myFuncAccel4 : input_r | {2 3 4 5 }
  - Chain level:
	State 1
		trunc_ln50 : 1
		icmp_ln50_3 : 2
	State 2
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		icmp_ln50_2 : 1
		or_ln50_1 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_1 : 1
		trunc_ln50_1 : 1
		icmp_ln50 : 2
		icmp_ln50_1 : 2
		or_ln50 : 3
		and_ln50 : 3
		and_ln50_1 : 3
		zext_ln48 : 3
		tmp_6 : 1
		trunc_ln50_2 : 1
		icmp_ln50_4 : 2
		icmp_ln50_5 : 2
		or_ln50_2 : 3
		and_ln50_2 : 3
		and_ln50_3 : 3
		zext_ln48_1 : 3
		tmp_9 : 1
		trunc_ln50_3 : 1
		icmp_ln50_6 : 2
		icmp_ln50_7 : 2
		or_ln50_3 : 3
		and_ln50_4 : 3
		and_ln50_5 : 3
		zext_ln48_2 : 3
		tmp_7 : 1
		trunc_ln50_4 : 1
		icmp_ln50_8 : 2
		icmp_ln50_9 : 2
		or_ln50_4 : 3
		and_ln50_6 : 3
		and_ln50_7 : 3
		zext_ln50 : 3
		add_ln50 : 4
		add_ln50_1 : 4
	State 31
		add_ln50_2 : 1
		icmp_ln52 : 2
		br_ln56 : 3
		br_ln56 : 3
	State 32
	State 33
		tmp_5_1 : 1
	State 34
		write_ln56 : 1
		tmp_5_3 : 1
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_263         |    2    |   205   |   390   |
|   fadd   |         grp_fu_268         |    2    |   205   |   390   |
|          |         grp_fu_273         |    2    |   205   |   390   |
|          |         grp_fu_278         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_283         |    3    |   143   |   321   |
|   fmul   |         grp_fu_289         |    3    |   143   |   321   |
|          |         grp_fu_295         |    3    |   143   |   321   |
|          |         grp_fu_301         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|  fptrunc |         grp_fu_319         |    0    |   128   |   277   |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_328         |    0    |    66   |   239   |
|----------|----------------------------|---------|---------|---------|
|   fpext  |         grp_fu_325         |    0    |   100   |   138   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln50_3_fu_345     |    0    |    0    |    18   |
|          |      icmp_ln31_fu_351      |    0    |    0    |    18   |
|          |     icmp_ln50_2_fu_371     |    0    |    0    |    11   |
|          |      icmp_ln50_fu_399      |    0    |    0    |    11   |
|          |     icmp_ln50_1_fu_405     |    0    |    0    |    18   |
|   icmp   |     icmp_ln50_4_fu_448     |    0    |    0    |    11   |
|          |     icmp_ln50_5_fu_454     |    0    |    0    |    18   |
|          |     icmp_ln50_6_fu_497     |    0    |    0    |    11   |
|          |     icmp_ln50_7_fu_503     |    0    |    0    |    18   |
|          |     icmp_ln50_8_fu_546     |    0    |    0    |    11   |
|          |     icmp_ln50_9_fu_552     |    0    |    0    |    18   |
|          |      icmp_ln52_fu_603      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |          i_fu_356          |    0    |    0    |    39   |
|    add   |       add_ln50_fu_579      |    0    |    0    |    10   |
|          |      add_ln50_1_fu_585     |    0    |    0    |    10   |
|          |      add_ln50_2_fu_597     |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |       and_ln50_fu_417      |    0    |    0    |    2    |
|          |      and_ln50_1_fu_422     |    0    |    0    |    2    |
|          |      and_ln50_2_fu_466     |    0    |    0    |    2    |
|    and   |      and_ln50_3_fu_471     |    0    |    0    |    2    |
|          |      and_ln50_4_fu_515     |    0    |    0    |    2    |
|          |      and_ln50_5_fu_520     |    0    |    0    |    2    |
|          |      and_ln50_6_fu_564     |    0    |    0    |    2    |
|          |      and_ln50_7_fu_569     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      or_ln50_1_fu_377      |    0    |    0    |    2    |
|          |       or_ln50_fu_411       |    0    |    0    |    2    |
|    or    |      or_ln50_2_fu_460      |    0    |    0    |    2    |
|          |      or_ln50_3_fu_509      |    0    |    0    |    2    |
|          |      or_ln50_4_fu_558      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          | threshold_read_read_fu_106 |    0    |    0    |    0    |
|          |    size_read_read_fu_112   |    0    |    0    |    0    |
|          |       grp_read_fu_118      |    0    |    0    |    0    |
|          |  data0_0_read_read_fu_124  |    0    |    0    |    0    |
|          |  data0_4_read_read_fu_130  |    0    |    0    |    0    |
|          |  data0_8_read_read_fu_136  |    0    |    0    |    0    |
|          |  data0_12_read_read_fu_142 |    0    |    0    |    0    |
|          |  data0_1_read_read_fu_148  |    0    |    0    |    0    |
|          |  data0_5_read_read_fu_154  |    0    |    0    |    0    |
|   read   |  data0_9_read_read_fu_160  |    0    |    0    |    0    |
|          |  data0_13_read_read_fu_166 |    0    |    0    |    0    |
|          |  data0_2_read_read_fu_172  |    0    |    0    |    0    |
|          |  data0_6_read_read_fu_178  |    0    |    0    |    0    |
|          |  data0_10_read_read_fu_184 |    0    |    0    |    0    |
|          |  data0_14_read_read_fu_190 |    0    |    0    |    0    |
|          |  data0_3_read_read_fu_196  |    0    |    0    |    0    |
|          |  data0_7_read_read_fu_202  |    0    |    0    |    0    |
|          |  data0_11_read_read_fu_208 |    0    |    0    |    0    |
|          |  data0_15_read_read_fu_214 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_220      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln50_fu_341     |    0    |    0    |    0    |
|          |     trunc_ln50_1_fu_395    |    0    |    0    |    0    |
|   trunc  |     trunc_ln50_2_fu_444    |    0    |    0    |    0    |
|          |     trunc_ln50_3_fu_493    |    0    |    0    |    0    |
|          |     trunc_ln50_4_fu_542    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_362        |    0    |    0    |    0    |
|          |        tmp_1_fu_385        |    0    |    0    |    0    |
|partselect|        tmp_6_fu_434        |    0    |    0    |    0    |
|          |        tmp_9_fu_483        |    0    |    0    |    0    |
|          |        tmp_7_fu_532        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln48_fu_427      |    0    |    0    |    0    |
|          |     zext_ln48_1_fu_476     |    0    |    0    |    0    |
|   zext   |     zext_ln48_2_fu_525     |    0    |    0    |    0    |
|          |      zext_ln50_fu_575      |    0    |    0    |    0    |
|          |     zext_ln50_1_fu_591     |    0    |    0    |    0    |
|          |     zext_ln50_2_fu_594     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    20   |   1686  |   3765  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln50_1_reg_946  |    2   |
|   add_ln50_reg_941   |    2   |
|bitcast_ln50_1_reg_619|   32   |
| data0_0_read_reg_646 |   32   |
| data0_10_read_reg_720|   32   |
| data0_11_read_reg_763|   32   |
| data0_12_read_reg_669|   32   |
| data0_13_read_reg_697|   32   |
| data0_14_read_reg_725|   32   |
| data0_15_read_reg_773|   32   |
| data0_1_read_reg_682 |   32   |
| data0_2_read_reg_710 |   32   |
| data0_3_read_reg_743 |   32   |
| data0_4_read_reg_659 |   32   |
| data0_5_read_reg_687 |   32   |
| data0_6_read_reg_715 |   32   |
| data0_7_read_reg_753 |   32   |
| data0_8_read_reg_664 |   32   |
| data0_9_read_reg_692 |   32   |
|      i_0_reg_228     |   32   |
|       i_reg_633      |   32   |
|   icmp_ln31_reg_629  |    1   |
|  icmp_ln50_3_reg_624 |    1   |
|   icmp_ln52_reg_951  |    1   |
| input_read_1_reg_674 |   32   |
| input_read_2_reg_702 |   32   |
| input_read_3_reg_730 |   32   |
|  input_read_reg_638  |   32   |
|   or_ln50_1_reg_651  |    1   |
|  phi_ln56_1_reg_251  |   64   |
|   phi_ln56_reg_239   |   64   |
|        reg_332       |   32   |
|   size_read_reg_614  |   32   |
|threshold_read_reg_609|   32   |
|   tmp_2_0_1_reg_778  |   32   |
|   tmp_2_0_2_reg_798  |   32   |
|   tmp_2_0_3_reg_818  |   32   |
|   tmp_2_1_1_reg_783  |   32   |
|   tmp_2_1_2_reg_803  |   32   |
|   tmp_2_1_3_reg_823  |   32   |
|    tmp_2_1_reg_748   |   32   |
|   tmp_2_2_1_reg_788  |   32   |
|   tmp_2_2_2_reg_808  |   32   |
|   tmp_2_2_3_reg_828  |   32   |
|    tmp_2_2_reg_758   |   32   |
|   tmp_2_3_1_reg_793  |   32   |
|   tmp_2_3_2_reg_813  |   32   |
|   tmp_2_3_3_reg_833  |   32   |
|    tmp_2_3_reg_768   |   32   |
|     tmp_2_reg_738    |   32   |
|   tmp_3_0_1_reg_858  |   32   |
|   tmp_3_0_2_reg_878  |   32   |
|   tmp_3_0_3_reg_898  |   32   |
|   tmp_3_1_1_reg_863  |   32   |
|   tmp_3_1_2_reg_883  |   32   |
|   tmp_3_1_3_reg_905  |   32   |
|    tmp_3_1_reg_843   |   32   |
|   tmp_3_2_1_reg_868  |   32   |
|   tmp_3_2_2_reg_888  |   32   |
|   tmp_3_2_3_reg_912  |   32   |
|    tmp_3_2_reg_848   |   32   |
|   tmp_3_3_1_reg_873  |   32   |
|   tmp_3_3_2_reg_893  |   32   |
|   tmp_3_3_3_reg_919  |   32   |
|    tmp_3_3_reg_853   |   32   |
|     tmp_3_reg_838    |   32   |
|    tmp_4_1_reg_955   |   64   |
|    tmp_4_3_reg_960   |   64   |
|     tmp_5_reg_926    |    1   |
|     tmp_8_reg_931    |    1   |
|     tmp_s_reg_936    |    1   |
+----------------------+--------+
|         Total        |  2123  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_220  |  p2  |   5  |  32  |   160  ||    27   |
|  phi_ln56_reg_239  |  p0  |   2  |  64  |   128  ||    9    |
| phi_ln56_1_reg_251 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_263     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_263     |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_268     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_268     |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_273     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_273     |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_278     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_278     |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_283     |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_283     |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_289     |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_289     |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_295     |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_295     |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_301     |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_301     |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_319     |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_325     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_328     |  p0  |   4  |  32  |   128  ||    21   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  3424  || 41.3574 ||   524   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1686  |  3765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    -   |   524  |
|  Register |    -   |    -   |  2123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   41   |  3809  |  4289  |
+-----------+--------+--------+--------+--------+
