--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calculator.twx calculator.ncd -o calculator.twr
calculator.pcf

Design file:              calculator.ncd
Physical constraint file: calculator.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1436 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.109ns.
--------------------------------------------------------------------------------

Paths for end point make_clocks_/c15/clk_blink_TEMP (SLICE_X26Y22.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_7 (FF)
  Destination:          make_clocks_/c15/clk_blink_TEMP (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.043ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.345 - 0.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_7 to make_clocks_/c15/clk_blink_TEMP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.DQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_7
    SLICE_X27Y4.D2       net (fanout=2)        0.785   make_clocks_/c15/clk_counter<7>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X26Y22.CE      net (fanout=8)        1.186   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X26Y22.CLK     Tceck                 0.276   make_clocks_/c15/clk_blink_TEMP
                                                       make_clocks_/c15/clk_blink_TEMP
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (1.202ns logic, 2.841ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_5 (FF)
  Destination:          make_clocks_/c15/clk_blink_TEMP (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.345 - 0.376)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_5 to make_clocks_/c15/clk_blink_TEMP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.BQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_5
    SLICE_X27Y4.D1       net (fanout=2)        0.654   make_clocks_/c15/clk_counter<5>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X26Y22.CE      net (fanout=8)        1.186   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X26Y22.CLK     Tceck                 0.276   make_clocks_/c15/clk_blink_TEMP
                                                       make_clocks_/c15/clk_blink_TEMP
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.202ns logic, 2.710ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_14 (FF)
  Destination:          make_clocks_/c15/clk_blink_TEMP (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.345 - 0.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_14 to make_clocks_/c15/clk_blink_TEMP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y6.CQ       Tcko                  0.408   make_clocks_/c15/clk_counter<15>
                                                       make_clocks_/c15/clk_counter_14
    SLICE_X29Y8.D1       net (fanout=2)        0.679   make_clocks_/c15/clk_counter<14>
    SLICE_X29Y8.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>4
    SLICE_X29Y8.C1       net (fanout=1)        0.815   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X26Y22.CE      net (fanout=8)        1.186   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X26Y22.CLK     Tceck                 0.276   make_clocks_/c15/clk_blink_TEMP
                                                       make_clocks_/c15/clk_blink_TEMP
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.202ns logic, 2.680ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point make_clocks_/c15/clk_counter_1 (SLICE_X28Y3.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_7 (FF)
  Destination:          make_clocks_/c15/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_7 to make_clocks_/c15/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.DQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_7
    SLICE_X27Y4.D2       net (fanout=2)        0.785   make_clocks_/c15/clk_counter<7>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.455   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.381ns logic, 2.556ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_5 (FF)
  Destination:          make_clocks_/c15/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_5 to make_clocks_/c15/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.BQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_5
    SLICE_X27Y4.D1       net (fanout=2)        0.654   make_clocks_/c15/clk_counter<5>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.455   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.381ns logic, 2.425ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_14 (FF)
  Destination:          make_clocks_/c15/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.152 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_14 to make_clocks_/c15/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y6.CQ       Tcko                  0.408   make_clocks_/c15/clk_counter<15>
                                                       make_clocks_/c15/clk_counter_14
    SLICE_X29Y8.D1       net (fanout=2)        0.679   make_clocks_/c15/clk_counter<14>
    SLICE_X29Y8.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>4
    SLICE_X29Y8.C1       net (fanout=1)        0.815   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.455   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.381ns logic, 2.395ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point make_clocks_/c15/clk_counter_0 (SLICE_X28Y3.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_7 (FF)
  Destination:          make_clocks_/c15/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_7 to make_clocks_/c15/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.DQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_7
    SLICE_X27Y4.D2       net (fanout=2)        0.785   make_clocks_/c15/clk_counter<7>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.444   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.370ns logic, 2.556ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_5 (FF)
  Destination:          make_clocks_/c15/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_5 to make_clocks_/c15/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.BQ       Tcko                  0.408   make_clocks_/c15/clk_counter<7>
                                                       make_clocks_/c15/clk_counter_5
    SLICE_X27Y4.D1       net (fanout=2)        0.654   make_clocks_/c15/clk_counter<5>
    SLICE_X27Y4.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C4       net (fanout=1)        0.870   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.444   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.370ns logic, 2.425ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_clocks_/c15/clk_counter_14 (FF)
  Destination:          make_clocks_/c15/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.152 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_clocks_/c15/clk_counter_14 to make_clocks_/c15/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y6.CQ       Tcko                  0.408   make_clocks_/c15/clk_counter<15>
                                                       make_clocks_/c15/clk_counter_14
    SLICE_X29Y8.D1       net (fanout=2)        0.679   make_clocks_/c15/clk_counter<14>
    SLICE_X29Y8.D        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>4
    SLICE_X29Y8.C1       net (fanout=1)        0.815   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
    SLICE_X29Y8.C        Tilo                  0.259   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>3
                                                       make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X28Y3.SR       net (fanout=8)        0.901   make_clocks_/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X28Y3.CLK      Tsrck                 0.444   make_clocks_/c15/clk_counter<3>
                                                       make_clocks_/c15/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.370ns logic, 2.395ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_clocks_/c666/clk_666_TEMP (SLICE_X29Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_clocks_/c666/clk_666_TEMP (FF)
  Destination:          make_clocks_/c666/clk_666_TEMP (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_clocks_/c666/clk_666_TEMP to make_clocks_/c666/clk_666_TEMP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.DQ      Tcko                  0.198   make_clocks_/c666/clk_666_TEMP
                                                       make_clocks_/c666/clk_666_TEMP
    SLICE_X29Y31.D6      net (fanout=2)        0.027   make_clocks_/c666/clk_666_TEMP
    SLICE_X29Y31.CLK     Tah         (-Th)    -0.215   make_clocks_/c666/clk_666_TEMP
                                                       make_clocks_/c666/clk_666_TEMP_INV_6_o1_INV_0
                                                       make_clocks_/c666/clk_666_TEMP
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point make_clocks_/c666/clk_counter_16 (SLICE_X20Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_clocks_/c666/clk_counter_16 (FF)
  Destination:          make_clocks_/c666/clk_counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_clocks_/c666/clk_counter_16 to make_clocks_/c666/clk_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.AQ      Tcko                  0.200   make_clocks_/c666/clk_counter<16>
                                                       make_clocks_/c666/clk_counter_16
    SLICE_X20Y30.A6      net (fanout=2)        0.022   make_clocks_/c666/clk_counter<16>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.238   make_clocks_/c666/clk_counter<16>
                                                       make_clocks_/c666/clk_counter<16>_rt
                                                       make_clocks_/c666/Mcount_clk_counter_xor<16>
                                                       make_clocks_/c666/clk_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.438ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point make_clocks_/c15/clk_counter_24 (SLICE_X28Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_clocks_/c15/clk_counter_24 (FF)
  Destination:          make_clocks_/c15/clk_counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_clocks_/c15/clk_counter_24 to make_clocks_/c15/clk_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.200   make_clocks_/c15/clk_counter<24>
                                                       make_clocks_/c15/clk_counter_24
    SLICE_X28Y9.A6       net (fanout=2)        0.026   make_clocks_/c15/clk_counter<24>
    SLICE_X28Y9.CLK      Tah         (-Th)    -0.238   make_clocks_/c15/clk_counter<24>
                                                       make_clocks_/c15/clk_counter<24>_rt
                                                       make_clocks_/c15/Mcount_clk_counter_xor<24>
                                                       make_clocks_/c15/clk_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.941ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: DOWN_DB/CLK0
  Logical resource: DOWN_DB/CLK0
  Location pin: ILOGIC_X8Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.941ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: LEFT_DB/CLK0
  Logical resource: LEFT_DB/CLK0
  Location pin: ILOGIC_X1Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.109|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1436 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   4.109ns{1}   (Maximum frequency: 243.368MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 03 15:48:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 302 MB



