// Seed: 2818351735
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  reg   id_4;
  always @(posedge id_1) begin
    id_4 <= id_0;
  end
  wor   id_5;
  logic id_6;
  assign id_5[1] = 1;
endmodule
