DRM_DEBUG,FUNC_0
QPU_COND_ADD,VAR_0
QPU_COND_ALWAYS,VAR_1
QPU_COND_MUL,VAR_2
QPU_GET_FIELD,FUNC_1
QPU_LOAD_IMM,VAR_3
QPU_PACK,VAR_4
QPU_PACK_A_NOP,VAR_5
QPU_SIG,VAR_6
QPU_SIG_LOAD_IMM,VAR_7
QPU_WADDR_ADD,VAR_8
QPU_WADDR_MUL,VAR_9
QPU_WS,VAR_10
check_tmu_write,FUNC_2
live_reg_is_upper_half,FUNC_3
validate_uniform_address_write,FUNC_4
waddr_to_live_reg_index,FUNC_5
check_reg_write,FUNC_6
validated_shader,VAR_11
validation_state,VAR_12
is_mul,VAR_13
inst,VAR_14
waddr,VAR_15
sig,VAR_16
ws,VAR_17
is_b,VAR_18
lri,VAR_19
cond_add,VAR_20
cond_mul,VAR_21
