{
  "module_name": "pinctrl-bcm281xx.c",
  "hash_id": "6b6db1a99f99ac0475d3434c41072695554635cec9f45eef60d580c98de059a0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/bcm/pinctrl-bcm281xx.c",
  "human_readable_source": "\n\n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/seq_file.h>\n#include <linux/slab.h>\n\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"../core.h\"\n#include \"../pinctrl-utils.h\"\n\n \n\n \n#define BCM281XX_PIN_REG_F_SEL_MASK\t\t0x0700\n#define BCM281XX_PIN_REG_F_SEL_SHIFT\t\t8\n\n \n#define BCM281XX_STD_PIN_REG_DRV_STR_MASK\t0x0007\n#define BCM281XX_STD_PIN_REG_DRV_STR_SHIFT\t0\n#define BCM281XX_STD_PIN_REG_INPUT_DIS_MASK\t0x0008\n#define BCM281XX_STD_PIN_REG_INPUT_DIS_SHIFT\t3\n#define BCM281XX_STD_PIN_REG_SLEW_MASK\t\t0x0010\n#define BCM281XX_STD_PIN_REG_SLEW_SHIFT\t\t4\n#define BCM281XX_STD_PIN_REG_PULL_UP_MASK\t0x0020\n#define BCM281XX_STD_PIN_REG_PULL_UP_SHIFT\t5\n#define BCM281XX_STD_PIN_REG_PULL_DN_MASK\t0x0040\n#define BCM281XX_STD_PIN_REG_PULL_DN_SHIFT\t6\n#define BCM281XX_STD_PIN_REG_HYST_MASK\t\t0x0080\n#define BCM281XX_STD_PIN_REG_HYST_SHIFT\t\t7\n\n \n#define BCM281XX_I2C_PIN_REG_INPUT_DIS_MASK\t0x0004\n#define BCM281XX_I2C_PIN_REG_INPUT_DIS_SHIFT\t2\n#define BCM281XX_I2C_PIN_REG_SLEW_MASK\t\t0x0008\n#define BCM281XX_I2C_PIN_REG_SLEW_SHIFT\t\t3\n#define BCM281XX_I2C_PIN_REG_PULL_UP_STR_MASK\t0x0070\n#define BCM281XX_I2C_PIN_REG_PULL_UP_STR_SHIFT\t4\n\n \n#define BCM281XX_HDMI_PIN_REG_INPUT_DIS_MASK\t0x0008\n#define BCM281XX_HDMI_PIN_REG_INPUT_DIS_SHIFT\t3\n#define BCM281XX_HDMI_PIN_REG_MODE_MASK\t\t0x0010\n#define BCM281XX_HDMI_PIN_REG_MODE_SHIFT\t4\n\n \nenum bcm281xx_pin_type {\n\tBCM281XX_PIN_TYPE_UNKNOWN = 0,\n\tBCM281XX_PIN_TYPE_STD,\n\tBCM281XX_PIN_TYPE_I2C,\n\tBCM281XX_PIN_TYPE_HDMI,\n};\n\nstatic enum bcm281xx_pin_type std_pin = BCM281XX_PIN_TYPE_STD;\nstatic enum bcm281xx_pin_type i2c_pin = BCM281XX_PIN_TYPE_I2C;\nstatic enum bcm281xx_pin_type hdmi_pin = BCM281XX_PIN_TYPE_HDMI;\n\n \nstruct bcm281xx_pin_function {\n\tconst char *name;\n\tconst char * const *groups;\n\tconst unsigned ngroups;\n};\n\n \nstruct bcm281xx_pinctrl_data {\n\tvoid __iomem *reg_base;\n\n\t \n\tconst struct pinctrl_pin_desc *pins;\n\tconst unsigned npins;\n\n\tconst struct bcm281xx_pin_function *functions;\n\tconst unsigned nfunctions;\n\n\tstruct regmap *regmap;\n};\n\n \n#define BCM281XX_PIN_ADCSYNC\t\t0\n#define BCM281XX_PIN_BAT_RM\t\t1\n#define BCM281XX_PIN_BSC1_SCL\t\t2\n#define BCM281XX_PIN_BSC1_SDA\t\t3\n#define BCM281XX_PIN_BSC2_SCL\t\t4\n#define BCM281XX_PIN_BSC2_SDA\t\t5\n#define BCM281XX_PIN_CLASSGPWR\t\t6\n#define BCM281XX_PIN_CLK_CX8\t\t7\n#define BCM281XX_PIN_CLKOUT_0\t\t8\n#define BCM281XX_PIN_CLKOUT_1\t\t9\n#define BCM281XX_PIN_CLKOUT_2\t\t10\n#define BCM281XX_PIN_CLKOUT_3\t\t11\n#define BCM281XX_PIN_CLKREQ_IN_0\t12\n#define BCM281XX_PIN_CLKREQ_IN_1\t13\n#define BCM281XX_PIN_CWS_SYS_REQ1\t14\n#define BCM281XX_PIN_CWS_SYS_REQ2\t15\n#define BCM281XX_PIN_CWS_SYS_REQ3\t16\n#define BCM281XX_PIN_DIGMIC1_CLK\t17\n#define BCM281XX_PIN_DIGMIC1_DQ\t\t18\n#define BCM281XX_PIN_DIGMIC2_CLK\t19\n#define BCM281XX_PIN_DIGMIC2_DQ\t\t20\n#define BCM281XX_PIN_GPEN13\t\t21\n#define BCM281XX_PIN_GPEN14\t\t22\n#define BCM281XX_PIN_GPEN15\t\t23\n#define BCM281XX_PIN_GPIO00\t\t24\n#define BCM281XX_PIN_GPIO01\t\t25\n#define BCM281XX_PIN_GPIO02\t\t26\n#define BCM281XX_PIN_GPIO03\t\t27\n#define BCM281XX_PIN_GPIO04\t\t28\n#define BCM281XX_PIN_GPIO05\t\t29\n#define BCM281XX_PIN_GPIO06\t\t30\n#define BCM281XX_PIN_GPIO07\t\t31\n#define BCM281XX_PIN_GPIO08\t\t32\n#define BCM281XX_PIN_GPIO09\t\t33\n#define BCM281XX_PIN_GPIO10\t\t34\n#define BCM281XX_PIN_GPIO11\t\t35\n#define BCM281XX_PIN_GPIO12\t\t36\n#define BCM281XX_PIN_GPIO13\t\t37\n#define BCM281XX_PIN_GPIO14\t\t38\n#define BCM281XX_PIN_GPS_PABLANK\t39\n#define BCM281XX_PIN_GPS_TMARK\t\t40\n#define BCM281XX_PIN_HDMI_SCL\t\t41\n#define BCM281XX_PIN_HDMI_SDA\t\t42\n#define BCM281XX_PIN_IC_DM\t\t43\n#define BCM281XX_PIN_IC_DP\t\t44\n#define BCM281XX_PIN_KP_COL_IP_0\t45\n#define BCM281XX_PIN_KP_COL_IP_1\t46\n#define BCM281XX_PIN_KP_COL_IP_2\t47\n#define BCM281XX_PIN_KP_COL_IP_3\t48\n#define BCM281XX_PIN_KP_ROW_OP_0\t49\n#define BCM281XX_PIN_KP_ROW_OP_1\t50\n#define BCM281XX_PIN_KP_ROW_OP_2\t51\n#define BCM281XX_PIN_KP_ROW_OP_3\t52\n#define BCM281XX_PIN_LCD_B_0\t\t53\n#define BCM281XX_PIN_LCD_B_1\t\t54\n#define BCM281XX_PIN_LCD_B_2\t\t55\n#define BCM281XX_PIN_LCD_B_3\t\t56\n#define BCM281XX_PIN_LCD_B_4\t\t57\n#define BCM281XX_PIN_LCD_B_5\t\t58\n#define BCM281XX_PIN_LCD_B_6\t\t59\n#define BCM281XX_PIN_LCD_B_7\t\t60\n#define BCM281XX_PIN_LCD_G_0\t\t61\n#define BCM281XX_PIN_LCD_G_1\t\t62\n#define BCM281XX_PIN_LCD_G_2\t\t63\n#define BCM281XX_PIN_LCD_G_3\t\t64\n#define BCM281XX_PIN_LCD_G_4\t\t65\n#define BCM281XX_PIN_LCD_G_5\t\t66\n#define BCM281XX_PIN_LCD_G_6\t\t67\n#define BCM281XX_PIN_LCD_G_7\t\t68\n#define BCM281XX_PIN_LCD_HSYNC\t\t69\n#define BCM281XX_PIN_LCD_OE\t\t70\n#define BCM281XX_PIN_LCD_PCLK\t\t71\n#define BCM281XX_PIN_LCD_R_0\t\t72\n#define BCM281XX_PIN_LCD_R_1\t\t73\n#define BCM281XX_PIN_LCD_R_2\t\t74\n#define BCM281XX_PIN_LCD_R_3\t\t75\n#define BCM281XX_PIN_LCD_R_4\t\t76\n#define BCM281XX_PIN_LCD_R_5\t\t77\n#define BCM281XX_PIN_LCD_R_6\t\t78\n#define BCM281XX_PIN_LCD_R_7\t\t79\n#define BCM281XX_PIN_LCD_VSYNC\t\t80\n#define BCM281XX_PIN_MDMGPIO0\t\t81\n#define BCM281XX_PIN_MDMGPIO1\t\t82\n#define BCM281XX_PIN_MDMGPIO2\t\t83\n#define BCM281XX_PIN_MDMGPIO3\t\t84\n#define BCM281XX_PIN_MDMGPIO4\t\t85\n#define BCM281XX_PIN_MDMGPIO5\t\t86\n#define BCM281XX_PIN_MDMGPIO6\t\t87\n#define BCM281XX_PIN_MDMGPIO7\t\t88\n#define BCM281XX_PIN_MDMGPIO8\t\t89\n#define BCM281XX_PIN_MPHI_DATA_0\t90\n#define BCM281XX_PIN_MPHI_DATA_1\t91\n#define BCM281XX_PIN_MPHI_DATA_2\t92\n#define BCM281XX_PIN_MPHI_DATA_3\t93\n#define BCM281XX_PIN_MPHI_DATA_4\t94\n#define BCM281XX_PIN_MPHI_DATA_5\t95\n#define BCM281XX_PIN_MPHI_DATA_6\t96\n#define BCM281XX_PIN_MPHI_DATA_7\t97\n#define BCM281XX_PIN_MPHI_DATA_8\t98\n#define BCM281XX_PIN_MPHI_DATA_9\t99\n#define BCM281XX_PIN_MPHI_DATA_10\t100\n#define BCM281XX_PIN_MPHI_DATA_11\t101\n#define BCM281XX_PIN_MPHI_DATA_12\t102\n#define BCM281XX_PIN_MPHI_DATA_13\t103\n#define BCM281XX_PIN_MPHI_DATA_14\t104\n#define BCM281XX_PIN_MPHI_DATA_15\t105\n#define BCM281XX_PIN_MPHI_HA0\t\t106\n#define BCM281XX_PIN_MPHI_HAT0\t\t107\n#define BCM281XX_PIN_MPHI_HAT1\t\t108\n#define BCM281XX_PIN_MPHI_HCE0_N\t109\n#define BCM281XX_PIN_MPHI_HCE1_N\t110\n#define BCM281XX_PIN_MPHI_HRD_N\t\t111\n#define BCM281XX_PIN_MPHI_HWR_N\t\t112\n#define BCM281XX_PIN_MPHI_RUN0\t\t113\n#define BCM281XX_PIN_MPHI_RUN1\t\t114\n#define BCM281XX_PIN_MTX_SCAN_CLK\t115\n#define BCM281XX_PIN_MTX_SCAN_DATA\t116\n#define BCM281XX_PIN_NAND_AD_0\t\t117\n#define BCM281XX_PIN_NAND_AD_1\t\t118\n#define BCM281XX_PIN_NAND_AD_2\t\t119\n#define BCM281XX_PIN_NAND_AD_3\t\t120\n#define BCM281XX_PIN_NAND_AD_4\t\t121\n#define BCM281XX_PIN_NAND_AD_5\t\t122\n#define BCM281XX_PIN_NAND_AD_6\t\t123\n#define BCM281XX_PIN_NAND_AD_7\t\t124\n#define BCM281XX_PIN_NAND_ALE\t\t125\n#define BCM281XX_PIN_NAND_CEN_0\t\t126\n#define BCM281XX_PIN_NAND_CEN_1\t\t127\n#define BCM281XX_PIN_NAND_CLE\t\t128\n#define BCM281XX_PIN_NAND_OEN\t\t129\n#define BCM281XX_PIN_NAND_RDY_0\t\t130\n#define BCM281XX_PIN_NAND_RDY_1\t\t131\n#define BCM281XX_PIN_NAND_WEN\t\t132\n#define BCM281XX_PIN_NAND_WP\t\t133\n#define BCM281XX_PIN_PC1\t\t134\n#define BCM281XX_PIN_PC2\t\t135\n#define BCM281XX_PIN_PMU_INT\t\t136\n#define BCM281XX_PIN_PMU_SCL\t\t137\n#define BCM281XX_PIN_PMU_SDA\t\t138\n#define BCM281XX_PIN_RFST2G_MTSLOTEN3G\t139\n#define BCM281XX_PIN_RGMII_0_RX_CTL\t140\n#define BCM281XX_PIN_RGMII_0_RXC\t141\n#define BCM281XX_PIN_RGMII_0_RXD_0\t142\n#define BCM281XX_PIN_RGMII_0_RXD_1\t143\n#define BCM281XX_PIN_RGMII_0_RXD_2\t144\n#define BCM281XX_PIN_RGMII_0_RXD_3\t145\n#define BCM281XX_PIN_RGMII_0_TX_CTL\t146\n#define BCM281XX_PIN_RGMII_0_TXC\t147\n#define BCM281XX_PIN_RGMII_0_TXD_0\t148\n#define BCM281XX_PIN_RGMII_0_TXD_1\t149\n#define BCM281XX_PIN_RGMII_0_TXD_2\t150\n#define BCM281XX_PIN_RGMII_0_TXD_3\t151\n#define BCM281XX_PIN_RGMII_1_RX_CTL\t152\n#define BCM281XX_PIN_RGMII_1_RXC\t153\n#define BCM281XX_PIN_RGMII_1_RXD_0\t154\n#define BCM281XX_PIN_RGMII_1_RXD_1\t155\n#define BCM281XX_PIN_RGMII_1_RXD_2\t156\n#define BCM281XX_PIN_RGMII_1_RXD_3\t157\n#define BCM281XX_PIN_RGMII_1_TX_CTL\t158\n#define BCM281XX_PIN_RGMII_1_TXC\t159\n#define BCM281XX_PIN_RGMII_1_TXD_0\t160\n#define BCM281XX_PIN_RGMII_1_TXD_1\t161\n#define BCM281XX_PIN_RGMII_1_TXD_2\t162\n#define BCM281XX_PIN_RGMII_1_TXD_3\t163\n#define BCM281XX_PIN_RGMII_GPIO_0\t164\n#define BCM281XX_PIN_RGMII_GPIO_1\t165\n#define BCM281XX_PIN_RGMII_GPIO_2\t166\n#define BCM281XX_PIN_RGMII_GPIO_3\t167\n#define BCM281XX_PIN_RTXDATA2G_TXDATA3G1\t168\n#define BCM281XX_PIN_RTXEN2G_TXDATA3G2\t169\n#define BCM281XX_PIN_RXDATA3G0\t\t170\n#define BCM281XX_PIN_RXDATA3G1\t\t171\n#define BCM281XX_PIN_RXDATA3G2\t\t172\n#define BCM281XX_PIN_SDIO1_CLK\t\t173\n#define BCM281XX_PIN_SDIO1_CMD\t\t174\n#define BCM281XX_PIN_SDIO1_DATA_0\t175\n#define BCM281XX_PIN_SDIO1_DATA_1\t176\n#define BCM281XX_PIN_SDIO1_DATA_2\t177\n#define BCM281XX_PIN_SDIO1_DATA_3\t178\n#define BCM281XX_PIN_SDIO4_CLK\t\t179\n#define BCM281XX_PIN_SDIO4_CMD\t\t180\n#define BCM281XX_PIN_SDIO4_DATA_0\t181\n#define BCM281XX_PIN_SDIO4_DATA_1\t182\n#define BCM281XX_PIN_SDIO4_DATA_2\t183\n#define BCM281XX_PIN_SDIO4_DATA_3\t184\n#define BCM281XX_PIN_SIM_CLK\t\t185\n#define BCM281XX_PIN_SIM_DATA\t\t186\n#define BCM281XX_PIN_SIM_DET\t\t187\n#define BCM281XX_PIN_SIM_RESETN\t\t188\n#define BCM281XX_PIN_SIM2_CLK\t\t189\n#define BCM281XX_PIN_SIM2_DATA\t\t190\n#define BCM281XX_PIN_SIM2_DET\t\t191\n#define BCM281XX_PIN_SIM2_RESETN\t192\n#define BCM281XX_PIN_SRI_C\t\t193\n#define BCM281XX_PIN_SRI_D\t\t194\n#define BCM281XX_PIN_SRI_E\t\t195\n#define BCM281XX_PIN_SSP_EXTCLK\t\t196\n#define BCM281XX_PIN_SSP0_CLK\t\t197\n#define BCM281XX_PIN_SSP0_FS\t\t198\n#define BCM281XX_PIN_SSP0_RXD\t\t199\n#define BCM281XX_PIN_SSP0_TXD\t\t200\n#define BCM281XX_PIN_SSP2_CLK\t\t201\n#define BCM281XX_PIN_SSP2_FS_0\t\t202\n#define BCM281XX_PIN_SSP2_FS_1\t\t203\n#define BCM281XX_PIN_SSP2_FS_2\t\t204\n#define BCM281XX_PIN_SSP2_FS_3\t\t205\n#define BCM281XX_PIN_SSP2_RXD_0\t\t206\n#define BCM281XX_PIN_SSP2_RXD_1\t\t207\n#define BCM281XX_PIN_SSP2_TXD_0\t\t208\n#define BCM281XX_PIN_SSP2_TXD_1\t\t209\n#define BCM281XX_PIN_SSP3_CLK\t\t210\n#define BCM281XX_PIN_SSP3_FS\t\t211\n#define BCM281XX_PIN_SSP3_RXD\t\t212\n#define BCM281XX_PIN_SSP3_TXD\t\t213\n#define BCM281XX_PIN_SSP4_CLK\t\t214\n#define BCM281XX_PIN_SSP4_FS\t\t215\n#define BCM281XX_PIN_SSP4_RXD\t\t216\n#define BCM281XX_PIN_SSP4_TXD\t\t217\n#define BCM281XX_PIN_SSP5_CLK\t\t218\n#define BCM281XX_PIN_SSP5_FS\t\t219\n#define BCM281XX_PIN_SSP5_RXD\t\t220\n#define BCM281XX_PIN_SSP5_TXD\t\t221\n#define BCM281XX_PIN_SSP6_CLK\t\t222\n#define BCM281XX_PIN_SSP6_FS\t\t223\n#define BCM281XX_PIN_SSP6_RXD\t\t224\n#define BCM281XX_PIN_SSP6_TXD\t\t225\n#define BCM281XX_PIN_STAT_1\t\t226\n#define BCM281XX_PIN_STAT_2\t\t227\n#define BCM281XX_PIN_SYSCLKEN\t\t228\n#define BCM281XX_PIN_TRACECLK\t\t229\n#define BCM281XX_PIN_TRACEDT00\t\t230\n#define BCM281XX_PIN_TRACEDT01\t\t231\n#define BCM281XX_PIN_TRACEDT02\t\t232\n#define BCM281XX_PIN_TRACEDT03\t\t233\n#define BCM281XX_PIN_TRACEDT04\t\t234\n#define BCM281XX_PIN_TRACEDT05\t\t235\n#define BCM281XX_PIN_TRACEDT06\t\t236\n#define BCM281XX_PIN_TRACEDT07\t\t237\n#define BCM281XX_PIN_TRACEDT08\t\t238\n#define BCM281XX_PIN_TRACEDT09\t\t239\n#define BCM281XX_PIN_TRACEDT10\t\t240\n#define BCM281XX_PIN_TRACEDT11\t\t241\n#define BCM281XX_PIN_TRACEDT12\t\t242\n#define BCM281XX_PIN_TRACEDT13\t\t243\n#define BCM281XX_PIN_TRACEDT14\t\t244\n#define BCM281XX_PIN_TRACEDT15\t\t245\n#define BCM281XX_PIN_TXDATA3G0\t\t246\n#define BCM281XX_PIN_TXPWRIND\t\t247\n#define BCM281XX_PIN_UARTB1_UCTS\t248\n#define BCM281XX_PIN_UARTB1_URTS\t249\n#define BCM281XX_PIN_UARTB1_URXD\t250\n#define BCM281XX_PIN_UARTB1_UTXD\t251\n#define BCM281XX_PIN_UARTB2_URXD\t252\n#define BCM281XX_PIN_UARTB2_UTXD\t253\n#define BCM281XX_PIN_UARTB3_UCTS\t254\n#define BCM281XX_PIN_UARTB3_URTS\t255\n#define BCM281XX_PIN_UARTB3_URXD\t256\n#define BCM281XX_PIN_UARTB3_UTXD\t257\n#define BCM281XX_PIN_UARTB4_UCTS\t258\n#define BCM281XX_PIN_UARTB4_URTS\t259\n#define BCM281XX_PIN_UARTB4_URXD\t260\n#define BCM281XX_PIN_UARTB4_UTXD\t261\n#define BCM281XX_PIN_VC_CAM1_SCL\t262\n#define BCM281XX_PIN_VC_CAM1_SDA\t263\n#define BCM281XX_PIN_VC_CAM2_SCL\t264\n#define BCM281XX_PIN_VC_CAM2_SDA\t265\n#define BCM281XX_PIN_VC_CAM3_SCL\t266\n#define BCM281XX_PIN_VC_CAM3_SDA\t267\n\n#define BCM281XX_PIN_DESC(a, b, c) \\\n\t{ .number = a, .name = b, .drv_data = &c##_pin }\n\n \nstatic const struct pinctrl_pin_desc bcm281xx_pinctrl_pins[] = {\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_ADCSYNC, \"adcsync\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_BAT_RM, \"bat_rm\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_BSC1_SCL, \"bsc1_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_BSC1_SDA, \"bsc1_sda\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_BSC2_SCL, \"bsc2_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_BSC2_SDA, \"bsc2_sda\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLASSGPWR, \"classgpwr\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLK_CX8, \"clk_cx8\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKOUT_0, \"clkout_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKOUT_1, \"clkout_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKOUT_2, \"clkout_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKOUT_3, \"clkout_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKREQ_IN_0, \"clkreq_in_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CLKREQ_IN_1, \"clkreq_in_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CWS_SYS_REQ1, \"cws_sys_req1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CWS_SYS_REQ2, \"cws_sys_req2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_CWS_SYS_REQ3, \"cws_sys_req3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_DIGMIC1_CLK, \"digmic1_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_DIGMIC1_DQ, \"digmic1_dq\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_DIGMIC2_CLK, \"digmic2_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_DIGMIC2_DQ, \"digmic2_dq\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPEN13, \"gpen13\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPEN14, \"gpen14\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPEN15, \"gpen15\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO00, \"gpio00\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO01, \"gpio01\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO02, \"gpio02\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO03, \"gpio03\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO04, \"gpio04\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO05, \"gpio05\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO06, \"gpio06\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO07, \"gpio07\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO08, \"gpio08\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO09, \"gpio09\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO10, \"gpio10\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO11, \"gpio11\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO12, \"gpio12\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO13, \"gpio13\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPIO14, \"gpio14\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPS_PABLANK, \"gps_pablank\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_GPS_TMARK, \"gps_tmark\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_HDMI_SCL, \"hdmi_scl\", hdmi),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_HDMI_SDA, \"hdmi_sda\", hdmi),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_IC_DM, \"ic_dm\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_IC_DP, \"ic_dp\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_COL_IP_0, \"kp_col_ip_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_COL_IP_1, \"kp_col_ip_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_COL_IP_2, \"kp_col_ip_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_COL_IP_3, \"kp_col_ip_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_ROW_OP_0, \"kp_row_op_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_ROW_OP_1, \"kp_row_op_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_ROW_OP_2, \"kp_row_op_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_KP_ROW_OP_3, \"kp_row_op_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_0, \"lcd_b_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_1, \"lcd_b_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_2, \"lcd_b_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_3, \"lcd_b_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_4, \"lcd_b_4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_5, \"lcd_b_5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_6, \"lcd_b_6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_B_7, \"lcd_b_7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_0, \"lcd_g_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_1, \"lcd_g_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_2, \"lcd_g_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_3, \"lcd_g_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_4, \"lcd_g_4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_5, \"lcd_g_5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_6, \"lcd_g_6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_G_7, \"lcd_g_7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_HSYNC, \"lcd_hsync\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_OE, \"lcd_oe\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_PCLK, \"lcd_pclk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_0, \"lcd_r_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_1, \"lcd_r_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_2, \"lcd_r_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_3, \"lcd_r_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_4, \"lcd_r_4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_5, \"lcd_r_5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_6, \"lcd_r_6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_R_7, \"lcd_r_7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_LCD_VSYNC, \"lcd_vsync\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO0, \"mdmgpio0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO1, \"mdmgpio1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO2, \"mdmgpio2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO3, \"mdmgpio3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO4, \"mdmgpio4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO5, \"mdmgpio5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO6, \"mdmgpio6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO7, \"mdmgpio7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MDMGPIO8, \"mdmgpio8\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_0, \"mphi_data_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_1, \"mphi_data_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_2, \"mphi_data_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_3, \"mphi_data_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_4, \"mphi_data_4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_5, \"mphi_data_5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_6, \"mphi_data_6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_7, \"mphi_data_7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_8, \"mphi_data_8\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_9, \"mphi_data_9\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_10, \"mphi_data_10\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_11, \"mphi_data_11\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_12, \"mphi_data_12\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_13, \"mphi_data_13\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_14, \"mphi_data_14\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_DATA_15, \"mphi_data_15\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HA0, \"mphi_ha0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HAT0, \"mphi_hat0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HAT1, \"mphi_hat1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HCE0_N, \"mphi_hce0_n\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HCE1_N, \"mphi_hce1_n\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HRD_N, \"mphi_hrd_n\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_HWR_N, \"mphi_hwr_n\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_RUN0, \"mphi_run0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MPHI_RUN1, \"mphi_run1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MTX_SCAN_CLK, \"mtx_scan_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_MTX_SCAN_DATA, \"mtx_scan_data\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_0, \"nand_ad_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_1, \"nand_ad_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_2, \"nand_ad_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_3, \"nand_ad_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_4, \"nand_ad_4\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_5, \"nand_ad_5\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_6, \"nand_ad_6\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_AD_7, \"nand_ad_7\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_ALE, \"nand_ale\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_CEN_0, \"nand_cen_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_CEN_1, \"nand_cen_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_CLE, \"nand_cle\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_OEN, \"nand_oen\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_RDY_0, \"nand_rdy_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_RDY_1, \"nand_rdy_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_WEN, \"nand_wen\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_NAND_WP, \"nand_wp\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_PC1, \"pc1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_PC2, \"pc2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_PMU_INT, \"pmu_int\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_PMU_SCL, \"pmu_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_PMU_SDA, \"pmu_sda\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RFST2G_MTSLOTEN3G, \"rfst2g_mtsloten3g\",\n\t\tstd),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RX_CTL, \"rgmii_0_rx_ctl\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RXC, \"rgmii_0_rxc\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RXD_0, \"rgmii_0_rxd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RXD_1, \"rgmii_0_rxd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RXD_2, \"rgmii_0_rxd_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_RXD_3, \"rgmii_0_rxd_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TX_CTL, \"rgmii_0_tx_ctl\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TXC, \"rgmii_0_txc\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TXD_0, \"rgmii_0_txd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TXD_1, \"rgmii_0_txd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TXD_2, \"rgmii_0_txd_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_0_TXD_3, \"rgmii_0_txd_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RX_CTL, \"rgmii_1_rx_ctl\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RXC, \"rgmii_1_rxc\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RXD_0, \"rgmii_1_rxd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RXD_1, \"rgmii_1_rxd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RXD_2, \"rgmii_1_rxd_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_RXD_3, \"rgmii_1_rxd_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TX_CTL, \"rgmii_1_tx_ctl\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TXC, \"rgmii_1_txc\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TXD_0, \"rgmii_1_txd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TXD_1, \"rgmii_1_txd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TXD_2, \"rgmii_1_txd_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_1_TXD_3, \"rgmii_1_txd_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_GPIO_0, \"rgmii_gpio_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_GPIO_1, \"rgmii_gpio_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_GPIO_2, \"rgmii_gpio_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RGMII_GPIO_3, \"rgmii_gpio_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RTXDATA2G_TXDATA3G1,\n\t\t\"rtxdata2g_txdata3g1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RTXEN2G_TXDATA3G2, \"rtxen2g_txdata3g2\",\n\t\tstd),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RXDATA3G0, \"rxdata3g0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RXDATA3G1, \"rxdata3g1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_RXDATA3G2, \"rxdata3g2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_CLK, \"sdio1_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_CMD, \"sdio1_cmd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_DATA_0, \"sdio1_data_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_DATA_1, \"sdio1_data_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_DATA_2, \"sdio1_data_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO1_DATA_3, \"sdio1_data_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_CLK, \"sdio4_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_CMD, \"sdio4_cmd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_DATA_0, \"sdio4_data_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_DATA_1, \"sdio4_data_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_DATA_2, \"sdio4_data_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SDIO4_DATA_3, \"sdio4_data_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM_CLK, \"sim_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM_DATA, \"sim_data\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM_DET, \"sim_det\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM_RESETN, \"sim_resetn\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM2_CLK, \"sim2_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM2_DATA, \"sim2_data\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM2_DET, \"sim2_det\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SIM2_RESETN, \"sim2_resetn\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SRI_C, \"sri_c\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SRI_D, \"sri_d\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SRI_E, \"sri_e\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP_EXTCLK, \"ssp_extclk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP0_CLK, \"ssp0_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP0_FS, \"ssp0_fs\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP0_RXD, \"ssp0_rxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP0_TXD, \"ssp0_txd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_CLK, \"ssp2_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_FS_0, \"ssp2_fs_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_FS_1, \"ssp2_fs_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_FS_2, \"ssp2_fs_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_FS_3, \"ssp2_fs_3\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_RXD_0, \"ssp2_rxd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_RXD_1, \"ssp2_rxd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_TXD_0, \"ssp2_txd_0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP2_TXD_1, \"ssp2_txd_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP3_CLK, \"ssp3_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP3_FS, \"ssp3_fs\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP3_RXD, \"ssp3_rxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP3_TXD, \"ssp3_txd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP4_CLK, \"ssp4_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP4_FS, \"ssp4_fs\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP4_RXD, \"ssp4_rxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP4_TXD, \"ssp4_txd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP5_CLK, \"ssp5_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP5_FS, \"ssp5_fs\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP5_RXD, \"ssp5_rxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP5_TXD, \"ssp5_txd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP6_CLK, \"ssp6_clk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP6_FS, \"ssp6_fs\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP6_RXD, \"ssp6_rxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SSP6_TXD, \"ssp6_txd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_STAT_1, \"stat_1\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_STAT_2, \"stat_2\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_SYSCLKEN, \"sysclken\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACECLK, \"traceclk\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT00, \"tracedt00\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT01, \"tracedt01\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT02, \"tracedt02\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT03, \"tracedt03\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT04, \"tracedt04\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT05, \"tracedt05\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT06, \"tracedt06\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT07, \"tracedt07\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT08, \"tracedt08\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT09, \"tracedt09\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT10, \"tracedt10\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT11, \"tracedt11\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT12, \"tracedt12\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT13, \"tracedt13\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT14, \"tracedt14\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TRACEDT15, \"tracedt15\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TXDATA3G0, \"txdata3g0\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_TXPWRIND, \"txpwrind\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB1_UCTS, \"uartb1_ucts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB1_URTS, \"uartb1_urts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB1_URXD, \"uartb1_urxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB1_UTXD, \"uartb1_utxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB2_URXD, \"uartb2_urxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB2_UTXD, \"uartb2_utxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB3_UCTS, \"uartb3_ucts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB3_URTS, \"uartb3_urts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB3_URXD, \"uartb3_urxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB3_UTXD, \"uartb3_utxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB4_UCTS, \"uartb4_ucts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB4_URTS, \"uartb4_urts\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB4_URXD, \"uartb4_urxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_UARTB4_UTXD, \"uartb4_utxd\", std),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM1_SCL, \"vc_cam1_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM1_SDA, \"vc_cam1_sda\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM2_SCL, \"vc_cam2_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM2_SDA, \"vc_cam2_sda\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM3_SCL, \"vc_cam3_scl\", i2c),\n\tBCM281XX_PIN_DESC(BCM281XX_PIN_VC_CAM3_SDA, \"vc_cam3_sda\", i2c),\n};\n\nstatic const char * const bcm281xx_alt_groups[] = {\n\t\"adcsync\",\n\t\"bat_rm\",\n\t\"bsc1_scl\",\n\t\"bsc1_sda\",\n\t\"bsc2_scl\",\n\t\"bsc2_sda\",\n\t\"classgpwr\",\n\t\"clk_cx8\",\n\t\"clkout_0\",\n\t\"clkout_1\",\n\t\"clkout_2\",\n\t\"clkout_3\",\n\t\"clkreq_in_0\",\n\t\"clkreq_in_1\",\n\t\"cws_sys_req1\",\n\t\"cws_sys_req2\",\n\t\"cws_sys_req3\",\n\t\"digmic1_clk\",\n\t\"digmic1_dq\",\n\t\"digmic2_clk\",\n\t\"digmic2_dq\",\n\t\"gpen13\",\n\t\"gpen14\",\n\t\"gpen15\",\n\t\"gpio00\",\n\t\"gpio01\",\n\t\"gpio02\",\n\t\"gpio03\",\n\t\"gpio04\",\n\t\"gpio05\",\n\t\"gpio06\",\n\t\"gpio07\",\n\t\"gpio08\",\n\t\"gpio09\",\n\t\"gpio10\",\n\t\"gpio11\",\n\t\"gpio12\",\n\t\"gpio13\",\n\t\"gpio14\",\n\t\"gps_pablank\",\n\t\"gps_tmark\",\n\t\"hdmi_scl\",\n\t\"hdmi_sda\",\n\t\"ic_dm\",\n\t\"ic_dp\",\n\t\"kp_col_ip_0\",\n\t\"kp_col_ip_1\",\n\t\"kp_col_ip_2\",\n\t\"kp_col_ip_3\",\n\t\"kp_row_op_0\",\n\t\"kp_row_op_1\",\n\t\"kp_row_op_2\",\n\t\"kp_row_op_3\",\n\t\"lcd_b_0\",\n\t\"lcd_b_1\",\n\t\"lcd_b_2\",\n\t\"lcd_b_3\",\n\t\"lcd_b_4\",\n\t\"lcd_b_5\",\n\t\"lcd_b_6\",\n\t\"lcd_b_7\",\n\t\"lcd_g_0\",\n\t\"lcd_g_1\",\n\t\"lcd_g_2\",\n\t\"lcd_g_3\",\n\t\"lcd_g_4\",\n\t\"lcd_g_5\",\n\t\"lcd_g_6\",\n\t\"lcd_g_7\",\n\t\"lcd_hsync\",\n\t\"lcd_oe\",\n\t\"lcd_pclk\",\n\t\"lcd_r_0\",\n\t\"lcd_r_1\",\n\t\"lcd_r_2\",\n\t\"lcd_r_3\",\n\t\"lcd_r_4\",\n\t\"lcd_r_5\",\n\t\"lcd_r_6\",\n\t\"lcd_r_7\",\n\t\"lcd_vsync\",\n\t\"mdmgpio0\",\n\t\"mdmgpio1\",\n\t\"mdmgpio2\",\n\t\"mdmgpio3\",\n\t\"mdmgpio4\",\n\t\"mdmgpio5\",\n\t\"mdmgpio6\",\n\t\"mdmgpio7\",\n\t\"mdmgpio8\",\n\t\"mphi_data_0\",\n\t\"mphi_data_1\",\n\t\"mphi_data_2\",\n\t\"mphi_data_3\",\n\t\"mphi_data_4\",\n\t\"mphi_data_5\",\n\t\"mphi_data_6\",\n\t\"mphi_data_7\",\n\t\"mphi_data_8\",\n\t\"mphi_data_9\",\n\t\"mphi_data_10\",\n\t\"mphi_data_11\",\n\t\"mphi_data_12\",\n\t\"mphi_data_13\",\n\t\"mphi_data_14\",\n\t\"mphi_data_15\",\n\t\"mphi_ha0\",\n\t\"mphi_hat0\",\n\t\"mphi_hat1\",\n\t\"mphi_hce0_n\",\n\t\"mphi_hce1_n\",\n\t\"mphi_hrd_n\",\n\t\"mphi_hwr_n\",\n\t\"mphi_run0\",\n\t\"mphi_run1\",\n\t\"mtx_scan_clk\",\n\t\"mtx_scan_data\",\n\t\"nand_ad_0\",\n\t\"nand_ad_1\",\n\t\"nand_ad_2\",\n\t\"nand_ad_3\",\n\t\"nand_ad_4\",\n\t\"nand_ad_5\",\n\t\"nand_ad_6\",\n\t\"nand_ad_7\",\n\t\"nand_ale\",\n\t\"nand_cen_0\",\n\t\"nand_cen_1\",\n\t\"nand_cle\",\n\t\"nand_oen\",\n\t\"nand_rdy_0\",\n\t\"nand_rdy_1\",\n\t\"nand_wen\",\n\t\"nand_wp\",\n\t\"pc1\",\n\t\"pc2\",\n\t\"pmu_int\",\n\t\"pmu_scl\",\n\t\"pmu_sda\",\n\t\"rfst2g_mtsloten3g\",\n\t\"rgmii_0_rx_ctl\",\n\t\"rgmii_0_rxc\",\n\t\"rgmii_0_rxd_0\",\n\t\"rgmii_0_rxd_1\",\n\t\"rgmii_0_rxd_2\",\n\t\"rgmii_0_rxd_3\",\n\t\"rgmii_0_tx_ctl\",\n\t\"rgmii_0_txc\",\n\t\"rgmii_0_txd_0\",\n\t\"rgmii_0_txd_1\",\n\t\"rgmii_0_txd_2\",\n\t\"rgmii_0_txd_3\",\n\t\"rgmii_1_rx_ctl\",\n\t\"rgmii_1_rxc\",\n\t\"rgmii_1_rxd_0\",\n\t\"rgmii_1_rxd_1\",\n\t\"rgmii_1_rxd_2\",\n\t\"rgmii_1_rxd_3\",\n\t\"rgmii_1_tx_ctl\",\n\t\"rgmii_1_txc\",\n\t\"rgmii_1_txd_0\",\n\t\"rgmii_1_txd_1\",\n\t\"rgmii_1_txd_2\",\n\t\"rgmii_1_txd_3\",\n\t\"rgmii_gpio_0\",\n\t\"rgmii_gpio_1\",\n\t\"rgmii_gpio_2\",\n\t\"rgmii_gpio_3\",\n\t\"rtxdata2g_txdata3g1\",\n\t\"rtxen2g_txdata3g2\",\n\t\"rxdata3g0\",\n\t\"rxdata3g1\",\n\t\"rxdata3g2\",\n\t\"sdio1_clk\",\n\t\"sdio1_cmd\",\n\t\"sdio1_data_0\",\n\t\"sdio1_data_1\",\n\t\"sdio1_data_2\",\n\t\"sdio1_data_3\",\n\t\"sdio4_clk\",\n\t\"sdio4_cmd\",\n\t\"sdio4_data_0\",\n\t\"sdio4_data_1\",\n\t\"sdio4_data_2\",\n\t\"sdio4_data_3\",\n\t\"sim_clk\",\n\t\"sim_data\",\n\t\"sim_det\",\n\t\"sim_resetn\",\n\t\"sim2_clk\",\n\t\"sim2_data\",\n\t\"sim2_det\",\n\t\"sim2_resetn\",\n\t\"sri_c\",\n\t\"sri_d\",\n\t\"sri_e\",\n\t\"ssp_extclk\",\n\t\"ssp0_clk\",\n\t\"ssp0_fs\",\n\t\"ssp0_rxd\",\n\t\"ssp0_txd\",\n\t\"ssp2_clk\",\n\t\"ssp2_fs_0\",\n\t\"ssp2_fs_1\",\n\t\"ssp2_fs_2\",\n\t\"ssp2_fs_3\",\n\t\"ssp2_rxd_0\",\n\t\"ssp2_rxd_1\",\n\t\"ssp2_txd_0\",\n\t\"ssp2_txd_1\",\n\t\"ssp3_clk\",\n\t\"ssp3_fs\",\n\t\"ssp3_rxd\",\n\t\"ssp3_txd\",\n\t\"ssp4_clk\",\n\t\"ssp4_fs\",\n\t\"ssp4_rxd\",\n\t\"ssp4_txd\",\n\t\"ssp5_clk\",\n\t\"ssp5_fs\",\n\t\"ssp5_rxd\",\n\t\"ssp5_txd\",\n\t\"ssp6_clk\",\n\t\"ssp6_fs\",\n\t\"ssp6_rxd\",\n\t\"ssp6_txd\",\n\t\"stat_1\",\n\t\"stat_2\",\n\t\"sysclken\",\n\t\"traceclk\",\n\t\"tracedt00\",\n\t\"tracedt01\",\n\t\"tracedt02\",\n\t\"tracedt03\",\n\t\"tracedt04\",\n\t\"tracedt05\",\n\t\"tracedt06\",\n\t\"tracedt07\",\n\t\"tracedt08\",\n\t\"tracedt09\",\n\t\"tracedt10\",\n\t\"tracedt11\",\n\t\"tracedt12\",\n\t\"tracedt13\",\n\t\"tracedt14\",\n\t\"tracedt15\",\n\t\"txdata3g0\",\n\t\"txpwrind\",\n\t\"uartb1_ucts\",\n\t\"uartb1_urts\",\n\t\"uartb1_urxd\",\n\t\"uartb1_utxd\",\n\t\"uartb2_urxd\",\n\t\"uartb2_utxd\",\n\t\"uartb3_ucts\",\n\t\"uartb3_urts\",\n\t\"uartb3_urxd\",\n\t\"uartb3_utxd\",\n\t\"uartb4_ucts\",\n\t\"uartb4_urts\",\n\t\"uartb4_urxd\",\n\t\"uartb4_utxd\",\n\t\"vc_cam1_scl\",\n\t\"vc_cam1_sda\",\n\t\"vc_cam2_scl\",\n\t\"vc_cam2_sda\",\n\t\"vc_cam3_scl\",\n\t\"vc_cam3_sda\",\n};\n\n \n#define BCM281XX_PIN_FUNCTION(fcn_name)\t\t\t\\\n{\t\t\t\t\t\t\t\\\n\t.name = #fcn_name,\t\t\t\t\\\n\t.groups = bcm281xx_alt_groups,\t\t\t\\\n\t.ngroups = ARRAY_SIZE(bcm281xx_alt_groups),\t\\\n}\n\nstatic const struct bcm281xx_pin_function bcm281xx_functions[] = {\n\tBCM281XX_PIN_FUNCTION(alt1),\n\tBCM281XX_PIN_FUNCTION(alt2),\n\tBCM281XX_PIN_FUNCTION(alt3),\n\tBCM281XX_PIN_FUNCTION(alt4),\n};\n\nstatic struct bcm281xx_pinctrl_data bcm281xx_pinctrl = {\n\t.pins = bcm281xx_pinctrl_pins,\n\t.npins = ARRAY_SIZE(bcm281xx_pinctrl_pins),\n\t.functions = bcm281xx_functions,\n\t.nfunctions = ARRAY_SIZE(bcm281xx_functions),\n};\n\nstatic inline enum bcm281xx_pin_type pin_type_get(struct pinctrl_dev *pctldev,\n\t\t\t\t\t\t  unsigned pin)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\tif (pin >= pdata->npins)\n\t\treturn BCM281XX_PIN_TYPE_UNKNOWN;\n\n\treturn *(enum bcm281xx_pin_type *)(pdata->pins[pin].drv_data);\n}\n\n#define BCM281XX_PIN_SHIFT(type, param) \\\n\t(BCM281XX_ ## type ## _PIN_REG_ ## param ## _SHIFT)\n\n#define BCM281XX_PIN_MASK(type, param) \\\n\t(BCM281XX_ ## type ## _PIN_REG_ ## param ## _MASK)\n\n \nstatic inline void bcm281xx_pin_update(u32 *reg_val, u32 *reg_mask,\n\t\t\t\t       u32 param_val, u32 param_shift,\n\t\t\t\t       u32 param_mask)\n{\n\t*reg_val &= ~param_mask;\n\t*reg_val |= (param_val << param_shift) & param_mask;\n\t*reg_mask |= param_mask;\n}\n\nstatic const struct regmap_config bcm281xx_pinctrl_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = BCM281XX_PIN_VC_CAM3_SDA,\n};\n\nstatic int bcm281xx_pinctrl_get_groups_count(struct pinctrl_dev *pctldev)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pdata->npins;\n}\n\nstatic const char *bcm281xx_pinctrl_get_group_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t\t   unsigned group)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pdata->pins[group].name;\n}\n\nstatic int bcm281xx_pinctrl_get_group_pins(struct pinctrl_dev *pctldev,\n\t\t\t\t\t   unsigned group,\n\t\t\t\t\t   const unsigned **pins,\n\t\t\t\t\t   unsigned *num_pins)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\t*pins = &pdata->pins[group].number;\n\t*num_pins = 1;\n\n\treturn 0;\n}\n\nstatic void bcm281xx_pinctrl_pin_dbg_show(struct pinctrl_dev *pctldev,\n\t\t\t\t\t  struct seq_file *s,\n\t\t\t\t\t  unsigned offset)\n{\n\tseq_printf(s, \" %s\", dev_name(pctldev->dev));\n}\n\nstatic const struct pinctrl_ops bcm281xx_pinctrl_ops = {\n\t.get_groups_count = bcm281xx_pinctrl_get_groups_count,\n\t.get_group_name = bcm281xx_pinctrl_get_group_name,\n\t.get_group_pins = bcm281xx_pinctrl_get_group_pins,\n\t.pin_dbg_show = bcm281xx_pinctrl_pin_dbg_show,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_pin,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\nstatic int bcm281xx_pinctrl_get_fcns_count(struct pinctrl_dev *pctldev)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pdata->nfunctions;\n}\n\nstatic const char *bcm281xx_pinctrl_get_fcn_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t\t unsigned function)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pdata->functions[function].name;\n}\n\nstatic int bcm281xx_pinctrl_get_fcn_groups(struct pinctrl_dev *pctldev,\n\t\t\t\t\t   unsigned function,\n\t\t\t\t\t   const char * const **groups,\n\t\t\t\t\t   unsigned * const num_groups)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\n\t*groups = pdata->functions[function].groups;\n\t*num_groups = pdata->functions[function].ngroups;\n\n\treturn 0;\n}\n\nstatic int bcm281xx_pinmux_set(struct pinctrl_dev *pctldev,\n\t\t\t       unsigned function,\n\t\t\t       unsigned group)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct bcm281xx_pin_function *f = &pdata->functions[function];\n\tu32 offset = 4 * pdata->pins[group].number;\n\tint rc = 0;\n\n\tdev_dbg(pctldev->dev,\n\t\t\"%s(): Enable function %s (%d) of pin %s (%d) @offset 0x%x.\\n\",\n\t\t__func__, f->name, function, pdata->pins[group].name,\n\t\tpdata->pins[group].number, offset);\n\n\trc = regmap_update_bits(pdata->regmap, offset,\n\t\tBCM281XX_PIN_REG_F_SEL_MASK,\n\t\tfunction << BCM281XX_PIN_REG_F_SEL_SHIFT);\n\tif (rc)\n\t\tdev_err(pctldev->dev,\n\t\t\t\"Error updating register for pin %s (%d).\\n\",\n\t\t\tpdata->pins[group].name, pdata->pins[group].number);\n\n\treturn rc;\n}\n\nstatic const struct pinmux_ops bcm281xx_pinctrl_pinmux_ops = {\n\t.get_functions_count = bcm281xx_pinctrl_get_fcns_count,\n\t.get_function_name = bcm281xx_pinctrl_get_fcn_name,\n\t.get_function_groups = bcm281xx_pinctrl_get_fcn_groups,\n\t.set_mux = bcm281xx_pinmux_set,\n};\n\nstatic int bcm281xx_pinctrl_pin_config_get(struct pinctrl_dev *pctldev,\n\t\t\t\t\t   unsigned pin,\n\t\t\t\t\t   unsigned long *config)\n{\n\treturn -ENOTSUPP;\n}\n\n\n \nstatic int bcm281xx_std_pin_update(struct pinctrl_dev *pctldev,\n\t\t\t\t   unsigned pin,\n\t\t\t\t   unsigned long *configs,\n\t\t\t\t   unsigned num_configs,\n\t\t\t\t   u32 *val,\n\t\t\t\t   u32 *mask)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\tint i;\n\tenum pin_config_param param;\n\tu32 arg;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t\targ = (arg >= 1 ? 1 : 0);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, HYST),\n\t\t\t\tBCM281XX_PIN_MASK(STD, HYST));\n\t\t\tbreak;\n\t\t \n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\tbcm281xx_pin_update(val, mask, 0,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_UP),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_UP));\n\t\t\tbcm281xx_pin_update(val, mask, 0,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_DN),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_DN));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tbcm281xx_pin_update(val, mask, 1,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_UP),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_UP));\n\t\t\tbcm281xx_pin_update(val, mask, 0,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_DN),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_DN));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t\tbcm281xx_pin_update(val, mask, 0,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_UP),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_UP));\n\t\t\tbcm281xx_pin_update(val, mask, 1,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, PULL_DN),\n\t\t\t\tBCM281XX_PIN_MASK(STD, PULL_DN));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\targ = (arg >= 1 ? 1 : 0);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, SLEW),\n\t\t\t\tBCM281XX_PIN_MASK(STD, SLEW));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_INPUT_ENABLE:\n\t\t\t \n\t\t\targ = (arg >= 1 ? 0 : 1);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, INPUT_DIS),\n\t\t\t\tBCM281XX_PIN_MASK(STD, INPUT_DIS));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\t\t \n\t\t\tif ((arg < 2) || (arg > 16) || (arg % 2)) {\n\t\t\t\tdev_err(pctldev->dev,\n\t\t\t\t\t\"Invalid Drive Strength value (%d) for \"\n\t\t\t\t\t\"pin %s (%d). Valid values are \"\n\t\t\t\t\t\"(2..16) mA, even numbers only.\\n\",\n\t\t\t\t\targ, pdata->pins[pin].name, pin);\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\t\t\tbcm281xx_pin_update(val, mask, (arg/2)-1,\n\t\t\t\tBCM281XX_PIN_SHIFT(STD, DRV_STR),\n\t\t\t\tBCM281XX_PIN_MASK(STD, DRV_STR));\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_err(pctldev->dev,\n\t\t\t\t\"Unrecognized pin config %d for pin %s (%d).\\n\",\n\t\t\t\tparam, pdata->pins[pin].name, pin);\n\t\t\treturn -EINVAL;\n\n\t\t}  \n\t}  \n\n\treturn 0;\n}\n\n \nstatic const u16 bcm281xx_pullup_map[] = {\n\t1200, 1800, 720, 2700, 831, 1080, 568\n};\n\n \nstatic int bcm281xx_i2c_pin_update(struct pinctrl_dev *pctldev,\n\t\t\t\t   unsigned pin,\n\t\t\t\t   unsigned long *configs,\n\t\t\t\t   unsigned num_configs,\n\t\t\t\t   u32 *val,\n\t\t\t\t   u32 *mask)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\tint i, j;\n\tenum pin_config_param param;\n\tu32 arg;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tfor (j = 0; j < ARRAY_SIZE(bcm281xx_pullup_map); j++)\n\t\t\t\tif (bcm281xx_pullup_map[j] == arg)\n\t\t\t\t\tbreak;\n\n\t\t\tif (j == ARRAY_SIZE(bcm281xx_pullup_map)) {\n\t\t\t\tdev_err(pctldev->dev,\n\t\t\t\t\t\"Invalid pull-up value (%d) for pin %s \"\n\t\t\t\t\t\"(%d). Valid values are 568, 720, 831, \"\n\t\t\t\t\t\"1080, 1200, 1800, 2700 Ohms.\\n\",\n\t\t\t\t\targ, pdata->pins[pin].name, pin);\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\n\t\t\tbcm281xx_pin_update(val, mask, j+1,\n\t\t\t\tBCM281XX_PIN_SHIFT(I2C, PULL_UP_STR),\n\t\t\t\tBCM281XX_PIN_MASK(I2C, PULL_UP_STR));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\tbcm281xx_pin_update(val, mask, 0,\n\t\t\t\tBCM281XX_PIN_SHIFT(I2C, PULL_UP_STR),\n\t\t\t\tBCM281XX_PIN_MASK(I2C, PULL_UP_STR));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\targ = (arg >= 1 ? 1 : 0);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(I2C, SLEW),\n\t\t\t\tBCM281XX_PIN_MASK(I2C, SLEW));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_INPUT_ENABLE:\n\t\t\t \n\t\t\targ = (arg >= 1 ? 0 : 1);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(I2C, INPUT_DIS),\n\t\t\t\tBCM281XX_PIN_MASK(I2C, INPUT_DIS));\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_err(pctldev->dev,\n\t\t\t\t\"Unrecognized pin config %d for pin %s (%d).\\n\",\n\t\t\t\tparam, pdata->pins[pin].name, pin);\n\t\t\treturn -EINVAL;\n\n\t\t}  \n\t}  \n\n\treturn 0;\n}\n\n \nstatic int bcm281xx_hdmi_pin_update(struct pinctrl_dev *pctldev,\n\t\t\t\t    unsigned pin,\n\t\t\t\t    unsigned long *configs,\n\t\t\t\t    unsigned num_configs,\n\t\t\t\t    u32 *val,\n\t\t\t\t    u32 *mask)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\tint i;\n\tenum pin_config_param param;\n\tu32 arg;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\targ = (arg >= 1 ? 1 : 0);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(HDMI, MODE),\n\t\t\t\tBCM281XX_PIN_MASK(HDMI, MODE));\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_INPUT_ENABLE:\n\t\t\t \n\t\t\targ = (arg >= 1 ? 0 : 1);\n\t\t\tbcm281xx_pin_update(val, mask, arg,\n\t\t\t\tBCM281XX_PIN_SHIFT(HDMI, INPUT_DIS),\n\t\t\t\tBCM281XX_PIN_MASK(HDMI, INPUT_DIS));\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_err(pctldev->dev,\n\t\t\t\t\"Unrecognized pin config %d for pin %s (%d).\\n\",\n\t\t\t\tparam, pdata->pins[pin].name, pin);\n\t\t\treturn -EINVAL;\n\n\t\t}  \n\t}  \n\n\treturn 0;\n}\n\nstatic int bcm281xx_pinctrl_pin_config_set(struct pinctrl_dev *pctldev,\n\t\t\t\t\t   unsigned pin,\n\t\t\t\t\t   unsigned long *configs,\n\t\t\t\t\t   unsigned num_configs)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = pinctrl_dev_get_drvdata(pctldev);\n\tenum bcm281xx_pin_type pin_type;\n\tu32 offset = 4 * pin;\n\tu32 cfg_val, cfg_mask;\n\tint rc;\n\n\tcfg_val = 0;\n\tcfg_mask = 0;\n\tpin_type = pin_type_get(pctldev, pin);\n\n\t \n\tswitch (pin_type) {\n\tcase BCM281XX_PIN_TYPE_STD:\n\t\trc = bcm281xx_std_pin_update(pctldev, pin, configs,\n\t\t\tnum_configs, &cfg_val, &cfg_mask);\n\t\tbreak;\n\n\tcase BCM281XX_PIN_TYPE_I2C:\n\t\trc = bcm281xx_i2c_pin_update(pctldev, pin, configs,\n\t\t\tnum_configs, &cfg_val, &cfg_mask);\n\t\tbreak;\n\n\tcase BCM281XX_PIN_TYPE_HDMI:\n\t\trc = bcm281xx_hdmi_pin_update(pctldev, pin, configs,\n\t\t\tnum_configs, &cfg_val, &cfg_mask);\n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(pctldev->dev, \"Unknown pin type for pin %s (%d).\\n\",\n\t\t\tpdata->pins[pin].name, pin);\n\t\treturn -EINVAL;\n\n\t}  \n\n\tif (rc)\n\t\treturn rc;\n\n\tdev_dbg(pctldev->dev,\n\t\t\"%s(): Set pin %s (%d) with config 0x%x, mask 0x%x\\n\",\n\t\t__func__, pdata->pins[pin].name, pin, cfg_val, cfg_mask);\n\n\trc = regmap_update_bits(pdata->regmap, offset, cfg_mask, cfg_val);\n\tif (rc) {\n\t\tdev_err(pctldev->dev,\n\t\t\t\"Error updating register for pin %s (%d).\\n\",\n\t\t\tpdata->pins[pin].name, pin);\n\t\treturn rc;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinconf_ops bcm281xx_pinctrl_pinconf_ops = {\n\t.pin_config_get = bcm281xx_pinctrl_pin_config_get,\n\t.pin_config_set = bcm281xx_pinctrl_pin_config_set,\n};\n\nstatic struct pinctrl_desc bcm281xx_pinctrl_desc = {\n\t \n\t.pctlops = &bcm281xx_pinctrl_ops,\n\t.pmxops = &bcm281xx_pinctrl_pinmux_ops,\n\t.confops = &bcm281xx_pinctrl_pinconf_ops,\n\t.owner = THIS_MODULE,\n};\n\nstatic int __init bcm281xx_pinctrl_probe(struct platform_device *pdev)\n{\n\tstruct bcm281xx_pinctrl_data *pdata = &bcm281xx_pinctrl;\n\tstruct pinctrl_dev *pctl;\n\n\t \n\tpdata->reg_base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(pdata->reg_base)) {\n\t\tdev_err(&pdev->dev, \"Failed to ioremap MEM resource\\n\");\n\t\treturn PTR_ERR(pdata->reg_base);\n\t}\n\n\t \n\tpdata->regmap = devm_regmap_init_mmio(&pdev->dev, pdata->reg_base,\n\t\t&bcm281xx_pinctrl_regmap_config);\n\tif (IS_ERR(pdata->regmap)) {\n\t\tdev_err(&pdev->dev, \"Regmap MMIO init failed.\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tbcm281xx_pinctrl_desc.name = dev_name(&pdev->dev);\n\tbcm281xx_pinctrl_desc.pins = bcm281xx_pinctrl.pins;\n\tbcm281xx_pinctrl_desc.npins = bcm281xx_pinctrl.npins;\n\n\tpctl = devm_pinctrl_register(&pdev->dev, &bcm281xx_pinctrl_desc, pdata);\n\tif (IS_ERR(pctl)) {\n\t\tdev_err(&pdev->dev, \"Failed to register pinctrl\\n\");\n\t\treturn PTR_ERR(pctl);\n\t}\n\n\tplatform_set_drvdata(pdev, pdata);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id bcm281xx_pinctrl_of_match[] = {\n\t{ .compatible = \"brcm,bcm11351-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver bcm281xx_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"bcm281xx-pinctrl\",\n\t\t.of_match_table = bcm281xx_pinctrl_of_match,\n\t},\n};\nbuiltin_platform_driver_probe(bcm281xx_pinctrl_driver, bcm281xx_pinctrl_probe);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}