
*** Running vivado
    with args -log spimemory_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source spimemory_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source spimemory_wrapper.tcl -notrace
Command: synth_design -top spimemory_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module datamemory [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/datamemory.v:7]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module dflipflop1 [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module dflipflop8 [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:15]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module finitestatemachine [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/finitestatemachine.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module inputconditioner [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/inputconditioner.v:7]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module shiftregister [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/shiftregister.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 253.250 ; gain = 74.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spimemory_wrapper' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/spimemory.v:94]
INFO: [Synth 8-638] synthesizing module 'inputconditioner' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/inputconditioner.v:7]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputconditioner' (1#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/inputconditioner.v:7]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (2#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-638] synthesizing module 'finitestatemachine' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/finitestatemachine.v:1]
	Parameter state_GETTING bound to: 0 - type: integer 
	Parameter state_GOT bound to: 1 - type: integer 
	Parameter state_READ_1 bound to: 2 - type: integer 
	Parameter state_READ_2 bound to: 3 - type: integer 
	Parameter state_READ_3 bound to: 4 - type: integer 
	Parameter state_WRITE_1 bound to: 5 - type: integer 
	Parameter state_WRITE_2 bound to: 6 - type: integer 
	Parameter state_DONE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'finitestatemachine' (3#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/finitestatemachine.v:1]
INFO: [Synth 8-638] synthesizing module 'dflipflop1' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:1]
INFO: [Synth 8-256] done synthesizing module 'dflipflop1' (4#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:1]
INFO: [Synth 8-638] synthesizing module 'dflipflop8' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:15]
INFO: [Synth 8-256] done synthesizing module 'dflipflop8' (5#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:15]
INFO: [Synth 8-638] synthesizing module 'datamemory' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/datamemory.v:7]
	Parameter addresswidth bound to: 7 - type: integer 
	Parameter depth bound to: 128 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'datamemory' (6#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/datamemory.v:7]
INFO: [Synth 8-256] done synthesizing module 'spimemory_wrapper' (7#1) [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/spimemory.v:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 271.199 ; gain = 92.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 271.199 ; gain = 92.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/constrs_1/imports/Documents/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/constrs_1/imports/Documents/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 572.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "positiveedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'parallelDataOut_reg[7:0]' into 'shiftregistermem_reg[7:0]' [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/shiftregister.v:31]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'finitestatemachine'
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE6 |                              110 |                              110
*
                 iSTATE5 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'finitestatemachine'
INFO: [Synth 8-5562] The signal memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module finitestatemachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module dflipflop1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dflipflop8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module datamemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'dff1/q_reg' and it is trimmed from '8' to '7' bits. [C:/Users/dbishop/lab2spimemory/lab2spimemory.srcs/sources_1/imports/Lab2/dflipflop.v:24]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.715 ; gain = 394.418

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal dm0/memory_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------------+----------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|Module Name       | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name           | 
+------------------+----------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|spimemory_wrapper | dm0/memory_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | spimemory_wrapper/extram__2 | 
+------------------+----------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\sr0/shiftregistermem_reg[7] ) is unused and will be removed from module spimemory_wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 572.715 ; gain = 394.418

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \dm0/memory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |     3|
|4     |LUT3     |    11|
|5     |LUT4     |     5|
|6     |LUT5     |    19|
|7     |LUT6     |     4|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    49|
|10    |IBUF     |     5|
|11    |OBUF     |     3|
|12    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   104|
|2     |  dff0   |dflipflop1         |     1|
|3     |  dff1   |dflipflop8         |     7|
|4     |  dm0    |datamemory         |     1|
|5     |  fsm0   |finitestatemachine |    32|
|6     |  ic0    |inputconditioner   |    10|
|7     |  ic1    |inputconditioner_0 |    14|
|8     |  ic2    |inputconditioner_1 |    10|
|9     |  sr0    |shiftregister      |    17|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 572.715 ; gain = 80.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 572.715 ; gain = 394.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.715 ; gain = 382.309
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 572.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 09 16:12:43 2015...
