# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst cpu.clk_0 -pg 1 -lvl 1 -y 120
preplace inst cpu.sys_clk_timer -pg 1 -lvl 3 -y 310
preplace inst cpu.jtag_uart -pg 1 -lvl 3 -y 130
preplace inst cpu.cpu.reset_bridge -pg 1
preplace inst cpu.cpu -pg 1 -lvl 2 -y 170
preplace inst cpu -pg 1 -lvl 1 -y 40 -regy -20
preplace inst cpu.cpu.cpu -pg 1
preplace inst cpu.sdram -pg 1 -lvl 3 -y 30
preplace inst cpu.sysid -pg 1 -lvl 3 -y 410
preplace inst cpu.cpu.clock_bridge -pg 1
preplace netloc EXPORT<net_container>cpu</net_container>(SLAVE)sdram.wire,(SLAVE)cpu.sdram_wire) 1 0 3 NJ 100 NJ 100 NJ
preplace netloc FAN_OUT<net_container>cpu</net_container>(MASTER)cpu.irq,(SLAVE)jtag_uart.irq,(SLAVE)sys_clk_timer.irq) 1 2 1 770
preplace netloc FAN_OUT<net_container>cpu</net_container>(SLAVE)cpu.reset,(SLAVE)jtag_uart.reset,(MASTER)clk_0.clk_reset,(SLAVE)sys_clk_timer.reset,(SLAVE)sdram.reset,(SLAVE)sysid.reset) 1 1 2 310 80 730
preplace netloc FAN_OUT<net_container>cpu</net_container>(SLAVE)sys_clk_timer.clk,(SLAVE)cpu.clk,(SLAVE)sysid.clk,(MASTER)clk_0.clk,(SLAVE)sdram.clk,(SLAVE)jtag_uart.clk) 1 1 2 290 60 710
preplace netloc INTERCONNECT<net_container>cpu</net_container>(SLAVE)sys_clk_timer.s1,(MASTER)cpu.data_master,(SLAVE)sysid.control_slave,(SLAVE)jtag_uart.avalon_jtag_slave,(SLAVE)cpu.debug_mem_slave,(MASTER)cpu.instruction_master,(SLAVE)sdram.s1) 1 1 2 330 310 750
preplace netloc EXPORT<net_container>cpu</net_container>(SLAVE)clk_0.clk_in_reset,(SLAVE)cpu.reset) 1 0 1 NJ
preplace netloc EXPORT<net_container>cpu</net_container>(SLAVE)clk_0.clk_in,(SLAVE)cpu.clk) 1 0 1 NJ
levelinfo -pg 1 0 80 980
levelinfo -hier cpu 90 120 470 830 970
