[
	{
		"original_line": "output sawtooth;", 
		"bug_line": "output sawtooth",
		"error_description": "Missing semicolon at the end of the port declaration statement. VerilogA requires semicolons to terminate individual port declarations in module port lists."
	},
	{
		"original_line": "   V(eye_count_hist) <+ count_var;", 
		"bug_line": "   V(eye_count_hist) <+ count_var",
		"error_description": "Missing semicolon at the end of the analog operator contribution statement. VerilogA requires explicit statement termination with semicolons."
	},
	{
		"original_line": "sawtooth		= horizontal axis for all eye-diagrams.", 
		"bug_line": "sawtooth		= horizontal axis for all eye-diagrams. /*",
		"error_description": "Unterminated block comment introduced by '/*' without closing '*/', causing subsequent code to be incorrectly commented out."
	},
	{
		"original_line": "   @(timer(I_del, symbol_period)) begin", 
		"bug_line": "   @(timer(I_del, symbol_period) begin",
		"error_description": "Missing closing parenthesis for the timer function call, creating mismatched parentheses in the event control syntax."
	},
	{
		"original_line": "   rms_ref = pow(accum_ref_rms/accum_evm_cycles, 0.5);", 
		"bug_line": "   rms_ref = pow(accum_ref_rms/accum_evm_cycles, 0.5;",
		"error_description": "Missing closing parenthesis for the pow function call. The expression ends with a semicolon before closing the parentheses, causing unbalanced parentheses syntax error."
	},
	{
		"original_line": "real ref_mag;", 
		"bug_line": "real ref_mag",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "   electrical eye_hist;", 
		"bug_line": "   electrical eye_hist",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "Q_eye			= Q-output for eye-diagram.", 
		"bug_line": "Q_eye			= Q-output for eye-diagram;",
		"error_description": "Replaced period with semicolon at end of comment line, creating invalid punctuation in documentation block"
	},
	{
		"original_line": "real delta;", 
		"bug_line": "real delta",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "electrical I_ref;", 
		"bug_line": "electrical I_ref",
		"error_description": "Missing semicolon at end of declaration statement"
	},
	{
		"original_line": "Iref_scatter		= I-output of the reference for the scatter plot.", 
		"bug_line": "Iref_scatter		: I-output of the reference for the scatter plot.",
		"error_description": "Replaced assignment operator '=' with colon ':', creating invalid port declaration syntax. VerilogA requires '=' for port associations, not ':'."
	},
	{
		"original_line": "         bin[j] = 0;", 
		"bug_line": "         bin(j] = 0;",
		"error_description": "Mismatched brackets: opening parenthesis '(' does not match closing bracket ']'"
	},
	{
		"original_line": "input rms_EVM;", 
		"bug_line": "input rms_EVM",
		"error_description": "Missing semicolon at the end of port declaration causes unterminated statement"
	},
	{
		"original_line": "electrical Qref_scatter;", 
		"bug_line": "electrical Qref_scatter",
		"error_description": "Missing required semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "root_var_eye		= variance of the I-output at the sampling time.", 
		"bug_line": "root_var_eye		: variance of the I-output at the sampling time.",
		"error_description": "Replaced '=' with ':' which is invalid syntax for parameter/port descriptions in VerilogA header comments. The colon creates a parsing error as the compiler expects equals signs for these assignments."
	},
	{
		"original_line": "real ave;", 
		"bug_line": "real ave",
		"error_description": "Missing semicolon at end of variable declaration statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "real Q_noise_volts;", 
		"bug_line": "real Q_noise_volts",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "              ttol = symbol_period*1e-6;", 
		"bug_line": "              ttol = symbol_period*1e -6;",
		"error_description": "Space inserted between 'e' and '-' in exponent breaks real number token into two invalid parts (1e and -6), causing syntax error."
	},
	{
		"original_line": "bin[i]=bin[i]+1;", 
		"bug_line": "bin[i]=bin[i]+1",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "      I_seed = 10;", 
		"bug_line": "      I_seed = 10",
		"error_description": "Missing semicolon at end of assignment statement"
	}
]