pll_design_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_clk_wiz.v,incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"
pll_design_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0.v,incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"
pll_design.vhd,vhdl,xil_defaultlib,../../../bd/pll_design/sim/pll_design.vhd,incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"incdir="../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef"
glbl.v,Verilog,xil_defaultlib,glbl.v
