/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [14:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_25z;
  wire [18:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [24:0] celloutsig_1_16z;
  reg [21:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_3z ? in_data[115] : celloutsig_1_6z[0];
  assign celloutsig_0_6z = celloutsig_0_0z[2] ? celloutsig_0_0z[1] : celloutsig_0_1z[0];
  assign celloutsig_0_7z = celloutsig_0_1z[7] ? celloutsig_0_2z[9] : celloutsig_0_4z;
  assign celloutsig_0_8z = in_data[3] ? celloutsig_0_6z : celloutsig_0_0z[1];
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_4z[2]) & celloutsig_1_2z[22]);
  assign celloutsig_1_9z = ~((in_data[141] | celloutsig_1_1z[3]) & celloutsig_1_1z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[5] | in_data[34]) & celloutsig_0_3z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_1z[1] | celloutsig_1_3z) & celloutsig_1_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_4z) & celloutsig_0_8z);
  assign celloutsig_1_19z = celloutsig_1_9z ^ celloutsig_1_13z[2];
  assign celloutsig_0_9z = celloutsig_0_7z ^ celloutsig_0_6z;
  assign celloutsig_1_1z = celloutsig_1_0z[4] ? in_data[167:159] : in_data[170:162];
  assign celloutsig_0_25z = celloutsig_0_9z ? { celloutsig_0_11z[4:1], celloutsig_0_10z } : celloutsig_0_21z[4:0];
  assign celloutsig_1_3z = in_data[190:183] != celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z[4:1] != celloutsig_1_4z[6:3];
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z } != celloutsig_0_1z[12:9];
  assign celloutsig_1_2z = { in_data[106:97], celloutsig_1_0z, celloutsig_1_1z } >> in_data[165:139];
  assign celloutsig_1_4z = in_data[154:145] >> { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[156:154] >> celloutsig_1_1z[6:4];
  assign celloutsig_1_13z = celloutsig_1_4z[6:3] >> { celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_16z = { in_data[127:115], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z } >> { celloutsig_1_4z[9], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_2z[2:1], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[72:58] >> { in_data[72:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z[11:7], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z } <<< { celloutsig_1_2z[20:12], celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_2z = { in_data[55:54], celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[78:73], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[107:100] ~^ in_data[171:164];
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] ~^ celloutsig_0_2z[8:5];
  assign celloutsig_0_16z = celloutsig_0_11z[2:0] ~^ { celloutsig_0_3z[2:1], celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z } ~^ { celloutsig_0_5z[9:2], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_5z[10:3], celloutsig_0_10z } ^ { celloutsig_0_11z[4:1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_18z, celloutsig_0_7z } ^ { celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_25z } ^ { celloutsig_0_2z[4:2], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_28z = celloutsig_0_2z[8:6] ^ celloutsig_0_2z[5:3];
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_7z) | celloutsig_0_9z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[87:84];
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_1_17z = { celloutsig_1_16z[23:3], celloutsig_1_14z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_0z[2:0], celloutsig_0_7z, celloutsig_0_6z };
  assign { out_data[138:128], out_data[96], out_data[50:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
