// Seed: 3329643969
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  always @(1 & id_1 & 1 & id_1 & id_0 & ~id_1 or posedge id_3 - 1) begin
    if (1) begin
      SystemTFIdentifier;
    end
  end
endmodule
