
---------- Begin Simulation Statistics ----------
final_tick                                14286830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233861                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481996                       # Number of bytes of host memory used
host_op_rate                                   412190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.79                       # Real time elapsed on the host
host_tick_rate                              231204375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14450961                       # Number of instructions simulated
sim_ops                                      25470487                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014287                       # Number of seconds simulated
sim_ticks                                 14286830000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              278                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    278                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4450961                       # Number of instructions committed
system.cpu0.committedOps                      8542556                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.419658                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2209496                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1098519                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        14715                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     618717                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       12753610                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.155772                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2091774                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          611                       # TLB misses on write requests
system.cpu0.numCycles                        28573649                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             176803      2.07%      2.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6689320     78.31%     80.38% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   237      0.00%     80.38% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  59267      0.69%     81.07% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8867      0.10%     81.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  8852      0.10%     81.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 29363      0.34%     81.65% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   576      0.01%     81.65% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 24592      0.29%     81.94% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                22546      0.26%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2416      0.03%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              155      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2390      0.03%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::MemRead                874893     10.24%     92.51% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               558465      6.54%     99.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            49905      0.58%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31731      0.37%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8542556                       # Class of committed instruction
system.cpu0.tickCycles                       15820039                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.857366                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872104                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157446                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2432                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003157                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1722                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5643684                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.349973                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443145                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu1.numCycles                        28573660                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22929976                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        60895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       841107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1951                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1682279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1951                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              38180                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25764                       # Transaction distribution
system.membus.trans_dist::CleanEvict            35131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23739                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       184733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       184733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 184733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5611712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5611712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5611712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61919                       # Request fanout histogram
system.membus.reqLayer4.occupancy           241712000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          331856250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1704775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1704775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1704775                       # number of overall hits
system.cpu0.icache.overall_hits::total        1704775                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       386841                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        386841                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       386841                       # number of overall misses
system.cpu0.icache.overall_misses::total       386841                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5620794000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5620794000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5620794000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5620794000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2091616                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2091616                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2091616                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2091616                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.184948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.184948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.184948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.184948                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14529.985188                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14529.985188                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14529.985188                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14529.985188                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       386824                       # number of writebacks
system.cpu0.icache.writebacks::total           386824                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       386841                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       386841                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       386841                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       386841                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5233954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5233954000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5233954000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5233954000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.184948                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.184948                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.184948                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.184948                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13529.987773                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13529.987773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13529.987773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13529.987773                       # average overall mshr miss latency
system.cpu0.icache.replacements                386824                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1704775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1704775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       386841                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       386841                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5620794000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5620794000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2091616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2091616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.184948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.184948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14529.985188                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14529.985188                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       386841                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       386841                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5233954000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5233954000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.184948                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.184948                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13529.987773                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13529.987773                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2091615                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           386840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.406925                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17119768                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17119768                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1383021                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1383021                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1383982                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1383982                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       267080                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        267080                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       268169                       # number of overall misses
system.cpu0.dcache.overall_misses::total       268169                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6756965500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6756965500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6756965500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6756965500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1650101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1650101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1652151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1652151                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.161857                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.161857                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.162315                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.162315                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25299.406545                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25299.406545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25196.668892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25196.668892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       104528                       # number of writebacks
system.cpu0.dcache.writebacks::total           104528                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        48923                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48923                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        48923                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48923                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       218157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       218157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       219193                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       219193                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4983105500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4983105500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5020590000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5020590000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.132208                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.132208                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.132671                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.132671                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22841.831800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22841.831800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22904.882911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22904.882911                       # average overall mshr miss latency
system.cpu0.dcache.replacements                219177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       895808                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         895808                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       164139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       164139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3482050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3482050500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1059947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1059947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.154856                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.154856                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21214.035056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21214.035056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       158715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       158715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3212940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3212940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149739                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149739                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20243.458400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20243.458400                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       487213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        487213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       102941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       102941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3274915000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3274915000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       590154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       590154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.174431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.174431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31813.514537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31813.514537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        43499                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43499                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59442                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59442                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1770165000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1770165000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.100723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.100723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29779.701221                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29779.701221                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          961                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          961                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1089                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1089                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.531220                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.531220                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     37484500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     37484500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 36181.949807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 36181.949807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999099                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1603175                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           219193                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.313988                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999099                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13436401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13436401                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429328                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429328                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429328                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13770                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13770                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13770                       # number of overall misses
system.cpu1.icache.overall_misses::total        13770                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    456999500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    456999500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    456999500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    456999500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443098                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443098                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443098                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443098                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005636                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005636                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005636                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005636                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33188.053740                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33188.053740                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33188.053740                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33188.053740                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13754                       # number of writebacks
system.cpu1.icache.writebacks::total            13754                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13770                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13770                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13770                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13770                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    443229500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    443229500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    443229500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    443229500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005636                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005636                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005636                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005636                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32188.053740                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32188.053740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32188.053740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32188.053740                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13754                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13770                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13770                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    456999500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    456999500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33188.053740                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33188.053740                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13770                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13770                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    443229500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    443229500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32188.053740                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32188.053740                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998998                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443098                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13770                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.421786                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998998                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19558554                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19558554                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862776                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862776                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       232547                       # number of overall misses
system.cpu1.dcache.overall_misses::total       232547                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4333133493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4333133493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4333133493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4333133493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095323                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038152                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19136.915457                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19136.915457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18633.366558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18633.366558                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1827                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60125                       # number of writebacks
system.cpu1.dcache.writebacks::total            60125                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8803                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8803                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8803                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221368                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221368                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3817013000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3817013000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4112749500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4112749500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17539.404940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17539.404940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18578.789617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18578.789617                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163020                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163020                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2550618000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2550618000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039318                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039318                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15646.043430                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15646.043430                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2369260500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2369260500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14568.857802                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14568.857802                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63408                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63408                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1782515493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1782515493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28111.839090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28111.839090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8408                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8408                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1447752500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1447752500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26322.772727                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26322.772727                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         1272                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1272                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6119                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6119                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.827899                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.827899                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295736500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295736500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79010.553032                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79010.553032                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998914                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6084144                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221368                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.484298                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998914                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983952                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983952                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              379303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              186901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              203204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   779253                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             379303                       # number of overall hits
system.l2.overall_hits::.cpu0.data             186901                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9845                       # number of overall hits
system.l2.overall_hits::.cpu1.data             203204                       # number of overall hits
system.l2.overall_hits::total                  779253                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             32292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             18164                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7538                       # number of overall misses
system.l2.overall_misses::.cpu0.data            32292                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3925                       # number of overall misses
system.l2.overall_misses::.cpu1.data            18164                       # number of overall misses
system.l2.overall_misses::total                 61919                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    613555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2690258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    313785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1492128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5109727000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    613555500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2690258500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    313785000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1492128000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5109727000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          386841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          219193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               841172                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         386841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         219193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              841172                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.019486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.285040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.082053                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073610                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.019486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.285040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.082053                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073610                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81394.998673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83310.370990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79945.222930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82147.544594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82522.763611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81394.998673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83310.370990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79945.222930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82147.544594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82522.763611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25764                       # number of writebacks
system.l2.writebacks::total                     25764                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        32292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        18164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        32292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        18164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    538175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2367338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    274535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1310488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4490537000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    538175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2367338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    274535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1310488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4490537000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.019486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.285040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.082053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.019486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.285040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.082053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71394.998673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73310.370990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69945.222930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72147.544594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72522.763611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71394.998673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73310.370990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69945.222930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72147.544594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72522.763611                       # average overall mshr miss latency
system.l2.replacements                          62567                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164653                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       400578                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           400578                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       400578                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       400578                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1196562500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    731078500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1927641000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        59472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            114472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.252774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.158291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.207378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79595.722743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83974.098323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81201.440667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1046232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    644018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1690251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.252774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.158291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.207378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69595.722743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73974.098323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71201.440667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        379303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             389148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    613555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    313785000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    927340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       386841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         400611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.019486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.285040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81394.998673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79945.222930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80898.586757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    538175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    274535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    812710500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.019486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.285040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71394.998673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69945.222930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70898.586757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       142462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            299372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        17259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         9458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1493696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    761049500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2254745500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       159721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        326089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.108057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.056850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86545.918072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80466.219074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84393.663211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        17259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         9458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1321106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    666469500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1987575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.108057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.056850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76545.918072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70466.219074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74393.663211                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.843248                       # Cycle average of tags in use
system.l2.tags.total_refs                     1681999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63591                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.450268                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.554300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      205.023614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      499.294781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       48.069779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      247.900775                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.200218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.487593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.046943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.242091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997894                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13521815                       # Number of tag accesses
system.l2.tags.data_accesses                 13521815                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        482432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2066688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        251200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1162496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3962816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       482432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       251200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        733632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1648896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1648896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          32292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          18164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               61919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         33767603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        144656862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17582627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81368365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             277375457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     33767603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17582627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51350230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115413706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115413706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115413706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        33767603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       144656862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17582627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81368365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392789163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     32019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     17668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000523326750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1559                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1559                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              148955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25764                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    769                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    58                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    803018500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  305750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1949581000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13131.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31881.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39595                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.786269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.186513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.510683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13554     52.63%     52.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6027     23.40%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1679      6.52%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          962      3.74%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          870      3.38%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          401      1.56%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          356      1.38%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          276      1.07%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1627      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.205260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.203771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.310464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1055     67.67%     67.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           257     16.48%     84.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           108      6.93%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           72      4.62%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           31      1.99%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      0.90%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.45%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.26%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.26%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1559                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.472097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1198     76.84%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.67%     78.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297     19.05%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      2.31%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1559                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3913600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1643520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3962816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1648896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       273.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    277.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14285126000                       # Total gap between requests
system.mem_ctrls.avgGap                     162917.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       482432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2049216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       251200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1130752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1643520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 33767602.750225208700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 143433917.811018943787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17582626.796847164631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79146458.661578536034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115037415.577843368053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        32292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        18164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    229002250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1039286750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113630000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    567662000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 338600122000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30379.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32184.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28950.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31252.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13142373.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             86972340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46223100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           211072680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66335760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1127249760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5442725940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        902794560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7883374140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.793095                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2296029500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    476840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11513960500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             96911220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             51505740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           225538320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67713840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1127249760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5429486550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        913943520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7912348950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.821173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2325192000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    476840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11484798000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            726699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       190417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       400578                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          312679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        400611                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       326089                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1160505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       657563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2523450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     49514496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20718144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1761536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18015552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90009728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62567                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1648896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           903739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046425                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 901787     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1952      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             903739                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1406370500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332304993                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20703403                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         328954170                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         580359301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14286830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
