# ExVeri
Digital Design with FPGA and Verilog: from 7 segment display to real-time audio signal processing


Part 1: Schematic vs Verilog
  |__ ex1	Schematic	capture	using	Quartus	 â€“ 7-Segment	Display
  |__ ex2 7-Segment	decoder	in	Verilog HDL
  |__ ex3 10-bit binary switch values on three 7-segment displays
  |__ ex4 (optional) Displaying 10-bit binary as BCD digits on the 7-segment	displays
 
Part 2: Counters & FSMs
  |__ ex5 Designing	a	Counter
  |__ ex6 Implementing a 16-bit counter	on DE1
  |__ ex7 Linear Feedback Shift Register (LFSR) and	PRBS
  |__ ex8 (optional) Starting	line delay circuit
  |__ ex9 (optional) A reaction meter
  
Part 3: DAC & Tone Generator
  |__ ex10 Interface	with the MCP4911 Digital-to-Analogue Converter
  |__ ex11 D-to-A	conversion using pulse-width modulation
  |__ ex12 Designing and testing a sinewave	table in ROM
  |__ ex13 A fixed frequency sinewave	generator
  |__ ex14 (optional) A	variable sinewave	generator
  |__ ex15 (optional) Using	the	A-to-D	converter
  
Part 4: ADC/DAC & Echo Synthesizer
  |__ ex16 An	audio	in-and-out (all	pass)	loop
  |__ ex17 Echo	Synthesizer	with fixed	delay
