# Cache_Coherence_protocols
This is a project that invloves implmentation of cache coherence protocols such as MOESI,AXI-ACE,Dragon and TileLink Protocol using verilog.
<br> NOTE: </br>
The current implmentation is only with respect to single core and consists of l1,l2 caches
<img src="![e96f1c62-2365-4d05-95ba-0acf046e3a09](https://github.com/user-attachments/assets/5f3e725c-c0c2-4f51-9508-7f5ec37f651a)"></img>


