(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = {(^~(({(8'hb3), (8'hab)} ? (~&(8'hbd)) : ((7'h44) + (8'hb7))) ? ((~^(8'h9c)) ? ((8'haf) ? (8'ha1) : (8'hb3)) : {(8'hae)}) : (^~{(8'hb4)})))}, 
parameter param9 = (((((param8 == param8) > (param8 ? param8 : param8)) << (+param8)) ^ (&((param8 | param8) * (param8 ^~ param8)))) ? ((param8 & (&(param8 ? param8 : param8))) | ((8'h9d) ? ((^~param8) <= (param8 + param8)) : (^~(&param8)))) : param8))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(5'h12):(1'h0)] wire0;
  wire [(5'h15):(1'h0)] wire7;
  wire [(5'h14):(1'h0)] wire6;
  wire signed [(3'h6):(1'h0)] wire5;
  wire signed [(2'h3):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $signed(wire1);
  assign wire5 = $signed((^~$unsigned(wire1)));
  assign wire6 = wire1;
  assign wire7 = wire0;
endmodule