Simulator report for Labwork_2
Mon Oct 11 18:57:08 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 800.0 us     ;
; Simulation Netlist Size     ; 231 nodes    ;
; Simulation Coverage         ;      75.98 % ;
; Total Number of Transitions ; 161217       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      75.98 % ;
; Total nodes checked                                 ; 231          ;
; Total output ports checked                          ; 254          ;
; Total output ports with complete 1/0-value coverage ; 193          ;
; Total output ports with no 1/0-value coverage       ; 61           ;
; Total output ports with no 1-value coverage         ; 61           ;
; Total output ports with no 0-value coverage         ; 61           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                              ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|a                                                                                                                    ; |Main|a                                                                                                                       ; pin_out          ;
; |Main|input                                                                                                                ; |Main|input                                                                                                                   ; out              ;
; |Main|b                                                                                                                    ; |Main|b                                                                                                                       ; pin_out          ;
; |Main|DCa[15]                                                                                                              ; |Main|DCa[15]                                                                                                                 ; pin_out          ;
; |Main|DCa[14]                                                                                                              ; |Main|DCa[14]                                                                                                                 ; pin_out          ;
; |Main|DCa[13]                                                                                                              ; |Main|DCa[13]                                                                                                                 ; pin_out          ;
; |Main|DCa[12]                                                                                                              ; |Main|DCa[12]                                                                                                                 ; pin_out          ;
; |Main|DCa[11]                                                                                                              ; |Main|DCa[11]                                                                                                                 ; pin_out          ;
; |Main|DCa[10]                                                                                                              ; |Main|DCa[10]                                                                                                                 ; pin_out          ;
; |Main|DCa[9]                                                                                                               ; |Main|DCa[9]                                                                                                                  ; pin_out          ;
; |Main|DCa[8]                                                                                                               ; |Main|DCa[8]                                                                                                                  ; pin_out          ;
; |Main|DCa[7]                                                                                                               ; |Main|DCa[7]                                                                                                                  ; pin_out          ;
; |Main|DCa[6]                                                                                                               ; |Main|DCa[6]                                                                                                                  ; pin_out          ;
; |Main|DCa[5]                                                                                                               ; |Main|DCa[5]                                                                                                                  ; pin_out          ;
; |Main|DCa[4]                                                                                                               ; |Main|DCa[4]                                                                                                                  ; pin_out          ;
; |Main|DCa[3]                                                                                                               ; |Main|DCa[3]                                                                                                                  ; pin_out          ;
; |Main|DCa[2]                                                                                                               ; |Main|DCa[2]                                                                                                                  ; pin_out          ;
; |Main|DCa[1]                                                                                                               ; |Main|DCa[1]                                                                                                                  ; pin_out          ;
; |Main|DCa[0]                                                                                                               ; |Main|DCa[0]                                                                                                                  ; pin_out          ;
; |Main|mode[1]                                                                                                              ; |Main|mode[1]                                                                                                                 ; out              ;
; |Main|mode[0]                                                                                                              ; |Main|mode[0]                                                                                                                 ; out              ;
; |Main|BlockC:inst1|inst11[15]                                                                                              ; |Main|BlockC:inst1|inst11[15]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[14]                                                                                              ; |Main|BlockC:inst1|inst11[14]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[13]                                                                                              ; |Main|BlockC:inst1|inst11[13]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[12]                                                                                              ; |Main|BlockC:inst1|inst11[12]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[11]                                                                                              ; |Main|BlockC:inst1|inst11[11]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[10]                                                                                              ; |Main|BlockC:inst1|inst11[10]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst11[9]                                                                                               ; |Main|BlockC:inst1|inst11[9]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[8]                                                                                               ; |Main|BlockC:inst1|inst11[8]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[7]                                                                                               ; |Main|BlockC:inst1|inst11[7]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[6]                                                                                               ; |Main|BlockC:inst1|inst11[6]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[5]                                                                                               ; |Main|BlockC:inst1|inst11[5]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[4]                                                                                               ; |Main|BlockC:inst1|inst11[4]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[3]                                                                                               ; |Main|BlockC:inst1|inst11[3]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[2]                                                                                               ; |Main|BlockC:inst1|inst11[2]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[1]                                                                                               ; |Main|BlockC:inst1|inst11[1]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst11[0]                                                                                               ; |Main|BlockC:inst1|inst11[0]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[15]                                                                                              ; |Main|BlockC:inst1|inst12[15]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[14]                                                                                              ; |Main|BlockC:inst1|inst12[14]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[13]                                                                                              ; |Main|BlockC:inst1|inst12[13]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[12]                                                                                              ; |Main|BlockC:inst1|inst12[12]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[11]                                                                                              ; |Main|BlockC:inst1|inst12[11]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[10]                                                                                              ; |Main|BlockC:inst1|inst12[10]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst12[9]                                                                                               ; |Main|BlockC:inst1|inst12[9]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[8]                                                                                               ; |Main|BlockC:inst1|inst12[8]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[7]                                                                                               ; |Main|BlockC:inst1|inst12[7]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[6]                                                                                               ; |Main|BlockC:inst1|inst12[6]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[5]                                                                                               ; |Main|BlockC:inst1|inst12[5]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[4]                                                                                               ; |Main|BlockC:inst1|inst12[4]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[3]                                                                                               ; |Main|BlockC:inst1|inst12[3]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[2]                                                                                               ; |Main|BlockC:inst1|inst12[2]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[1]                                                                                               ; |Main|BlockC:inst1|inst12[1]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst12[0]                                                                                               ; |Main|BlockC:inst1|inst12[0]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst4                                                                                                   ; |Main|BlockC:inst1|inst4                                                                                                      ; out0             ;
; |Main|BlockC:inst1|inst10[15]                                                                                              ; |Main|BlockC:inst1|inst10[15]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[14]                                                                                              ; |Main|BlockC:inst1|inst10[14]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[13]                                                                                              ; |Main|BlockC:inst1|inst10[13]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[12]                                                                                              ; |Main|BlockC:inst1|inst10[12]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[11]                                                                                              ; |Main|BlockC:inst1|inst10[11]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[10]                                                                                              ; |Main|BlockC:inst1|inst10[10]                                                                                                 ; out0             ;
; |Main|BlockC:inst1|inst10[9]                                                                                               ; |Main|BlockC:inst1|inst10[9]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[8]                                                                                               ; |Main|BlockC:inst1|inst10[8]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[7]                                                                                               ; |Main|BlockC:inst1|inst10[7]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[6]                                                                                               ; |Main|BlockC:inst1|inst10[6]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[5]                                                                                               ; |Main|BlockC:inst1|inst10[5]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[4]                                                                                               ; |Main|BlockC:inst1|inst10[4]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[3]                                                                                               ; |Main|BlockC:inst1|inst10[3]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[2]                                                                                               ; |Main|BlockC:inst1|inst10[2]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[1]                                                                                               ; |Main|BlockC:inst1|inst10[1]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|inst10[0]                                                                                               ; |Main|BlockC:inst1|inst10[0]                                                                                                  ; out0             ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0             ; sumout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT        ; cout             ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1             ; sumout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT        ; cout             ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2             ; sumout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3          ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3             ; sumout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3]        ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                      ; regout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2]        ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                      ; regout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]        ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                      ; regout           ;
; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]        ; |Main|BlockC:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                      ; regout           ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode101w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode101w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[2]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[2]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[1]              ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[1]                 ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]                ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]                   ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[1]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[3]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[2]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[2]                  ; out0             ;
; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[1]               ; |Main|BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode89w[1]                  ; out0             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0      ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1      ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2      ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3   ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3      ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3] ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]               ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2] ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]               ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1] ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]               ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0] ; |Main|BlockB:inst2|lpm_counter_4_bits:inst8|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]               ; regout           ;
; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]               ; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]                  ; out0             ;
; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]               ; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]                  ; out0             ;
; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|result_wire[0]             ; |Main|BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|result_wire[0]                ; out0             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0       ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1       ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2       ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3    ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3       ; sumout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]  ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]  ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]  ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                ; regout           ;
; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]  ; |Main|BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                ; regout           ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0      ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aeb_int~0         ; out0             ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb           ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb              ; out0             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3    ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[2]  ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[2]                ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[1]  ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[1]                ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[0]  ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[0]                ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4        ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4           ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]             ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6        ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6           ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7        ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7           ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]             ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                      ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~0      ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~0         ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]        ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]           ; out0             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0    ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0    ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1    ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1    ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2    ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2       ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[1]  ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[1]                ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[0]  ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[0]                ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6        ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6           ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7        ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7           ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]             ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                      ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~0      ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~0         ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]        ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]           ; out0             ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0         ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~0            ; out0             ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1         ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~1            ; out0             ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~2         ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~2            ; out0             ;
; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~3         ; |Main|BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|op_1~3            ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|m[7]                                                                                                                ; |Main|m[7]                                                                                                                   ; out              ;
; |Main|m[6]                                                                                                                ; |Main|m[6]                                                                                                                   ; out              ;
; |Main|m[5]                                                                                                                ; |Main|m[5]                                                                                                                   ; out              ;
; |Main|m[4]                                                                                                                ; |Main|m[4]                                                                                                                   ; out              ;
; |Main|m[3]                                                                                                                ; |Main|m[3]                                                                                                                   ; out              ;
; |Main|m[2]                                                                                                                ; |Main|m[2]                                                                                                                   ; out              ;
; |Main|m[1]                                                                                                                ; |Main|m[1]                                                                                                                   ; out              ;
; |Main|m[0]                                                                                                                ; |Main|m[0]                                                                                                                   ; out              ;
; |Main|n[7]                                                                                                                ; |Main|n[7]                                                                                                                   ; out              ;
; |Main|n[6]                                                                                                                ; |Main|n[6]                                                                                                                   ; out              ;
; |Main|n[5]                                                                                                                ; |Main|n[5]                                                                                                                   ; out              ;
; |Main|n[4]                                                                                                                ; |Main|n[4]                                                                                                                   ; out              ;
; |Main|n[3]                                                                                                                ; |Main|n[3]                                                                                                                   ; out              ;
; |Main|n[2]                                                                                                                ; |Main|n[2]                                                                                                                   ; out              ;
; |Main|n[1]                                                                                                                ; |Main|n[1]                                                                                                                   ; out              ;
; |Main|n[0]                                                                                                                ; |Main|n[0]                                                                                                                   ; out              ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[7] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[6] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[5] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[4] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[3] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3]               ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[7] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[6] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[5] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[4] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[3] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[2] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[2]               ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Main|m[7]                                                                                                                ; |Main|m[7]                                                                                                                   ; out              ;
; |Main|m[6]                                                                                                                ; |Main|m[6]                                                                                                                   ; out              ;
; |Main|m[5]                                                                                                                ; |Main|m[5]                                                                                                                   ; out              ;
; |Main|m[4]                                                                                                                ; |Main|m[4]                                                                                                                   ; out              ;
; |Main|m[3]                                                                                                                ; |Main|m[3]                                                                                                                   ; out              ;
; |Main|m[2]                                                                                                                ; |Main|m[2]                                                                                                                   ; out              ;
; |Main|m[1]                                                                                                                ; |Main|m[1]                                                                                                                   ; out              ;
; |Main|m[0]                                                                                                                ; |Main|m[0]                                                                                                                   ; out              ;
; |Main|n[7]                                                                                                                ; |Main|n[7]                                                                                                                   ; out              ;
; |Main|n[6]                                                                                                                ; |Main|n[6]                                                                                                                   ; out              ;
; |Main|n[5]                                                                                                                ; |Main|n[5]                                                                                                                   ; out              ;
; |Main|n[4]                                                                                                                ; |Main|n[4]                                                                                                                   ; out              ;
; |Main|n[3]                                                                                                                ; |Main|n[3]                                                                                                                   ; out              ;
; |Main|n[2]                                                                                                                ; |Main|n[2]                                                                                                                   ; out              ;
; |Main|n[1]                                                                                                                ; |Main|n[1]                                                                                                                   ; out              ;
; |Main|n[0]                                                                                                                ; |Main|n[0]                                                                                                                   ; out              ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7   ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[7] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[6] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[5] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[4] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[3] ; |Main|BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3]               ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Main|BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7   ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_comb_bita7      ; sumout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[7] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[6] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[5] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[4] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[3] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3]               ; regout           ;
; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|counter_reg_bit1a[2] ; |Main|BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[2]               ; regout           ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]         ; |Main|BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Oct 11 18:57:05 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Labwork_2 -c Labwork_2
Info: Using vector source file "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/C/labWorks/labWork2/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called Labwork_2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      75.98 %
Info: Number of transitions in simulation is 161217
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Mon Oct 11 18:57:09 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


