[{"DBLP title": "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis.", "DBLP authors": ["Scott Lerner", "Baris Taskin"], "year": 2019, "MAG papers": [{"PaperId": 2898206103, "PaperTitle": "slew merging region propagation for bounded slew and skew clock tree synthesis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-\u00b5m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration.", "DBLP authors": ["Ryuichi Enomoto", "Tetsuya Iizuka", "Takehisa Koga", "Toru Nakura", "Kunihiro Asada"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fault-Tolerant Inverters for Reliable Photovoltaic Systems.", "DBLP authors": ["Martin Oma\u00f1a", "Alessandro Fiore", "Marco Mongitore", "Cecilia Metra"], "year": 2019, "MAG papers": [{"PaperId": 2898841017, "PaperTitle": "fault tolerant inverters for reliable photovoltaic systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bologna": 4.0}}], "source": "ES"}, {"DBLP title": "An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction.", "DBLP authors": ["Chun-Chi Chen", "Chao-Lieh Chen", "Yi Lin", "Song-Quan You"], "year": 2019, "MAG papers": [{"PaperId": 2892608340, "PaperTitle": "an all digital time domain smart temperature sensor with a cost efficient curvature correction", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits.", "DBLP authors": ["Maryam Rezaei Khezeli", "Mohammad Hossein Moaiyeri", "Ali Jalali"], "year": 2019, "MAG papers": [{"PaperId": 2892868997, "PaperTitle": "comparative analysis of simultaneous switching noise effects in mwcnt bundle and cu power interconnects in cntfet based ternary circuits", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"shahid beheshti university": 3.0}}], "source": "ES"}, {"DBLP title": "A 2-D Predistortion Based on Profile Inversion for Fully Digital Cartesian Transmitter.", "DBLP authors": ["Pan Xue", "Yilei Shen", "Dan Fang", "Chenyang Wang", "Haijun Shao", "Ting Yi", "Xiaoyang Zeng", "Zhiliang Hong"], "year": 2019, "MAG papers": [{"PaperId": 2890250854, "PaperTitle": "a 2 d predistortion based on profile inversion for fully digital cartesian transmitter", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 7.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Szu-Ting Li", "Bo-Heng Yu", "Li-Yen Chang", "Te-Wei Peng"], "year": 2019, "MAG papers": [{"PaperId": 2895267889, "PaperTitle": "regularity aware routability driven macro placement methodology for mixed size circuits with obstacles", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 6.0}}], "source": "ES"}, {"DBLP title": "Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications.", "DBLP authors": ["Ricardo Martins", "Nuno Louren\u00e7o", "Nuno Horta", "Jun Yin", "Pui-In Mak", "Rui Paulo Martins"], "year": 2019, "MAG papers": [{"PaperId": 2897852927, "PaperTitle": "many objective sizing optimization of a class c d vco for ultralow power iot and ultralow phase noise cellular applications", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of macau": 2.0, "instituto superior tecnico": 1.0}}], "source": "ES"}, {"DBLP title": "QDI Constant-Time Counters.", "DBLP authors": ["Ned Bingham", "Rajit Manohar"], "year": 2019, "MAG papers": [{"PaperId": 2892595928, "PaperTitle": "qdi constant time counters", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yale university": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace.", "DBLP authors": ["Jiwoong Choi", "Boyeal Kim", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2893868612, "PaperTitle": "a high throughput hardware accelerator for lossless compression of a ddr4 command trace", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0, "seoul national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications.", "DBLP authors": ["Daniel Morrison", "Dennis Delic", "Mehmet Rasit Yuce", "Jean-Michel Redoute"], "year": 2019, "MAG papers": [{"PaperId": 2895956485, "PaperTitle": "multistage linear feedback shift register counters with reduced decoding logic in 130 nm cmos for large scale array applications", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"monash university clayton campus": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Partial Reconfiguration of Customized Single-Row Accelerators.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2019, "MAG papers": [{"PaperId": 2898308151, "PaperTitle": "dynamic partial reconfiguration of customized single row accelerators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of porto": 3.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With 0.175\u00b5W/Channel in 65-nm CMOS.", "DBLP authors": ["Anh-Tuan Do", "Seyed Mohammad Ali Zeinolabedin", "Dongsuk Jeon", "Dennis Sylvester", "Tony Tae-Hyoung Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Feedforward-Cutset-Free Pipelined Multiply-Accumulate Unit for the Machine Learning Accelerator.", "DBLP authors": ["Sungju Ryu", "Naebeom Park", "Jae-Joon Kim"], "year": 2019, "MAG papers": [{"PaperId": 2898356652, "PaperTitle": "feedforward cutset free pipelined multiply accumulate unit for the machine learning accelerator", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Contiguity Representation in Page Table for Memory Management Units.", "DBLP authors": ["Jae Young Hur"], "year": 2019, "MAG papers": [{"PaperId": 2897379304, "PaperTitle": "contiguity representation in page table for memory management units", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ton duc thang university": 1.0}}], "source": "ES"}, {"DBLP title": "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits.", "DBLP authors": ["Xunzhao Yin", "Xiaoming Chen", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "MAG papers": [{"PaperId": 2894948827, "PaperTitle": "ferroelectric fets based nonvolatile logic in memory circuits", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of notre dame": 3.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "A Method to Reduce the Effect on Image Quality Caused by Resistance of Column Bus.", "DBLP authors": ["Jiangtao Xu", "Wei Li", "Kaiming Nie", "Liqiang Han", "Xiyang Zhao"], "year": 2019, "MAG papers": [{"PaperId": 2895562335, "PaperTitle": "a method to reduce the effect on image quality caused by resistance of column bus", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tianjin university": 5.0}}], "source": "ES"}, {"DBLP title": "An Analog LO Harmonic Suppression Technique for SDR Receivers.", "DBLP authors": ["Amir Bazrafshan", "Mohammad Taherzadeh-Sani", "Frederic Nabki"], "year": 2019, "MAG papers": [{"PaperId": 2895516369, "PaperTitle": "an analog lo harmonic suppression technique for sdr receivers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole de technologie superieure": 1.0, "ferdowsi university of mashhad": 2.0}}], "source": "ES"}, {"DBLP title": "An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification.", "DBLP authors": ["ByongChan Lim", "Mark Horowitz"], "year": 2019, "MAG papers": [{"PaperId": 2897530245, "PaperTitle": "an analog model template library simplifying chip level mixed signal design verification", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "TSV Prebond Test Method Based on Switched Capacitors.", "DBLP authors": ["Xu Fang", "Yang Yu", "Xiyuan Peng"], "year": 2019, "MAG papers": [{"PaperId": 2895251193, "PaperTitle": "tsv prebond test method based on switched capacitors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"harbin institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Multiloop Control for Fast Transient DC-DC Converter.", "DBLP authors": ["Mi Zhou", "Zhuochao Sun", "Qiong Wei Low", "Liter Siek"], "year": 2019, "MAG papers": [{"PaperId": 2890730297, "PaperTitle": "multiloop control for fast transient dc dc converter", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2019, "MAG papers": [{"PaperId": 2899614251, "PaperTitle": "exploiting algorithmic noise tolerance for scalable on chip voltage regulation", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of minnesota": 2.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "A Transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator With Dynamic Miller Compensation.", "DBLP authors": ["Chenchang Zhan", "Guigang Cai", "Wing-Hung Ki"], "year": 2019, "MAG papers": [{"PaperId": 2892167094, "PaperTitle": "a transient enhanced output capacitor free low dropout regulator with dynamic miller compensation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hong kong university of science and technology": 1.0, "southern university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC.", "DBLP authors": ["Amandeep Kaur", "Deepak Mishra", "Mukul Sarkar"], "year": 2019, "MAG papers": [{"PaperId": 2894852357, "PaperTitle": "a 12 bit 2 5 bit phase column parallel cyclic adc", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs.", "DBLP authors": ["Guillaume Renaud", "Mamadou Diallo", "Manuel J. Barragan", "Salvador Mir"], "year": 2019, "MAG papers": [{"PaperId": 2900411301, "PaperTitle": "fully differential 4 v output range 14 5 enob stepwise ramp stimulus generator for on chip static linearity test of adcs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2019, "MAG papers": [{"PaperId": 2899847719, "PaperTitle": "cmos first order all pass filter with 2 hz pole frequency", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new mexico state university": 2.0, "university of navarra": 1.0, "university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration.", "DBLP authors": ["Nicolas Laflamme-Mayer", "Gilbert Kowarzyk", "Yves Blaqui\u00e8re", "Yvon Savaria", "Mohamad Sawan"], "year": 2019, "MAG papers": [{"PaperId": 2900026400, "PaperTitle": "a defect tolerant reusable network of dacs for wafer scale integration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique de montreal": 3.0, "ecole de technologie superieure": 1.0, "concordia university": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta-Sigma Modulator in 0.18-\u00b5m CMOS.", "DBLP authors": ["Tomasz Kulej", "Fabian Khateb", "Luis Henrique de Carvalho Ferreira"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs.", "DBLP authors": ["Chih-Wen Lu", "Ping-Yeh Yin", "Mu-Yong Lin"], "year": 2019, "MAG papers": [{"PaperId": 2899927843, "PaperTitle": "a 10 bit two stage r dac with isolating source followers for tft lcd and amoled column driver ics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Power-Efficient Gm-C DSMs With High Immunity to Aliasing, Clock Jitter, and ISI.", "DBLP authors": ["Yang Zhang", "Debajit Basak", "Kong-Pang Pun"], "year": 2019, "MAG papers": [{"PaperId": 2898272992, "PaperTitle": "power efficient gm c dsms with high immunity to aliasing clock jitter and isi", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs.", "DBLP authors": ["Kshitij Bhardwaj", "Steven M. Nowick"], "year": 2019, "MAG papers": [{"PaperId": 2901580237, "PaperTitle": "a continuous time replication strategy for efficient multicast in asynchronous nocs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration.", "DBLP authors": ["Mohammad A. Usmani", "Shahrzad Keshavarz", "Eric Matthews", "Lesley Shannon", "Russell Tessier", "Daniel E. Holcomb"], "year": 2019, "MAG papers": [{"PaperId": 2900500071, "PaperTitle": "efficient puf based key generation in fpgas using per device configuration", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of massachusetts amherst": 4.0, "simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits.", "DBLP authors": ["Shivani Bathla", "Rahul M. Rao", "Nitin Chandrachoodan"], "year": 2019, "MAG papers": [{"PaperId": 2900440653, "PaperTitle": "a simulation based metric to guide glitch power reduction in digital circuits", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 1.0, "indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories.", "DBLP authors": ["Sara Choi", "Hong Keun Ahn", "Byungkyu Song", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2019, "MAG papers": [{"PaperId": 2903561722, "PaperTitle": "a decoder for short bch codes with high decoding efficiency and low power for emerging memories", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yonsei university": 4.0, "qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "Timing Jitter Distribution and Power Spectral Density of a Second-Order Bang-Bang Digital PLL With Transport Delay Using Fokker-Planck Equations.", "DBLP authors": ["Pratheep Bondalapati", "Won Namgoong"], "year": 2019, "MAG papers": [{"PaperId": 2906575168, "PaperTitle": "timing jitter distribution and power spectral density of a second order bang bang digital pll with transport delay using fokker planck equations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application.", "DBLP authors": ["Chunyu Peng", "Jiati Huang", "Changyong Liu", "Qiang Zhao", "Songsong Xiao", "Xiulong Wu", "Zhiting Lin", "Junning Chen", "Xuan Zeng"], "year": 2019, "MAG papers": [{"PaperId": 2901644239, "PaperTitle": "radiation hardened 14t sram bitcell with speed and power optimized for space application", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"fudan university": 1.0, "anhui university": 8.0}}], "source": "ES"}, {"DBLP title": "A Secure Integrity Checking System for Nanoelectronic Resistive RAM.", "DBLP authors": ["Md. Badruddoja Majumder", "Md Sakib Hasan", "Mesbah Uddin", "Garrett S. Rose"], "year": 2019, "MAG papers": [{"PaperId": 2900423252, "PaperTitle": "a secure integrity checking system for nanoelectronic resistive ram", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tennessee": 4.0}}], "source": "ES"}, {"DBLP title": "A 100-mV-2.5-V Burst Mode Constant on-Time- Controlled Battery Charger With 92% Peak Efficiency and Integrated FOCV Technique.", "DBLP authors": ["Murali K. Rajendran", "V. Priya", "Shourya Kansal", "Gajendranath Chowdary", "Ashudeb Dutta"], "year": 2019, "MAG papers": [{"PaperId": 2900502216, "PaperTitle": "a 100 mv 2 5 v burst mode constant on time controlled battery charger with 92 peak efficiency and integrated focv technique", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology hyderabad": 4.0}}], "source": "ES"}, {"DBLP title": "Power Scheduling With Active RC Power Grids.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2019, "MAG papers": [{"PaperId": 2901666864, "PaperTitle": "power scheduling with active rc power grids", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "A New Cellular-Based Redundant TSV Structure for Clustered Faults.", "DBLP authors": ["Qin Wang", "Zechen Liu", "Jian-Fei Jiang", "Naifeng Jing", "Weiguang Sheng"], "year": 2019, "MAG papers": [{"PaperId": 2900334641, "PaperTitle": "a new cellular based redundant tsv structure for clustered faults", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines.", "DBLP authors": ["Panagiotis Chaourani", "Saul Rodriguez", "Per-Erik Hellstrom", "Ana Rusu"], "year": 2019, "MAG papers": [{"PaperId": 2900734035, "PaperTitle": "inductors in a monolithic 3 d process performance analysis and design guidelines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"royal institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector.", "DBLP authors": ["Jianwei Liu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo Martins"], "year": 2019, "MAG papers": [{"PaperId": 2898373540, "PaperTitle": "accuracy enhanced variance based time skew calibration using sar as window detector", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of macau": 5.0}}], "source": "ES"}, {"DBLP title": "Error Detection and Correction in SRAM Emulated TCAMs.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Anees Ullah"], "year": 2019, "MAG papers": [{"PaperId": 2901478762, "PaperTitle": "error detection and correction in sram emulated tcams", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-Entropy STT-MTJ-Based TRNG.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale"], "year": 2019, "MAG papers": [{"PaperId": 2900865731, "PaperTitle": "high entropy stt mtj based trng", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Test Compaction by Test Removal Under Transparent Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2901308131, "PaperTitle": "test compaction by test removal under transparent scan", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/\u00b0C Temperature Coefficient.", "DBLP authors": ["Cheng-En Hsieh", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G.", "DBLP authors": ["Shaohan Liu", "Dake Liu"], "year": 2019, "MAG papers": [{"PaperId": 2902132001, "PaperTitle": "a high flexible low latency memory based fft processor for 4g wlan and future 5g", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"beijing institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Full Digital Fractional-N TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency.", "DBLP authors": ["Liming Xiu", "Xiangye Wei", "Yuhai Ma"], "year": 2019, "MAG papers": [{"PaperId": 2907370351, "PaperTitle": "a full digital fractional n taf fll for digital applications demonstration of the principle of a frequency locked loop built on time average frequency", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Generic Power Management Circuit for Energy Harvesters With Shared Components Between the MPPT and Regulator.", "DBLP authors": ["Gaurav Saini", "Maryam Shojaei Baghini"], "year": 2019, "MAG papers": [{"PaperId": 2907719022, "PaperTitle": "a generic power management circuit for energy harvesters with shared components between the mppt and regulator", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology bombay": 2.0}}], "source": "ES"}, {"DBLP title": "Runtime Power Management of Battery Electric Vehicles for Extended Range With Consideration of Driving Time.", "DBLP authors": ["Donkyu Baek", "Naehyuck Chang"], "year": 2019, "MAG papers": [{"PaperId": 2904429579, "PaperTitle": "runtime power management of battery electric vehicles for extended range with consideration of driving time", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors.", "DBLP authors": ["Shubham Rai", "Jens Trommer", "Michael Raitza", "Thomas Mikolajick", "Walter M. Weber", "Akash Kumar"], "year": 2019, "MAG papers": [{"PaperId": 2906629987, "PaperTitle": "designing efficient circuits based on runtime reconfigurable field effect transistors", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.", "DBLP authors": ["Muhammad Ali", "Mohammad A. Ahmed", "Malgorzata Chrzanowska-Jeske"], "year": 2019, "MAG papers": [{"PaperId": 2905295877, "PaperTitle": "logical effort framework for cnfet based vlsi circuits for delay and area optimization", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"portland state university": 3.0}}], "source": "ES"}, {"DBLP title": "What Is the Maximum Achievable Oscillation Frequency in a Specified CMOS Process?", "DBLP authors": ["Amard Afzalian", "Hossein Miar Naimi", "Massoud Dousti"], "year": 2019, "MAG papers": [{"PaperId": 2905140186, "PaperTitle": "what is the maximum achievable oscillation frequency in a specified cmos process", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"babol noshirvani university of technology": 1.0, "islamic azad university": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations.", "DBLP authors": ["Marco Simicic", "Pieter Weckx", "Bertrand Parvais", "Philippe Roussel", "Ben Kaczer", "Georges G. E. Gielen"], "year": 2019, "MAG papers": [{"PaperId": 2903381184, "PaperTitle": "understanding the impact of time dependent random variability on analog ics from single transistor measurements to circuit simulations", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"katholieke universiteit leuven": 6.0}}], "source": "ES"}, {"DBLP title": "An Efficient FPGA Implementation of Orthogonal Matching Pursuit With Square-Root-Free QR Decomposition.", "DBLP authors": ["Xiang Ge", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "year": 2019, "MAG papers": [{"PaperId": 2903465684, "PaperTitle": "an efficient fpga implementation of orthogonal matching pursuit with square root free qr decomposition", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fudan university": 4.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Harmonic-Summing Module of SKA on FPGA - Optimizing the Irregular Memory Accesses.", "DBLP authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"], "year": 2019, "MAG papers": [{"PaperId": 2806446836, "PaperTitle": "harmonic summing module of ska on fpga optimizing the irregular memory accesses", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs.", "DBLP authors": ["Xifan Tang", "Edouard Giacomin", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"], "year": 2019, "MAG papers": [{"PaperId": 2904347961, "PaperTitle": "fpga spice a simulation based architecture evaluation framework for fpgas", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of utah": 3.0}}], "source": "ES"}, {"DBLP title": "Estimating and Mitigating Aging Effects in Routing Network of FPGAs.", "DBLP authors": ["Behnam Khaleghi", "Behzad Omidi", "Hussam Amrouch", "J\u00f6rg Henkel", "Hossein Asadi"], "year": 2019, "MAG papers": [{"PaperId": 2909731427, "PaperTitle": "estimating and mitigating aging effects in routing network of fpgas", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 2.0, "sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense.", "DBLP authors": ["Zhiming Zhang", "Laurent Njilla", "Charles A. Kamhoua", "Qiaoyan Yu"], "year": 2019, "MAG papers": [{"PaperId": 2902570809, "PaperTitle": "thwarting security threats from malicious fpga tools with novel fpga oriented moving target defense", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of new hampshire": 2.0, "united states army research laboratory": 1.0, "air force research laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing.", "DBLP authors": ["Shinwoong Park", "Sanjay Raman"], "year": 2019, "MAG papers": [{"PaperId": 2909586754, "PaperTitle": "analysis and optimization of multisection capacitive dacs for mixed signal processing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment.", "DBLP authors": ["Wael Dghais", "Malek Souilem", "Muhammad Alam"], "year": 2019, "MAG papers": [{"PaperId": 2906510835, "PaperTitle": "mixed signal overclocked i o buffers model abstraction for signal integrity assessment", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of monastir": 1.0, "university of sousse": 1.0, "xi an jiaotong liverpool university": 1.0}}], "source": "ES"}, {"DBLP title": "Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.", "DBLP authors": ["Scott Lerner", "Isikcan Yilmaz", "Baris Taskin"], "year": 2019, "MAG papers": [{"PaperId": 2901551948, "PaperTitle": "custard asic workload aware reliable design for multicore iot processors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"drexel university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Optimization of Inductive-Coupling Links for 3-D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "MAG papers": [{"PaperId": 2904585359, "PaperTitle": "design and optimization of inductive coupling links for 3 d ics", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control.", "DBLP authors": ["Daewoong Lee", "Dongil Lee", "Yong-Hun Kim", "Lee-Sup Kim"], "year": 2019, "MAG papers": [{"PaperId": 2904019587, "PaperTitle": "a 0 9 v 12 gb s two fir tap direct dfe with feedback signal common mode control", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 2.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "Techniques for Improved Continuous and Discrete Tuning Range in Millimeter-Wave VCOs.", "DBLP authors": ["Arpan Thakkar", "Srinivas Theertham", "Peeyoosh Mirajkar", "Sankaran Aniruddhan"], "year": 2019, "MAG papers": [{"PaperId": 2905360758, "PaperTitle": "techniques for improved continuous and discrete tuning range in millimeter wave vcos", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 2.0, "indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs.", "DBLP authors": ["Mehrnaz Ahmadi", "Sahand Salamat", "Bijan Alizadeh"], "year": 2019, "MAG papers": [{"PaperId": 2902048275, "PaperTitle": "a dynamic timing error avoidance technique using prediction logic in high performance designs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures.", "DBLP authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2019, "MAG papers": [{"PaperId": 2902649698, "PaperTitle": "hardware constructions for error detection of number theoretic transform utilized in secure cryptographic architectures", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of south florida": 2.0, "florida atlantic university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects.", "DBLP authors": ["Yuqi Wang", "Amira Aouina", "Hui Li", "Ian O&aposConnor", "Gabriela Nicolescu", "S\u00e9bastien Le Beux"], "year": 2019, "MAG papers": [{"PaperId": 2909442293, "PaperTitle": "thermal aware design method for laser group control in nanophotonic interconnects", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole centrale de lyon": 4.0, "ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction.", "DBLP authors": ["Thinh Hung Pham", "Phong Tran", "Siew-Kei Lam"], "year": 2019, "MAG papers": [{"PaperId": 2905525049, "PaperTitle": "high throughput and area optimized architecture for rbrief feature extraction", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Recursive Synaptic Bit Reuse: An Efficient Way to Increase Memory Capacity in Associative Memory.", "DBLP authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"], "year": 2019, "MAG papers": [{"PaperId": 2904442453, "PaperTitle": "recursive synaptic bit reuse an efficient way to increase memory capacity in associative memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 2.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "A Two-Speed, Radix-4, Serial-Parallel Multiplier.", "DBLP authors": ["Duncan J. M. Moss", "David Boland", "Philip H. W. Leong"], "year": 2019, "MAG papers": [{"PaperId": 2904983908, "PaperTitle": "a two speed radix 4 serial parallel multiplier", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of sydney": 3.0}}], "source": "ES"}, {"DBLP title": "Toward Self-Tunable Approximate Computing.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [{"PaperId": 2905996924, "PaperTitle": "toward self tunable approximate computing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics.", "DBLP authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Amal Zaki", "Abdelhalim Zekry"], "year": 2019, "MAG papers": [{"PaperId": 2908551866, "PaperTitle": "dual channel multiplier for piecewise polynomial function evaluation for low power 3 d graphics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ain shams university": 1.0}}], "source": "ES"}, {"DBLP title": "Operation-Dependent Frequency Scaling Using Desynchronization.", "DBLP authors": ["Nitish Kumar Srivastava", "Rajit Manohar"], "year": 2019, "MAG papers": [{"PaperId": 2906441735, "PaperTitle": "operation dependent frequency scaling using desynchronization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cornell university": 1.0, "yale university": 1.0}}], "source": "ES"}, {"DBLP title": "Drafting in Self-Timed Circuits.", "DBLP authors": ["Christopher Cowan"], "year": 2019, "MAG papers": [{"PaperId": 2809152822, "PaperTitle": "drafting in self timed circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "High-Volume Testing and DC Offset Trimming Technique of On-Die Bandgap Voltage Reference for SOCs and Microprocessors.", "DBLP authors": ["Takao Oshita", "Jonathan Douglas", "Arun Krishnamoorthy"], "year": 2019, "MAG papers": [{"PaperId": 2905076394, "PaperTitle": "high volume testing and dc offset trimming technique of on die bandgap voltage reference for socs and microprocessors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers.", "DBLP authors": ["Shirin Pourashraf", "Jaime Ram\u00edrez-Angulo", "Jose Maria Hinojo Montero", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Antonio J. L\u00f3pez-Mart\u00edn"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 13-bit 8-kS/s \u0394-\u03a3 Readout IC Using ZCB Integrators With an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR.", "DBLP authors": ["Bing Li", "Ji-Ping Na", "Wei Wang", "Jia Liu", "Qian Yang", "Pui-In Mak"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2905247075, "PaperTitle": "ea based lde aware fast analog layout retargeting with device abstraction", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "SLECTS: Slew-Driven Clock Tree Synthesis.", "DBLP authors": ["Weicheng Liu", "Can Sitik", "Emre Salman", "Baris Taskin", "Savithri Sundareswaran", "Benjamin Huang"], "year": 2019, "MAG papers": [{"PaperId": 2908707593, "PaperTitle": "slects slew driven clock tree synthesis", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"drexel university": 2.0, "stony brook university": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits.", "DBLP authors": ["Sebastian Huhn", "Stefan Frehse", "Robert Wille", "Rolf Drechsler"], "year": 2019, "MAG papers": [{"PaperId": 2909991371, "PaperTitle": "determining application specific knowledge for improving robustness of sequential circuits", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 2.0, "german research centre for artificial intelligence": 2.0}}], "source": "ES"}, {"DBLP title": "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs.", "DBLP authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2019, "MAG papers": [{"PaperId": 2919641936, "PaperTitle": "system level power delivery network analysis and optimization for monolithic 3 d ics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2019, "MAG papers": [{"PaperId": 2906872651, "PaperTitle": "three dimensional monolithic finfet based 8t sram cell design for enhanced read time and low leakage", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Black-Hat High-Level Synthesis: Myth or Reality?", "DBLP authors": ["Christian Pilato", "Kanad Basu", "Francesco Regazzoni", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2906249193, "PaperTitle": "black hat high level synthesis myth or reality", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 1.0, "new york university": 2.0, "university of lugano": 1.0}}], "source": "ES"}, {"DBLP title": "CC-SPRA: Correlation Coefficients Approach for Signal Probability-Based Reliability Analysis.", "DBLP authors": ["Hadi Jahanirad"], "year": 2019, "MAG papers": [{"PaperId": 2908226073, "PaperTitle": "cc spra correlation coefficients approach for signal probability based reliability analysis", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of kurdistan": 1.0}}], "source": "ES"}, {"DBLP title": "EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks.", "DBLP authors": ["Han Zhou", "Zeyu Sun", "Sheriff Sadiqbatcha", "Naehyuck Chang", "Sheldon X.-D. Tan"], "year": 2019, "MAG papers": [{"PaperId": 2909554236, "PaperTitle": "em aware and lifetime constrained optimization for multisegment power grid networks", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california riverside": 4.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches.", "DBLP authors": ["Yintang Yang", "Ke Chen", "Huaxi Gu", "Bowen Zhang", "Lijing Zhu"], "year": 2019, "MAG papers": [{"PaperId": 2906635827, "PaperTitle": "taonoc a regular passive optical network on chip architecture based on comb switches", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"xidian university": 5.0}}], "source": "ES"}, {"DBLP title": "Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation.", "DBLP authors": ["Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello", "Massimo Alioto"], "year": 2019, "MAG papers": [{"PaperId": 2905212812, "PaperTitle": "energy quality scalable adders based on nonzeroing bit truncation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of calabria": 3.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Relaxation Oscillator With Comparator Delay Compensation.", "DBLP authors": ["Yi-An Chang", "Trio Adiono", "Amy Hamidah", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [{"PaperId": 2903279486, "PaperTitle": "an on chip relaxation oscillator with comparator delay compensation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0, "bandung institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Complexity I/Q Imbalance Calibration Method for Quadrature Modulator.", "DBLP authors": ["Jusung Kim", "Han-Shin Jo", "Kyoung-Jae Lee", "Dong-Ho Lee", "Dae-Hyun Choi", "Sangkil Kim"], "year": 2019, "MAG papers": [{"PaperId": 2904647695, "PaperTitle": "a low complexity i q imbalance calibration method for quadrature modulator", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pusan national university": 1.0, "hanbat national university": 4.0, "chung ang university": 1.0}}], "source": "ES"}, {"DBLP title": "A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator.", "DBLP authors": ["Joo-Hyung Chae", "Hyeongjun Ko", "Jihwan Park", "Suhwan Kim"], "year": 2019, "MAG papers": [{"PaperId": 2910504680, "PaperTitle": "a quadrature clock corrector for dram interfaces with a duty cycle and quadrature phase detector based on a relaxation oscillator", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 3.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers.", "DBLP authors": ["Safwat Mostafa Noor", "Eugene John", "Manoj Panday"], "year": 2019, "MAG papers": [{"PaperId": 2905521604, "PaperTitle": "design and implementation of an ultralow energy fft asic for processing ecg in cardiac pacemakers", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas health science center at san antonio": 1.0, "university of texas at san antonio": 1.0, "apple inc": 1.0}}], "source": "ES"}, {"DBLP title": "Three-Dimensional nand Flash for Vector-Matrix Multiplication.", "DBLP authors": ["Panni Wang", "Feng Xu", "Bo Wang", "Bin Gao", "Huaqiang Wu", "He Qian", "Shimeng Yu"], "year": 2019, "MAG papers": [{"PaperId": 2905557681, "PaperTitle": "three dimensional nand flash for vector matrix multiplication", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tsinghua university": 5.0, "arizona state university": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback.", "DBLP authors": ["Manas Kumar Lenka", "Gaurab Banerjee"], "year": 2019, "MAG papers": [{"PaperId": 2918126316, "PaperTitle": "a wideband blocker tolerant receiver with frequency translational resistive feedback", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "Highly Linear Low-Power Wireless RF Receiver for WSN.", "DBLP authors": ["Omar Elsayed", "Jorge Zarate-Roldan", "Amr Abuellil", "Faisal Abdel-Latif Hussien", "Ahmed Eladawy", "Edgar S\u00e1nchez-Sinencio"], "year": 2019, "MAG papers": [{"PaperId": 2910095157, "PaperTitle": "highly linear low power wireless rf receiver for wsn", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 4.0, "cairo university": 2.0}}], "source": "ES"}, {"DBLP title": "AC Computing Methodology for RF-Powered IoT Devices.", "DBLP authors": ["Tutu Wan", "Yasha Karimi", "Milutin Stanacevic", "Emre Salman"], "year": 2019, "MAG papers": [{"PaperId": 2919062775, "PaperTitle": "ac computing methodology for rf powered iot devices", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stony brook university": 4.0}}], "source": "ES"}, {"DBLP title": "LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor.", "DBLP authors": ["Heikki Kultala", "Timo Viitanen", "Heikki Berg", "Pekka J\u00e4\u00e4skel\u00e4inen", "Joonas Multanen", "Mikko Kokkonen", "Kalle Raiskila", "Tommi Zetterman", "Jarmo Takala"], "year": 2019, "MAG papers": [{"PaperId": 2918779393, "PaperTitle": "lordcore energy efficient opencl programmable software defined radio coprocessor", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nokia": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS.", "DBLP authors": ["Yuejun Zhang", "Zhao Pan", "Pengjun Wang", "Dailu Ding", "Qiaoyan Yu"], "year": 2019, "MAG papers": [{"PaperId": 2921298119, "PaperTitle": "a 0 1 pj b and acf 0 04 multiple valued puf for chip identification using bit line sharing strategy in 65 nm cmos", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ningbo university": 4.0, "university of new hampshire": 1.0}}], "source": "ES"}, {"DBLP title": "Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms.", "DBLP authors": ["Sandhya Koteshwara", "Amitabh Das", "Keshab K. Parhi"], "year": 2019, "MAG papers": [{"PaperId": 2915681742, "PaperTitle": "architecture optimization and performance comparison of nonce misuse resistant authenticated encryption algorithms", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A Calibratable Detector for Invasive Attacks.", "DBLP authors": ["Michael Weiner", "Wolfgang Wieser", "Emili Lupon", "Georg Sigl", "Salvador Manich"], "year": 2019, "MAG papers": [{"PaperId": 2914060758, "PaperTitle": "a calibratable detector for invasive attacks", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of catalonia": 2.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks.", "DBLP authors": ["Partha De", "Chittaranjan Mandal", "Udaya Parampalli"], "year": 2019, "MAG papers": [{"PaperId": 2917650808, "PaperTitle": "path balanced logic design to realize block ciphers resistant to power and timing attacks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology kharagpur": 1.0, "university of melbourne": 2.0}}], "source": "ES"}, {"DBLP title": "A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator With 0-100-mA Load Current Range.", "DBLP authors": ["Yushan Jiang", "Dong Wang", "Pak Kwong Chan"], "year": 2019, "MAG papers": [{"PaperId": 2910365316, "PaperTitle": "a quiescent 407 na output capacitorless low dropout regulator with 0 100 ma load current range", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC-DC Converter With Intrinsic Parasitic Charge Recycling.", "DBLP authors": ["Yaqub Mahnashi", "Fang Z. Peng"], "year": 2019, "MAG papers": [{"PaperId": 2913689152, "PaperTitle": "a monolithic voltage scalable fibonacci switched capacitor dc dc converter with intrinsic parasitic charge recycling", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"michigan state university": 1.0, "king fahd university of petroleum and minerals": 1.0}}], "source": "ES"}, {"DBLP title": "A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications.", "DBLP authors": ["Abdulqader Nael Mahmoud", "Mohammad Alhawari", "Baker Mohammad", "Hani H. Saleh", "Mohammed Ismail"], "year": 2019, "MAG papers": [{"PaperId": 2915902564, "PaperTitle": "a gain controlled low leakage dickson charge pump for energy harvesting applications", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"khalifa university": 5.0}}], "source": "ES"}, {"DBLP title": "Simplex FastICA: An Accelerated and Low Complex Architecture Design Methodology for $n$ D FastICA.", "DBLP authors": ["Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya"], "year": 2019, "MAG papers": [{"PaperId": 2907813458, "PaperTitle": "simplex fastica an accelerated and low complex architecture design methodology for n d fastica", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology hyderabad": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures.", "DBLP authors": ["Hareesh-Reddy Basireddy", "Karthikeya Challa", "Tooraj Nikoubin"], "year": 2019, "MAG papers": [{"PaperId": 2913719236, "PaperTitle": "hybrid logical effort for hybrid logic style full adders in multistage structures", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas tech university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimum Circuits for Bit-Dimension Permutations.", "DBLP authors": ["Mario Garrido", "Jes\u00fas Grajal", "Oscar Gustafsson"], "year": 2019, "MAG papers": [{"PaperId": 2912581040, "PaperTitle": "optimum circuits for bit dimension permutations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"linkoping university": 2.0, "technical university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2019, "MAG papers": [{"PaperId": 2914247084, "PaperTitle": "tosam an energy efficient truncation and rounding based scalable approximate multiplier", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of tehran": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Nonlinear Function Shift Method for Generating Multiscroll Attractors Using Memristor-Based Control Circuit.", "DBLP authors": ["Qinghui Hong", "Qiujie Wu", "Xiaoping Wang", "Zhigang Zeng"], "year": 2019, "MAG papers": [{"PaperId": 2911631027, "PaperTitle": "novel nonlinear function shift method for generating multiscroll attractors using memristor based control circuit", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"huazhong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Simple Floating MOS-Memristor for High-Frequency Applications.", "DBLP authors": ["John Vista", "Ashish Ranjan"], "year": 2019, "MAG papers": [{"PaperId": 2909310989, "PaperTitle": "a simple floating mos memristor for high frequency applications", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations.", "DBLP authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"], "year": 2019, "MAG papers": [{"PaperId": 2913164819, "PaperTitle": "on the sensitization probability of a critical path considering process variations and path correlations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention.", "DBLP authors": ["Hadi Ahmadi Balef", "Hamed Fatemi", "Kees Goossens", "Jos\u00e9 Pineda de Gyvez"], "year": 2019, "MAG papers": [{"PaperId": 2912136054, "PaperTitle": "timing speculation with optimal in situ monitoring placement and within cycle error prevention", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 1.0, "eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing Utilization of SIMD-Like Accelerator for Sparse Convolutional Neural Networks.", "DBLP authors": ["Bo-Cheng Lai", "Jyun-Wei Pan", "Chien-Yu Lin"], "year": 2019, "MAG papers": [{"PaperId": 2915717553, "PaperTitle": "enhancing utilization of simd like accelerator for sparse convolutional neural networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 2.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Proportionate Adaptive Filter Architectures Under Impulsive Noise.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2019, "MAG papers": [{"PaperId": 2914005634, "PaperTitle": "robust proportionate adaptive filter architectures under impulsive noise", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Four-Level Forms for Memristive Material Implication Logic.", "DBLP authors": ["Felipe S. Marranghello", "Vinicius Callegaro", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas"], "year": 2019, "MAG papers": [{"PaperId": 2912299128, "PaperTitle": "four level forms for memristive material implication logic", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS.", "DBLP authors": ["Sami Ur Rehman", "Mohammad Mahdi Khafaji", "Corrado Carta", "Frank Ellinger"], "year": 2019, "MAG papers": [{"PaperId": 2915714044, "PaperTitle": "a 10 gb s 20 ps delay range digitally controlled differential delay element in 45 nm soi cmos", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Probing Assessment Framework and Evaluation of Antiprobing Solutions.", "DBLP authors": ["Huanyu Wang", "Qihang Shi", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 2939317834, "PaperTitle": "probing assessment framework and evaluation of antiprobing solutions", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors.", "DBLP authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2019, "MAG papers": [{"PaperId": 2934500825, "PaperTitle": "an intrinsic and database free authentication by exploiting process variation in back end capacitors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at chicago": 2.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows.", "DBLP authors": ["Shrinidhi Udupi", "Joakim Urdahl", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2019, "MAG papers": [{"PaperId": 2945598212, "PaperTitle": "exploiting hardware unobservability for low power design and safety analysis in formal verification driven design flows", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA.", "DBLP authors": ["Tianwen Li", "Hongjin Liu", "Haigang Yang"], "year": 2019, "MAG papers": [{"PaperId": 2911564443, "PaperTitle": "design and characterization of seu hardened circuits for sram based fpga", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA.", "DBLP authors": ["Jakub Siast", "Adam Luczak", "Marek Domanski"], "year": 2019, "MAG papers": [{"PaperId": 2921614616, "PaperTitle": "ringnet a memory oriented network on chip designed for fpga", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates.", "DBLP authors": ["Inayat Ullah", "Zahid Ullah", "Umar Afzaal", "Jeong-A Lee"], "year": 2019, "MAG papers": [{"PaperId": 2933246250, "PaperTitle": "dure an energy and resource efficient tcam architecture for fpgas with dynamic updates", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"chosun university": 3.0}}], "source": "ES"}, {"DBLP title": "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM.", "DBLP authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2019, "MAG papers": [{"PaperId": 2935281756, "PaperTitle": "parametric and functional degradation analysis of complete 14 nm finfet sram", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"katholieke universiteit leuven": 3.0, "delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design and Investigation of 7T2M-NVSRAM With Enhanced Stability and Temperature Impact on Store/Restore Energy.", "DBLP authors": ["Jeetendra Singh", "Balwinder Raj"], "year": 2019, "MAG papers": [{"PaperId": 2921812058, "PaperTitle": "design and investigation of 7t2m nvsram with enhanced stability and temperature impact on store restore energy", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"dr b r ambedkar national institute of technology jalandhar": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme.", "DBLP authors": ["Nour Sayed", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2927353703, "PaperTitle": "fast and reliable stt mram using nonuniform and adaptive error detecting and correcting scheme", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM.", "DBLP authors": ["Gyuseong Kang", "Jongsun Park"], "year": 2019, "MAG papers": [{"PaperId": 2922505951, "PaperTitle": "charge recycling based redundant write prevention technique for low power sot mram", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"korea university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio Torralba"], "year": 2019, "MAG papers": [{"PaperId": 2947975033, "PaperTitle": "analysis comparison and experimental validation of a class ab voltage follower with enhanced bandwidth and slew rate", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"new mexico state university": 2.0, "university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons.", "DBLP authors": ["Baibhab Chatterjee", "Priyadarshini Panda", "Shovan Maity", "Ayan Biswas", "Kaushik Roy", "Shreyas Sen"], "year": 2019, "MAG papers": [{"PaperId": 2919129235, "PaperTitle": "exploiting inherent error resiliency of deep neural networks to achieve extreme energy efficiency through mixed signal neurons", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 5.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional- $N$ Frequency Synthesis.", "DBLP authors": ["Xu Meng", "Lianhong Zhou", "Fujiang Lin", "Chun-Huat Heng"], "year": 2019, "MAG papers": [{"PaperId": 2918842581, "PaperTitle": "a low noise digital to frequency converter based on injection locked ring oscillator and rotated phase selection for fractional n frequency synthesis", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 2.0, "hefei university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient and Calibration-Aware Fourier-Domain OCT Imaging Processor.", "DBLP authors": ["Song-Nien Tang", "Fu-Chiang Jan"], "year": 2019, "MAG papers": [{"PaperId": 2917101360, "PaperTitle": "energy efficient and calibration aware fourier domain oct imaging processor", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chung yuan christian university": 1.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores.", "DBLP authors": ["Eduardo Weber W\u00e4chter", "Cedric de Bellefroid", "Basireddy Karunakar Reddy", "Amit Kumar Singh", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2019, "MAG papers": [{"PaperId": 2915712275, "PaperTitle": "predictive thermal management for energy efficient execution of concurrent applications on heterogeneous multicores", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southampton": 5.0, "university of essex": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach.", "DBLP authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"], "year": 2019, "MAG papers": [{"PaperId": 2919372546, "PaperTitle": "self optimizing and self programming computing systems a combined compiler complex networks and machine learning approach", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2914448942, "PaperTitle": "extracting a close to minimum multicycle functional broadside test set from a functional test sequence", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework.", "DBLP authors": ["P. R. Chithira", "Vinita Vasudevan"], "year": 2019, "MAG papers": [{"PaperId": 2912654854, "PaperTitle": "potential critical path selection based on a time varying statistical timing analysis framework", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor.", "DBLP authors": ["Ding-Yuan Lee", "Ching-Che Wang", "An-Yeu Wu"], "year": 2019, "MAG papers": [{"PaperId": 2914935471, "PaperTitle": "bundle updatable sram based tcam design for openflow compliant packet processor", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing Reliability of Analog Neural Network Processors.", "DBLP authors": ["Suhong Moon", "Kwanghyun Shin", "Dongsuk Jeon"], "year": 2019, "MAG papers": [{"PaperId": 2912910336, "PaperTitle": "enhancing reliability of analog neural network processors", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits.", "DBLP authors": ["Georgios Zervakis", "Konstantina Koliogeorgi", "Dimitrios Anagnostos", "Nikolaos Zompakis", "Kostas Siozios"], "year": 2019, "MAG papers": [{"PaperId": 2921026389, "PaperTitle": "vader voltage driven netlist pruning for cross layer approximate arithmetic circuits", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national technical university of athens": 4.0, "aristotle university of thessaloniki": 1.0}}], "source": "ES"}, {"DBLP title": "A Restore-Free Mode for MLC STT-RAM Caches.", "DBLP authors": ["Muhammad Avais Qureshi", "Hyeonggyu Kim", "Soontae Kim"], "year": 2019, "MAG papers": [{"PaperId": 2921551682, "PaperTitle": "a restore free mode for mlc stt ram caches", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction.", "DBLP authors": ["Liang Wen", "Yuejun Zhang", "Xiaoyang Zeng"], "year": 2019, "MAG papers": [{"PaperId": 2916970286, "PaperTitle": "column selection enabled 10t sram utilizing shared diff vdd write and dropped vdd read for power reduction", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ningbo university": 1.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of FSM-Based Function With Reduced Number of States in Integral Stochastic Computing.", "DBLP authors": ["Shao-I Chu", "Chen-En Hsieh", "Yu-Jung Huang"], "year": 2019, "MAG papers": [{"PaperId": 2912746132, "PaperTitle": "design of fsm based function with reduced number of states in integral stochastic computing", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"i shou university": 1.0}}], "source": "ES"}, {"DBLP title": "Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2019, "MAG papers": [{"PaperId": 2914744205, "PaperTitle": "supply insensitive digitally controlled delay lines for 3 d ic clock synchronization architectures", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"dalhousie university": 2.0}}], "source": "ES"}, {"DBLP title": "Devices and Circuits Using Novel 2-D Materials: A Perspective for Future VLSI Systems.", "DBLP authors": ["Giovanni V. Resta", "Alessandra Leonhardt", "Yashwanth Balaji", "Stefan De Gendt", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2019, "MAG papers": [{"PaperId": 2951494531, "PaperTitle": "devices and circuits using novel 2 d materials a perspective for future vlsi systems", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"katholieke universiteit leuven": 3.0, "ecole polytechnique federale de lausanne": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Fully Implantable Cochlear Implant Interface Electronics With 51.2- $\\mu$ W Front-End Circuit.", "DBLP authors": ["Hasan Ulusan", "Salar Chamanian", "Bedirhan Ilik", "Ali Muhtaroglu", "Haluk K\u00fclah"], "year": 2019, "MAG papers": [{"PaperId": 2941248278, "PaperTitle": "fully implantable cochlear implant interface electronics with 51 2 mu w front end circuit", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"middle east technical university": 5.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of $D$ -Band On-Chip Modulator and Signal Source Based on Split-Ring Resonator.", "DBLP authors": ["Yuan Liang", "Chirn Chye Boon", "Chenyang Li", "Xiao-Lan Tang", "Herman Jalli Ng", "Dietmar Kissinger", "Yong Wang", "Qingfeng Zhang", "Hao Yu"], "year": 2019, "MAG papers": [{"PaperId": 2940689762, "PaperTitle": "design and analysis of d band on chip modulator and signal source based on split ring resonator", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of ulm": 1.0, "southern university of science and technology": 3.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture.", "DBLP authors": ["Jeng-Han Tsai"], "year": 2019, "MAG papers": [{"PaperId": 2941738867, "PaperTitle": "design of a 5 3 ghz 31 3 dbm fully integrated cmos power amplifier using folded splitting and combining architecture", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Low Leakage Clock Tree With Dual-Threshold- Voltage Split Input-Output Repeaters.", "DBLP authors": ["Anil Kumar Gundu", "Volkan Kursun"], "year": 2019, "MAG papers": [{"PaperId": 2922301409, "PaperTitle": "low leakage clock tree with dual threshold voltage split input output repeaters", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links.", "DBLP authors": ["Christopher Williams", "Diaaeldin Abdelrahman", "Xiangdong Jia", "Abdullah Ibn Abbas", "Odile Liboiron-Ladouceur", "Glenn E. R. Cowan"], "year": 2019, "MAG papers": [{"PaperId": 2924877344, "PaperTitle": "reconfiguration in source synchronous receivers for short reach parallel optical links", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"concordia university": 5.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Creating a Backscattering Side Channel to Enable Detection of Dormant Hardware Trojans.", "DBLP authors": ["Luong N. Nguyen", "Chia-Lin Cheng", "Milos Prvulovic", "Alenka G. Zajic"], "year": 2019, "MAG papers": [{"PaperId": 2942664295, "PaperTitle": "creating a backscattering side channel to enable detection of dormant hardware trojans", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection Using Reconfigurable Assertion Checkers.", "DBLP authors": ["Uthman Alsaiari", "Fayez Gebali"], "year": 2019, "MAG papers": [{"PaperId": 2940466158, "PaperTitle": "hardware trojan detection using reconfigurable assertion checkers", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of victoria": 2.0}}], "source": "ES"}, {"DBLP title": "High-Speed Implementation of ECC Scalar Multiplication in GF(p) for Generic Montgomery Curves.", "DBLP authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2943126371, "PaperTitle": "high speed implementation of ecc scalar multiplication in gf p for generic montgomery curves", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm.", "DBLP authors": ["Amin Norollah", "Danesh Derafshi", "Hakem Beitollahi", "Mahdi Fazeli"], "year": 2019, "MAG papers": [{"PaperId": 2944423816, "PaperTitle": "rths a low cost high performance real time hardware sorter using a multidimensional sorting algorithm", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"iran university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Novel Systolization of Subquadratic Space Complexity Multipliers Based on Toeplitz Matrix-Vector Product Approach.", "DBLP authors": ["Jeng-Shyang Pan", "Chiou-Yng Lee", "Anissa Sghaier", "Zeghid Medien", "Jiafeng Xie"], "year": 2019, "MAG papers": [{"PaperId": 2928261986, "PaperTitle": "novel systolization of subquadratic space complexity multipliers based on toeplitz matrix vector product approach", "Year": 2019, "CitationCount": 69, "EstimatedCitation": 103, "Affiliations": {"villanova university": 1.0, "lunghwa university of science and technology": 1.0, "shandong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Architecture of Orthogonal Matching Pursuit Based on QR Decomposition.", "DBLP authors": ["Shirshendu Roy", "Debiprasad Priyabrata Acharya", "Ajit Kumar Sahoo"], "year": 2019, "MAG papers": [{"PaperId": 2941145417, "PaperTitle": "low complexity architecture of orthogonal matching pursuit based on qr decomposition", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national institute of technology rourkela": 3.0}}], "source": "ES"}, {"DBLP title": "MTTF Enhancement Power-C4 Bump Placement Optimization.", "DBLP authors": ["Somayeh Rahimipour", "Runjie Zhang", "Ke Wang", "Kevin Skadron", "Fakhrul Zaman Rokhani", "Mircea R. Stan"], "year": 2019, "MAG papers": [{"PaperId": 2941054285, "PaperTitle": "mttf enhancement power c4 bump placement optimization", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of virginia": 4.0, "universiti putra malaysia": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization of Experimental Designs for System- Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown.", "DBLP authors": ["Dae-Hyun Kim", "Shu-Han Hsu", "Linda Milor"], "year": 2019, "MAG papers": [{"PaperId": 2942925640, "PaperTitle": "optimization of experimental designs for system level accelerated life test in a memory system degraded by time dependent dielectric breakdown", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling the Interdependences Between Voltage Fluctuation and BTI Aging.", "DBLP authors": ["Sami Salamin", "Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [{"PaperId": 2922461735, "PaperTitle": "modeling the interdependences between voltage fluctuation and bti aging", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 4.0, "indian institute of technology bombay": 2.0}}], "source": "ES"}, {"DBLP title": "Saturation-Volume Estimation for Multisegment Copper Interconnect Wires.", "DBLP authors": ["Zeyu Sun", "Sheriff Sadiqbatcha", "Hengyang Zhao", "Sheldon X.-D. Tan"], "year": 2019, "MAG papers": [{"PaperId": 2921157711, "PaperTitle": "saturation volume estimation for multisegment copper interconnect wires", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california riverside": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values.", "DBLP authors": ["Nezam Rohbani", "Hiroaki Gau", "Sara Mohammadinejad", "Tapas Kumar Maiti", "Dondee Navarro", "Mitiko Miura-Mattausch", "Hans J\u00fcrgen Mattausch", "Hirotaka Takatsuka"], "year": 2019, "MAG papers": [{"PaperId": 2941240912, "PaperTitle": "power reduction and bti mitigation of data cache memory based on the storage management of narrow width values", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hiroshima university": 5.0, "university of southern california": 1.0, "fujitsu": 1.0}}], "source": "ES"}, {"DBLP title": "A Parametric DFT Scheme for STT-MRAMs.", "DBLP authors": ["Govind Radhakrishnan", "Youngki Yoon", "Manoj Sachdev"], "year": 2019, "MAG papers": [{"PaperId": 2940984015, "PaperTitle": "a parametric dft scheme for stt mrams", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2935559025, "PaperTitle": "a comprehensive framework for parametric failure modeling and yield analysis of stt mram", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology.", "DBLP authors": ["Fabrizio Riente", "Daniel Melis", "Marco Vacca"], "year": 2019, "MAG papers": [{"PaperId": 2953504216, "PaperTitle": "exploring the 3 d integrability of perpendicular nanomagnet logic technology", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2921114118, "PaperTitle": "test scores for improving the accuracy of logic diagnosis for multiple defects", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A 13.4-MHz Relaxation Oscillator With Temperature Compensation.", "DBLP authors": ["Yi-An Chang", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [{"PaperId": 2945756066, "PaperTitle": "a 13 4 mhz relaxation oscillator with temperature compensation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Fast, Ring-Based Design of 3-D Stacked DRAM.", "DBLP authors": ["Andrew J. Douglass", "Sunil P. Khatri"], "year": 2019, "MAG papers": [{"PaperId": 2933432164, "PaperTitle": "fast ring based design of 3 d stacked dram", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Guided GA-Based Multiobjective Optimization of Placement and Assignment of TSVs in 3-D ICs.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2019, "MAG papers": [{"PaperId": 2946831974, "PaperTitle": "guided ga based multiobjective optimization of placement and assignment of tsvs in 3 d ics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian statistical institute": 1.0, "information technology university": 1.0}}], "source": "ES"}, {"DBLP title": "A Dead-Beat-Controlled Fast-Transient-Response Buck Converter With Active Pseudo-Current-Sensing Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jun-Yi Lin", "Yi-Tsen Ku"], "year": 2019, "MAG papers": [{"PaperId": 2941181310, "PaperTitle": "a dead beat controlled fast transient response buck converter with active pseudo current sensing techniques", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taipei university of technology": 3.0, "california state university fullerton": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Harvesting Circuits With a High-Efficiency Rectifier and a Low Temperature Coefficient Bandgap Voltage Reference.", "DBLP authors": ["Shuenn-Yuh Lee", "Zhan-Xian Liao", "Chih-Hung Lee"], "year": 2019, "MAG papers": [{"PaperId": 2940680166, "PaperTitle": "energy harvesting circuits with a high efficiency rectifier and a low temperature coefficient bandgap voltage reference", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive Variations.", "DBLP authors": ["Venkata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2946609454, "PaperTitle": "autotuning of integrated inductive voltage regulator using on chip delay sensor to tolerate process and passive variations", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Stability of On-Chip Power Delivery Systems With Multiple Low-Dropout Regulators.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2019, "MAG papers": [{"PaperId": 2946512309, "PaperTitle": "stability of on chip power delivery systems with multiple low dropout regulators", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Pass Filter Bandwidth Adaptation Technique for Phase Interpolators.", "DBLP authors": ["Archit Joshi", "Mukul Sarkar"], "year": 2019, "MAG papers": [{"PaperId": 2939629114, "PaperTitle": "a low pass filter bandwidth adaptation technique for phase interpolators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "A Code Inversion Encoding Technique to Improve Read Margin of A Cross-Point Phase Change Memory.", "DBLP authors": ["Kwangmin Kim", "Seokjoon Kang", "Byungsub Kim"], "year": 2019, "MAG papers": [{"PaperId": 2941375228, "PaperTitle": "a code inversion encoding technique to improve read margin of a cross point phase change memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pohang university of science and technology": 2.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM.", "DBLP authors": ["Randy W. Mann", "Meixiong Zhao", "Sanjay Parihar", "Qun Gao", "Ankur Arya", "Carl Radens", "Shesh Mani Pandey", "Joseph Versaggi", "Jack M. Higman", "Rick Carter"], "year": 2019, "MAG papers": [{"PaperId": 2945998378, "PaperTitle": "an extrinsic device and leakage mechanism in advanced bulk finfet sram", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"globalfoundries": 10.0}}], "source": "ES"}, {"DBLP title": "Variation-Tolerant WL Driving Scheme for High-Capacity NAND Flash Memory.", "DBLP authors": ["Junyoung Ko", "Younghwi Yang", "Jisu Kim", "Cheon An Lee", "Young-Sun Min", "Jin-Young Chun", "Moosung Kim", "Seong-Ook Jung"], "year": 2019, "MAG papers": [{"PaperId": 2943608468, "PaperTitle": "variation tolerant wl driving scheme for high capacity nand flash memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 5.0, "yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "A Study of Read Margin Enhancement for 3T2R Nonvolatile TCAM Using Adaptive Bias Training.", "DBLP authors": ["Jisu Min", "Cheol Kim", "Sung-Yong Kim", "Kee-Won Kwon"], "year": 2019, "MAG papers": [{"PaperId": 2947793635, "PaperTitle": "a study of read margin enhancement for 3t2r nonvolatile tcam using adaptive bias training", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sungkyunkwan university": 4.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design.", "DBLP authors": ["Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Ying Wang", "Dijun Liu", "Weisheng Zhao"], "year": 2019, "MAG papers": [{"PaperId": 2945270315, "PaperTitle": "an adaptive thermal aware ecc scheme for reliable stt mram llc design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"beihang university": 2.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection.", "DBLP authors": ["Duy Thanh Nguyen", "Tuan Nghia Nguyen", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "MAG papers": [{"PaperId": 2935524202, "PaperTitle": "a high throughput and power efficient fpga implementation of yolo cnn for object detection", "Year": 2019, "CitationCount": 38, "EstimatedCitation": 55, "Affiliations": {"seoul national university": 3.0, "seoul national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic.", "DBLP authors": ["Xiaocong Lian", "Zhenyu Liu", "Zhourui Song", "Jiwu Dai", "Wei Zhou", "Xiangyang Ji"], "year": 2019, "MAG papers": [{"PaperId": 2946355854, "PaperTitle": "high performance fpga based cnn accelerator with block floating point arithmetic", "Year": 2019, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"beijing university of posts and telecommunications": 1.0, "tsinghua university": 3.0, "northwestern polytechnical university": 2.0}}], "source": "ES"}, {"DBLP title": "A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based In Situ Error Detection and Correction Technique.", "DBLP authors": ["Seongjong Kim", "Joao Pedro Cerqueira", "Mingoo Seok"], "year": 2019, "MAG papers": [{"PaperId": 2944830921, "PaperTitle": "a near threshold spiking neural network accelerator with a body swapping based in situ error detection and correction technique", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "Powerline Communication for Enhanced Connectivity in Neuromorphic Systems.", "DBLP authors": ["Aayush Ankit", "Minsuk Koo", "Shreyas Sen", "Kaushik Roy"], "year": 2019, "MAG papers": [{"PaperId": 2939239673, "PaperTitle": "powerline communication for enhanced connectivity in neuromorphic systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Providing Integrity in Real-Time Networks-on-Chip.", "DBLP authors": ["Eberle A. Rambo", "Yunsheng Shang", "Rolf Ernst"], "year": 2019, "MAG papers": [{"PaperId": 2946582735, "PaperTitle": "providing integrity in real time networks on chip", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Flip-Chip Routing With I/O Planning Considering Practical Pad Assignment Constraints.", "DBLP authors": ["Tao-Chun Yu", "An-Jie Shih", "Shao-Yun Fang"], "year": 2019, "MAG papers": [{"PaperId": 2945542637, "PaperTitle": "flip chip routing with i o planning considering practical pad assignment constraints", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization.", "DBLP authors": ["Kyeongrok Jo", "Seyong Ahn", "Jungho Do", "Taejoong Song", "Taewhan Kim", "Kyu-Myung Choi"], "year": 2019, "MAG papers": [{"PaperId": 2944442872, "PaperTitle": "design rule evaluation framework using automatic cell layout generator for design technology co optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 3.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Through-Silicon Via-Based Capacitor and Its Application in LDO Regulator Design.", "DBLP authors": ["Libo Qian", "Kefang Qian", "Xitao He", "Zhufei Chu", "Yidie Ye", "Shi Ge", "Yinshui Xia"], "year": 2019, "MAG papers": [{"PaperId": 2930442772, "PaperTitle": "through silicon via based capacitor and its application in ldo regulator design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ningbo university": 6.0, "china jiliang university": 1.0}}], "source": "ES"}, {"DBLP title": "PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration.", "DBLP authors": ["Pedro Reviriego", "Anees Ullah", "Salvatore Pontarelli"], "year": 2019, "MAG papers": [{"PaperId": 2929407385, "PaperTitle": "pr tcam efficient tcam emulation on xilinx fpgas using partial reconfiguration", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism.", "DBLP authors": ["Myeongjin Kim", "Wontaeck Jung", "Hyukjun Lee", "Eui-Young Chung"], "year": 2019, "MAG papers": [{"PaperId": 2963104961, "PaperTitle": "a novel nand flash memory architecture for maximally exploiting plane level parallelism", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 1.0, "sogang university": 1.0, "yonsei university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Decompression of Binary Encoded Balanced Ternary Sequences.", "DBLP authors": ["Olivier Muller", "Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2019, "MAG papers": [{"PaperId": 2949730701, "PaperTitle": "efficient decompression of binary encoded balanced ternary sequences", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of grenoble": 4.0}}], "source": "ES"}, {"DBLP title": "A Test Chip for Characterization of the Series Association of MOSFETs.", "DBLP authors": ["Rafael Sanchotene Silva", "Lucas Pereira Luiz", "M\u00e1rcio Cherem Schneider", "Carlos Galup-Montoro"], "year": 2019, "MAG papers": [{"PaperId": 2940222991, "PaperTitle": "a test chip for characterization of the series association of mosfets", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"universidade federal de santa catarina": 4.0}}], "source": "ES"}, {"DBLP title": "Test-Friendly Data-Selectable Self-Gating (DSSG).", "DBLP authors": ["Jihye Kim", "Sangjun Lee", "Sungho Kang"], "year": 2019, "MAG papers": [{"PaperId": 2948345470, "PaperTitle": "test friendly data selectable self gating dssg", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs.", "DBLP authors": ["C.-J. Richard Shi", "Aili Wang"], "year": 2019, "MAG papers": [{"PaperId": 2946588248, "PaperTitle": "analysis of bitwise and samplewise switched passive charge sharing sar adcs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique.", "DBLP authors": ["Daiguo Xu", "Hequan Jiang", "Lei Qiu", "Xiaoquan Yu", "Jianan Wang", "Zhengping Zhang", "Can Zhu", "Shiliu Xu"], "year": 2019, "MAG papers": [{"PaperId": 2945153161, "PaperTitle": "a linearity enhanced 10 bit 160 ms s sar adc with low noise comparator technique", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tongji university": 1.0, "university of electronic science and technology of china": 2.0}}], "source": "ES"}, {"DBLP title": "A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS.", "DBLP authors": ["Guanhua Wang", "Kexu Sun", "Qing Zhang", "Salam Elahmadi", "Ping Gui"], "year": 2019, "MAG papers": [{"PaperId": 2944515859, "PaperTitle": "a 43 6 db sndr 1 gs s 3 2 mw sar adc with background calibrated fine and coarse comparators in 28 nm cmos", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ipg photonics": 2.0, "southern methodist university": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs.", "DBLP authors": ["Congyi Zhu", "Renrong Liang", "Jun Lin", "Zhongfeng Wang", "Li Li"], "year": 2019, "MAG papers": [{"PaperId": 2944233208, "PaperTitle": "analysis and design of a large dither injection circuit for improving linearity in pipelined adcs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 1.0, "nanjing university": 4.0}}], "source": "ES"}, {"DBLP title": "432 nW per Channel 130 nV/rtHz ECG Acquisition Front End With Multifrequency Chopping.", "DBLP authors": ["Prathamesh Khatavkar", "Sankaran Aniruddhan"], "year": 2019, "MAG papers": [{"PaperId": 2942564193, "PaperTitle": "432 nw per channel 130 nv rthz ecg acquisition front end with multifrequency chopping", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Interpage-Based Endurance-Enhancing Lower State Encoding for MLC and TLC Flash Memory Storages.", "DBLP authors": ["Wonyoung Lee", "Mincheol Kang", "Seokin Hong", "Soontae Kim"], "year": 2019, "MAG papers": [{"PaperId": 2945976347, "PaperTitle": "interpage based endurance enhancing lower state encoding for mlc and tlc flash memory storages", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 3.0, "kyungpook national university": 1.0}}], "source": "ES"}, {"DBLP title": "DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System.", "DBLP authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yufei Ding", "Weisheng Zhao", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2944431751, "PaperTitle": "dasm data streaming based computing in nonvolatile memory architecture for embedded system", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"beihang university": 4.0, "university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages.", "DBLP authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Yu-Ming Chang", "Wei-Kuan Shih"], "year": 2019, "MAG papers": [{"PaperId": 2955033349, "PaperTitle": "mwjfs a multiwrite mode journaling file system for mlc nvram storages", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"academia sinica": 3.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication.", "DBLP authors": ["Shahzad Muzaffar", "Ibrahim M. Elfadel"], "year": 2019, "MAG papers": [{"PaperId": 2944429816, "PaperTitle": "a domain specific processor microarchitecture for energy efficient dynamic iot communication", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"khalifa university": 2.0}}], "source": "ES"}, {"DBLP title": "28-GHz CMOS VCO With Capacitive Splitting and Transformer Feedback Techniques for 5G Communication.", "DBLP authors": ["Yupeng Fu", "Lianming Li", "Dongming Wang", "Xuan Wang", "Long He"], "year": 2019, "MAG papers": [{"PaperId": 2946033997, "PaperTitle": "28 ghz cmos vco with capacitive splitting and transformer feedback techniques for 5g communication", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"southeast university": 5.0}}], "source": "ES"}, {"DBLP title": "Extended Transparent-Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2948989556, "PaperTitle": "extended transparent scan", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee", "Sudhakar M. Reddy"], "year": 2019, "MAG papers": [{"PaperId": 2952274626, "PaperTitle": "an efficient diagnosis aware atpg procedure to enhance diagnosis resolution and test compaction", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 1.0, "university of iowa": 1.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over $GF(2^m)$ Based on Reordered Normal Basis.", "DBLP authors": ["Jiafeng Xie", "Chiou-Yng Lee", "Pramod Kumar Meher", "Zhi-Hong Mao"], "year": 2019, "MAG papers": [{"PaperId": 2951828220, "PaperTitle": "novel bit parallel and digit serial systolic finite field multipliers over gf 2 m based on reordered normal basis", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanyang technological university": 1.0, "villanova university": 1.0, "lunghwa university of science and technology": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Timed Adaptive Digit-Serial Addition.", "DBLP authors": ["Ned Bingham", "Rajit Manohar"], "year": 2019, "MAG papers": [{"PaperId": 2952713769, "PaperTitle": "self timed adaptive digit serial addition", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yale university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding.", "DBLP authors": ["Fereshteh Jafarzadehpour", "Amir Sabbagh Molahosseini", "Azadeh Alsadat Emrani Zarandi", "Leonel Sousa"], "year": 2019, "MAG papers": [{"PaperId": 2954534233, "PaperTitle": "efficient modular adder designs based on thermometer and one hot coding", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"islamic azad university": 2.0, "shahid bahonar university of kerman": 1.0, "instituto superior tecnico": 1.0}}], "source": "ES"}, {"DBLP title": "Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base.", "DBLP authors": ["Yuanyong Luo", "Yuxuan Wang", "Yajun Ha", "Zhongfeng Wang", "Siyuan Chen", "Hongbing Pan"], "year": 2019, "MAG papers": [{"PaperId": 2950967672, "PaperTitle": "generalized hyperbolic cordic and its logarithmic and exponential computation with arbitrary fixed base", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"nanjing university": 4.0, "duke university": 1.0, "shanghaitech university": 1.0}}], "source": "ES"}, {"DBLP title": "A Physics-Based Variability-Aware Methodology to Estimate Critical Charge for Near-Threshold Voltage Latches.", "DBLP authors": ["Chaudhry Indra Kumar", "Ishant Bhatia", "Arvind Kumar Sharma", "Deep Sehgal", "H. S. Jatana", "Anand Bulusu"], "year": 2019, "MAG papers": [{"PaperId": 2944065234, "PaperTitle": "a physics based variability aware methodology to estimate critical charge for near threshold voltage latches", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology roorkee": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling and Detectability of Full Open Gate Defects in FinFET Technology.", "DBLP authors": ["Freddy Forero", "Hector Villacorta", "Michel Renovell", "V\u00edctor H. Champac"], "year": 2019, "MAG papers": [{"PaperId": 2953814537, "PaperTitle": "modeling and detectability of full open gate defects in finfet technology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects.", "DBLP authors": ["Khushboo Rani", "Hemangee K. Kapoor"], "year": 2019, "MAG papers": [{"PaperId": 2959607135, "PaperTitle": "write variation aware buffer assignment for improved lifetime of non volatile buffers in on chip interconnects", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System.", "DBLP authors": ["Jiyong Woo", "Shimeng Yu"], "year": 2019, "MAG papers": [{"PaperId": 2952315208, "PaperTitle": "impact of selector devices in analog rram based crossbar arrays for inference and training of neuromorphic system", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing.", "DBLP authors": ["Yidong Liu", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2019, "MAG papers": [{"PaperId": 2955242165, "PaperTitle": "an energy efficient and noise tolerant recurrent neural network using stochastic computing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of alberta": 2.0, "northeastern university": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter.", "DBLP authors": ["Xinyi Ge", "Yong Chen", "Xiaoteng Zhao", "Pui-In Mak", "Rui Paulo Martins"], "year": 2019, "MAG papers": [{"PaperId": 2976485624, "PaperTitle": "analysis and verification of jitter in bang bang clock and data recovery circuit with a second order loop filter", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of macau": 5.0}}], "source": "ES"}, {"DBLP title": "A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications.", "DBLP authors": ["Seong-Jin Yun", "Jiseong Lee", "Yun Chan Im", "Yong Sin Kim"], "year": 2019, "MAG papers": [{"PaperId": 2954892096, "PaperTitle": "a digital ldo regulator with a self clocking burst logic for ultralow power applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Jos\u00e9 Miguel Rocha-P\u00e9rez"], "year": 2019, "MAG papers": [{"PaperId": 2949920751, "PaperTitle": "pseudo three stage miller op amp with enhanced small signal and large signal performance", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national institute of astrophysics optics and electronics": 1.0, "university of navarra": 1.0, "new mexico state university": 2.0, "university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar.", "DBLP authors": ["Iman Y. Taha", "Mitra Mirhassani"], "year": 2019, "MAG papers": [{"PaperId": 2957414056, "PaperTitle": "a 24 ghz dco with high amplitude stabilization and enhanced startup time for automotive radar", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of windsor": 2.0}}], "source": "ES"}, {"DBLP title": "The Costs of Confidentiality in Virtualized FPGAs.", "DBLP authors": ["Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2019, "MAG papers": [{"PaperId": 2965536425, "PaperTitle": "the costs of confidentiality in virtualized fpgas", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications.", "DBLP authors": ["J. Kokila", "N. Ramasubramanian", "Nagi Naganathan"], "year": 2019, "MAG papers": [{"PaperId": 2966452659, "PaperTitle": "resource efficient metering scheme for protecting soc fpga device and ips in iot applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national institute of technology tiruchirappalli": 2.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Application-Dependent Testing of FPGA Interconnect Network.", "DBLP authors": ["Shukla Banik", "Suchismita Roy", "Bibhash Sen"], "year": 2019, "MAG papers": [{"PaperId": 2962740138, "PaperTitle": "application dependent testing of fpga interconnect network", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national institute of technology durgapur": 3.0}}], "source": "ES"}, {"DBLP title": "Single-Inductor-Multiple-Tier Regulation: TSV-Inductor-Based On-Chip Buck Converters for 3-D IC Power Delivery.", "DBLP authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "year": 2019, "MAG papers": [{"PaperId": 2954116083, "PaperTitle": "single inductor multiple tier regulation tsv inductor based on chip buck converters for 3 d ic power delivery", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"zhejiang university": 1.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs.", "DBLP authors": ["Lennart Bamberg", "Alberto Garc\u00eda Ortiz"], "year": 2019, "MAG papers": [{"PaperId": 2966550591, "PaperTitle": "coding based low power through silicon via redundancy schemes for heterogeneous 3 d socs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree.", "DBLP authors": ["Saru Vig", "Rohan Juneja", "Guiyuan Jiang", "Siew-Kei Lam", "Changhai Ou"], "year": 2019, "MAG papers": [{"PaperId": 2955786073, "PaperTitle": "framework for fast memory authentication using dynamically skewed integrity tree", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanyang technological university": 4.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations.", "DBLP authors": ["Yajuan He", "Jiubai Zhang", "Xiaoqing Wu", "Xin Si", "Shaowei Zhen", "Bo Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2951246649, "PaperTitle": "a half select disturb free 11t sram cell with built in write read assist scheme for ultralow voltage operations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of electronic science and technology of china": 6.0}}], "source": "ES"}, {"DBLP title": "An Error Location and Correction Method for Memory Based on Data Similarity Analysis.", "DBLP authors": ["Cuiping Shao", "Huiyun Li", "Jiayan Fang", "Qihua Deng"], "year": 2019, "MAG papers": [{"PaperId": 2964791680, "PaperTitle": "an error location and correction method for memory based on data similarity analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Built-In Redundancy Analysis for Memory Repair.", "DBLP authors": ["Hayoung Lee", "Donghyun Han", "Seungtaek Lee", "Sungho Kang"], "year": 2019, "MAG papers": [{"PaperId": 2954055522, "PaperTitle": "dynamic built in redundancy analysis for memory repair", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement.", "DBLP authors": ["Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "MAG papers": [{"PaperId": 2951911020, "PaperTitle": "a novel hybrid dram stt ram last level cache architecture for performance energy and endurance enhancement", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Unaligned Burst-Aware Memory Subsystem.", "DBLP authors": ["Wooyoung Jang"], "year": 2019, "MAG papers": [{"PaperId": 2955200957, "PaperTitle": "unaligned burst aware memory subsystem", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dankook university": 1.0}}], "source": "ES"}, {"DBLP title": "Infection-Based Dead Page Prediction in Hybrid Memory Architecture.", "DBLP authors": ["Ing-Chao Lin", "Da-Wei Chang", "Chen-Tai Kao", "Sheng-Xuan Lin"], "year": 2019, "MAG papers": [{"PaperId": 2957233609, "PaperTitle": "infection based dead page prediction in hybrid memory architecture", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM.", "DBLP authors": ["Suk Min Kim", "Byungkyu Song", "Seong-Ook Jung"], "year": 2019, "MAG papers": [{"PaperId": 2955838247, "PaperTitle": "sensing margin enhancement technique utilizing boosted reference voltage for low voltage and high density dram", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 2.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits.", "DBLP authors": ["Hang Wang", "Tiancheng Wang", "Longjun Liu", "Hongbin Sun", "Nanning Zheng"], "year": 2019, "MAG papers": [{"PaperId": 2954785594, "PaperTitle": "efficient compression based line buffer design for image video processing circuits", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"xi an jiaotong university": 5.0}}], "source": "ES"}, {"DBLP title": "Incremental Timing-Driven Placement With Approximated Signoff Wire Delay and Regression-Based Cell Delay.", "DBLP authors": ["Tai-Cheng Lee", "Yih-Lang Li"], "year": 2019, "MAG papers": [{"PaperId": 2976181145, "PaperTitle": "incremental timing driven placement with approximated signoff wire delay and regression based cell delay", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Model Order Reduction Method for Large-Scale RC Interconnect and Implementation of Adaptive Digital PI Controller.", "DBLP authors": ["Mohamed Kouki"], "year": 2019, "MAG papers": [{"PaperId": 2964204790, "PaperTitle": "model order reduction method for large scale rc interconnect and implementation of adaptive digital pi controller", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA.", "DBLP authors": ["Weiqiang Liu", "Sailong Fan", "Ayesha Khalid", "Ciara Rafferty", "M\u00e1ire O&aposNeill"], "year": 2019, "MAG papers": [{"PaperId": 2953289753, "PaperTitle": "optimized schoolbook polynomial multiplication for compact lattice based cryptography on fpga", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"queen s university belfast": 3.0, "nanjing university of aeronautics and astronautics": 2.0}}], "source": "ES"}, {"DBLP title": "74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations.", "DBLP authors": ["Chua-Chin Wang", "Pang-Yen Lou", "Tsung-Yi Tsai", "Hsiang-Yu Shih"], "year": 2019, "MAG papers": [{"PaperId": 2963777386, "PaperTitle": "74 dbc sfdr 71 mhz four stage pipeline rom less ddfs using factorized second order parabolic equations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 4.0}}], "source": "ES"}, {"DBLP title": "An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ.", "DBLP authors": ["Ben Perach", "Shahar Kvatinsky"], "year": 2019, "MAG papers": [{"PaperId": 2967507173, "PaperTitle": "an asynchronous and low power true random number generator using stt mtj", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Compressed-Sensing-Based Watermark Cryptosystem and Circuits Implementation for Wireless Sensor Networks.", "DBLP authors": ["Ting-Sheng Chen", "Kai-Ni Hou", "Win-Ken Beh", "An-Yeu Wu"], "year": 2019, "MAG papers": [{"PaperId": 2971211493, "PaperTitle": "low complexity compressed sensing based watermark cryptosystem and circuits implementation for wireless sensor networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Design and Evaluation of a Printed Analog-Based Differential Physical Unclonable Function.", "DBLP authors": ["Lukas Zimmermann", "Alexander Scholz", "Mehdi Baradaran Tahoori", "Jasmin Aghassi-Hagmann", "Axel Sikora"], "year": 2019, "MAG papers": [{"PaperId": 2960346095, "PaperTitle": "design and evaluation of a printed analog based differential physical unclonable function", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0, "university of applied sciences offenburg": 2.0}}], "source": "ES"}, {"DBLP title": "A Spintronics Memory PUF for Resilience Against Cloning Counterfeit.", "DBLP authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Sarath Mohanachandran Nair", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2968826553, "PaperTitle": "a spintronics memory puf for resilience against cloning counterfeit", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Reversible Circuits: IC/IP Piracy Attacks and Countermeasures.", "DBLP authors": ["Samah Mohamed Saeed", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2972862298, "PaperTitle": "reversible circuits ic ip piracy attacks and countermeasures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"new york university": 1.0, "city university of new york": 1.0, "johannes kepler university of linz": 2.0, "university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Design for Test and Hardware Security Utilizing Retention Loss of Memristors.", "DBLP authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"], "year": 2019, "MAG papers": [{"PaperId": 2973749287, "PaperTitle": "design for test and hardware security utilizing retention loss of memristors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS.", "DBLP authors": ["Taehui Na", "Byungkyu Song", "Sara Choi", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2019, "MAG papers": [{"PaperId": 2963909880, "PaperTitle": "offset canceling single ended sensing scheme with one bit line precharge architecture for resistive nonvolatile memory in 65 nm cmos", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"qualcomm": 2.0, "yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing.", "DBLP authors": ["Akhilesh Jaiswal", "Indranil Chakraborty", "Amogh Agrawal", "Kaushik Roy"], "year": 2019, "MAG papers": [{"PaperId": 2966878541, "PaperTitle": "8t sram cell as a multibit dot product engine for beyond von neumann computing", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs.", "DBLP authors": ["Xizhu Peng", "Jinfeng Guo", "Qingqing Bao", "Zeyu Li", "Haoyu Zhuang", "He Tang"], "year": 2019, "MAG papers": [{"PaperId": 2954473801, "PaperTitle": "a low power low cost on chip digital background calibration for pipelined adcs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 6.0}}], "source": "ES"}, {"DBLP title": "Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits.", "DBLP authors": ["Kentaro Yoshioka", "Tomohiko Sugimoto", "Naoya Waki", "Sinnyoung Kim", "Daisuke Kurose", "Hirotomo Ishii", "Masanori Furuta", "Akihide Sai", "Hiroki Ishikuro", "Tetsuro Itakura"], "year": 2019, "MAG papers": [{"PaperId": 2959812166, "PaperTitle": "digital amplifier a power efficient and process scaling amplifier for switched capacitor circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"toshiba": 9.0, "keio university": 1.0}}], "source": "ES"}, {"DBLP title": "Padding of Multicycle Broadside and Skewed-Load Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2960297133, "PaperTitle": "padding of multicycle broadside and skewed load tests", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Postbond Test of Through-Silicon Vias With Resistive Open Defects.", "DBLP authors": ["Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Daniel Arum\u00ed", "Joan Figueras"], "year": 2019, "MAG papers": [{"PaperId": 2963687654, "PaperTitle": "postbond test of through silicon vias with resistive open defects", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Successive Cancellation Stack Decoder for Polar Codes.", "DBLP authors": ["Wenqing Song", "Huayi Zhou", "Kai Niu", "Zaichen Zhang", "Li Li", "Xiaohu You", "Chuan Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2962614104, "PaperTitle": "efficient successive cancellation stack decoder for polar codes", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"southeast university": 4.0, "nanjing university": 2.0, "beijing university of posts and telecommunications": 1.0}}], "source": "ES"}, {"DBLP title": "A CMOS Majority Logic Gate and its Application to One-Step ML Decodable Codes.", "DBLP authors": ["Jing Guo", "Shanshan Liu", "Lei Zhu", "Fabrizio Lombardi"], "year": 2019, "MAG papers": [{"PaperId": 2957520949, "PaperTitle": "a cmos majority logic gate and its application to one step ml decodable codes", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 2.0, "north university of china": 1.0, "qiqihar university": 1.0}}], "source": "ES"}, {"DBLP title": "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology.", "DBLP authors": ["Florian Zaruba", "Luca Benini"], "year": 2019, "MAG papers": [{"PaperId": 2936567838, "PaperTitle": "the cost of application class processing energy and performance analysis of a linux ready 1 7 ghz 64 bit risc v core in 22 nm fdsoi technology", "Year": 2019, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Power Management for Multicore Processors via Heterogeneous Voltage Regulation and Machine Learning Enabled Adaptation.", "DBLP authors": ["Xin Zhan", "Jianhao Chen", "Edgar S\u00e1nchez-Sinencio", "Peng Li"], "year": 2019, "MAG papers": [{"PaperId": 2961245123, "PaperTitle": "power management for multicore processors via heterogeneous voltage regulation and machine learning enabled adaptation", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "R-Accelerator: An RRAM-Based CGRA Accelerator With Logic Contraction.", "DBLP authors": ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "year": 2019, "MAG papers": [{"PaperId": 2965351898, "PaperTitle": "r accelerator an rram based cgra accelerator with logic contraction", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks.", "DBLP authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "year": 2019, "MAG papers": [{"PaperId": 2963602484, "PaperTitle": "pxnor bnn in with spin orbit torque mram preset xnor operation based binary neural networks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"beihang university": 4.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "SAADI-EC: A Quality-Configurable Approximate Divider for Energy Efficiency.", "DBLP authors": ["Jackson Melchert", "Setareh Behroozi", "Jingjie Li", "Younghyun Kim"], "year": 2019, "MAG papers": [{"PaperId": 2963649377, "PaperTitle": "saadi ec a quality configurable approximate divider for energy efficiency", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Multispectral Transmission Map Fusion Method and Architecture for Image Dehazing.", "DBLP authors": ["Rahul Kumar", "Brajesh Kumar Kaushik", "R. Balasubramanian"], "year": 2019, "MAG papers": [{"PaperId": 2967523292, "PaperTitle": "multispectral transmission map fusion method and architecture for image dehazing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology roorkee": 3.0}}], "source": "ES"}, {"DBLP title": "A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor.", "DBLP authors": ["Yu-Kai Chiu", "Shen-Iuan Liu"], "year": 2019, "MAG papers": [{"PaperId": 2963047992, "PaperTitle": "a pvt tolerant mdll using a frequency calibrator and a voltage monitor", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection Using Changepoint-Based Anomaly Detection Techniques.", "DBLP authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2963506150, "PaperTitle": "hardware trojan detection using changepoint based anomaly detection techniques", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 2.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Practical Approaches Toward Deep-Learning-Based Cross-Device Power Side-Channel Attack.", "DBLP authors": ["Anupam Golder", "Debayan Das", "Josef Danial", "Santosh Ghosh", "Shreyas Sen", "Arijit Raychowdhury"], "year": 2019, "MAG papers": [{"PaperId": 2954035222, "PaperTitle": "practical approaches toward deep learning based cross device power side channel attack", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 2.0, "intel": 1.0, "purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient On-Chip Randomness Testing Utilizing Machine Learning Techniques.", "DBLP authors": ["Vojtech Mrazek", "Luk\u00e1s Sekanina", "Roland Dobai", "Marek S\u00fds", "Petr Svenda"], "year": 2019, "MAG papers": [{"PaperId": 2958246982, "PaperTitle": "efficient on chip randomness testing utilizing machine learning techniques", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"masaryk university": 2.0, "brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Memristor-Based Neuromorphic Hardware Improvement for Privacy-Preserving ANN.", "DBLP authors": ["Jingyan Fu", "Zhiheng Liao", "Jinhui Wang"], "year": 2019, "MAG papers": [{"PaperId": 2955898745, "PaperTitle": "memristor based neuromorphic hardware improvement for privacy preserving ann", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south alabama": 1.0, "north dakota state university": 2.0}}], "source": "ES"}, {"DBLP title": "Toward Secure Microfluidic Fully Programmable Valve Array Biochips.", "DBLP authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong-Ak Song", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2961069053, "PaperTitle": "toward secure microfluidic fully programmable valve array biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "new york university": 2.0, "new york university abu dhabi": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of Security of Split Manufacturing Using Machine Learning.", "DBLP authors": ["Wei Zeng", "Boyu Zhang", "Azadeh Davoodi"], "year": 2019, "MAG papers": [{"PaperId": 2965079170, "PaperTitle": "analysis of security of split manufacturing using machine learning", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Securing a Wireless Network-on-Chip Against Jamming-Based Denial-of-Service and Eavesdropping Attacks.", "DBLP authors": ["Abhishek Vashist", "Andrew Keats", "Sai Manoj Pudukotai Dinakarrao", "Amlan Ganguly"], "year": 2019, "MAG papers": [{"PaperId": 2971074067, "PaperTitle": "securing a wireless network on chip against jamming based denial of service and eavesdropping attacks", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"rochester institute of technology": 3.0, "george mason university": 1.0}}], "source": "ES"}, {"DBLP title": "A Blockchain-Based Privacy-Preserving Authentication Scheme for VANETs.", "DBLP authors": ["Zhaojun Lu", "Qian Wang", "Gang Qu", "Haichun Zhang", "Zhenglin Liu"], "year": 2019, "MAG papers": [{"PaperId": 2964635667, "PaperTitle": "a blockchain based privacy preserving authentication scheme for vanets", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of maryland college park": 3.0, "huazhong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Systematic Evaluation of Profiling Through Focused Feature Selection.", "DBLP authors": ["Stjepan Picek", "Annelie Heuser", "Alan Jovic", "Lejla Batina"], "year": 2019, "MAG papers": [{"PaperId": 2972518368, "PaperTitle": "a systematic evaluation of profiling through focused feature selection", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"delft university of technology": 1.0, "radboud university nijmegen": 1.0, "centre national de la recherche scientifique": 1.0, "university of zagreb": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture.", "DBLP authors": ["S. Kala", "Babita R. Jose", "Jimson Mathew", "Nalesh Sivanandan"], "year": 2019, "MAG papers": [{"PaperId": 2977634443, "PaperTitle": "high performance cnn accelerator on fpga using unified winograd gemm architecture", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cochin university of science and technology": 3.0, "indian institute of technology patna": 1.0}}], "source": "ES"}, {"DBLP title": "Power Efficiency of S-Boxes: From a Machine-Learning-Based Tool to a Deterministic Model.", "DBLP authors": ["Rajat Sadhukhan", "Nilanjan Datta", "Debdeep Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2964415545, "PaperTitle": "power efficiency of s boxes from a machine learning based tool to a deterministic model", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning.", "DBLP authors": ["Sumit K. Mandal", "Ganapati Bhat", "Chetan Arvind Patil", "Janardhan Rao Doppa", "Partha Pratim Pande", "\u00dcmit Y. Ogras"], "year": 2019, "MAG papers": [{"PaperId": 2964578286, "PaperTitle": "dynamic resource management of heterogeneous mobile platforms via imitation learning", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"arizona state university": 4.0, "washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances.", "DBLP authors": ["Yuhua Liang", "Zhangming Zhu", "Xueqing Li", "Sumeet Kumar Gupta", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2019, "MAG papers": [{"PaperId": 2973051097, "PaperTitle": "utilization of negative capacitance fets to boost analog circuit performances", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pennsylvania state university": 2.0, "university of notre dame": 1.0, "xidian university": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "A Dual-Output Step-Down Switched-Capacitor Voltage Regulator With a Flying Capacitor Crossing Technique for Enhanced Power Efficiency.", "DBLP authors": ["Wookpyo Hong", "Bai Nguyen", "Zhiyuan Zhou", "Nghia Tang", "Jong-Hoon Kim", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2019, "MAG papers": [{"PaperId": 2967441842, "PaperTitle": "a dual output step down switched capacitor voltage regulator with a flying capacitor crossing technique for enhanced power efficiency", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"washington state university": 6.0}}], "source": "ES"}, {"DBLP title": "Golden-Chip-Free Hardware Trojan Detection Through Quiescent Thermal Maps.", "DBLP authors": ["Yongkang Tang", "Shaoqing Li", "Liang Fang", "Xiao Hu", "Jihua Chen"], "year": 2019, "MAG papers": [{"PaperId": 2969756042, "PaperTitle": "golden chip free hardware trojan detection through quiescent thermal maps", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array.", "DBLP authors": ["Xiaoxiao Wang", "Yueying Han", "Mark Mohammad Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 2977298796, "PaperTitle": "system level counterfeit detection using on chip ring oscillator array", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"beihang university": 2.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization and Voltage Scaling.", "DBLP authors": ["Md. Mahbub Alam", "Mark Mohammad Tehranipoor", "Domenic Forte"], "year": 2019, "MAG papers": [{"PaperId": 2969597218, "PaperTitle": "recycled fpga detection using exhaustive lut path delay characterization and voltage scaling", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Formal Modeling and Verification of PCHB Asynchronous Circuits.", "DBLP authors": ["Ashiq A. Sakib", "Scott C. Smith", "Sudarshan K. Srinivasan"], "year": 2019, "MAG papers": [{"PaperId": 2973076780, "PaperTitle": "formal modeling and verification of pchb asynchronous circuits", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university kingsville": 1.0, "north dakota state university": 1.0, "florida polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "Performing Stochastic Computation Deterministically.", "DBLP authors": ["M. Hassan Najafi", "Devon Jenson", "David J. Lilja", "Marc D. Riedel"], "year": 2019, "MAG papers": [{"PaperId": 2967456992, "PaperTitle": "performing stochastic computation deterministically", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of minnesota": 3.0, "university of louisiana at lafayette": 1.0}}], "source": "ES"}, {"DBLP title": "A 3.89-GOPS/mW Scalable Recurrent Neural Network Processor With Improved Efficiency on Memory and Computation.", "DBLP authors": ["Jiaquan Wu", "Feiteng Li", "Zhijian Chen", "Xiaoyan Xiang"], "year": 2019, "MAG papers": [{"PaperId": 2963300701, "PaperTitle": "a 3 89 gops mw scalable recurrent neural network processor with improved efficiency on memory and computation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"zhejiang university": 3.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "A Fully Digital Semirotational Frequency Detection Algorithm for Bang-Bang CDRs.", "DBLP authors": ["Soon-Won Kwon", "Hyeon-Min Bae"], "year": 2019, "MAG papers": [{"PaperId": 2976912469, "PaperTitle": "a fully digital semirotational frequency detection algorithm for bang bang cdrs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Sensitive Integrated Sensor System for Thermal Flow Monitoring.", "DBLP authors": ["Ruikuan Lu", "A. K. M. Arifuzzman", "Md. Kamal Hossain", "Steven D. Gardner", "Sazia A. Eliza", "J. Iwan D. Alexander", "Yehia Massoud", "Mohammad Rafiqul Haider"], "year": 2019, "MAG papers": [{"PaperId": 2972972758, "PaperTitle": "a low power sensitive integrated sensor system for thermal flow monitoring", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 1.0, "university of alabama at birmingham": 6.0, "stevens institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Reliability-Oriented Startup Analysis of Injection-Locked Frequency Divider Based on Broken Symmetry Theory.", "DBLP authors": ["Yun Fang", "Zhong Tang", "Xiao-Peng Yu", "Zheng Shi", "Kiat Seng Yeo"], "year": 2019, "MAG papers": [{"PaperId": 2968293626, "PaperTitle": "a reliability oriented startup analysis of injection locked frequency divider based on broken symmetry theory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"zhejiang university": 4.0, "singapore university of technology and design": 1.0}}], "source": "ES"}]