Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 25 02:49:17 2022
| Host         : DESKTOP-MA229FL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           15 |
| No           | No                    | Yes                    |              40 |           11 |
| No           | Yes                   | No                     |              29 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              49 |           15 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |          Enable Signal         |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  CLKLDIV1HZ/out[0] | OPLBTN/opLBtn                  | rst_n_IBUF                                |                1 |              1 |         1.00 |
|  CLKLDIV1HZ/out[0] |                                |                                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG     | LCDDISPLAY/lcd_data[7]_i_1_n_0 | LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG     |                                | rst_n_IBUF                                |                7 |             29 |         4.14 |
|  n_state           |                                |                                           |               14 |             40 |         2.86 |
|  clk_IBUF_BUFG     |                                | LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0 |               11 |             40 |         3.64 |
|  clk_IBUF_BUFG     | LCDDISPLAY/write_flag          | LCDDISPLAY/FSM_onehot_c_state[39]_i_2_n_0 |               12 |             41 |         3.42 |
+--------------------+--------------------------------+-------------------------------------------+------------------+----------------+--------------+


