
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.613 ; gain = 206.125 ; free physical = 6107 ; free virtual = 9621
Command: synth_design -top system_wrapper -part xc7s50csga324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 725297 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1731.371 ; gain = 153.719 ; free physical = 5746 ; free virtual = 9259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/krek07/Documents/PUF/BD/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/krek07/Documents/PUF/BD/system/synth/system.v:935]
INFO: [Synth 8-6157] synthesizing module 'system_arbiter_puf_0_1' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_arbiter_puf_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_arbiter_puf_0_1' (1#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_arbiter_puf_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (2#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_1_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_1_0' (3#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (4#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:1124]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_0' (5#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/krek07/Documents/PUF/BD/system/synth/system.v:1150]
INFO: [Synth 8-6157] synthesizing module 'system_ila_0_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ila_0_0' (6#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/krek07/Documents/PUF/BD/system/synth/system.v:1171]
INFO: [Synth 8-6157] synthesizing module 'system_ila_1_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ila_1_0' (7#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ila_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_0' (8#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'system_mdm_1_0' has 30 connections declared, but only 29 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:1176]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_0' (9#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'system_microblaze_0_0' has 52 connections declared, but only 51 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:1208]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [/home/krek07/Documents/PUF/BD/system/synth/system.v:1397]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [/home/krek07/Documents/PUF/BD/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (10#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [/home/krek07/Documents/PUF/BD/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (11#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [/home/krek07/Documents/PUF/BD/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (12#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [/home/krek07/Documents/PUF/BD/system/synth/system.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (13#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [/home/krek07/Documents/PUF/BD/system/synth/system.v:788]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (14#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:788]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (15#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (12) of module 'system_xbar_0' [/home/krek07/Documents/PUF/BD/system/synth/system.v:2082]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (12) of module 'system_xbar_0' [/home/krek07/Documents/PUF/BD/system/synth/system.v:2086]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (16#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:1397]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [/home/krek07/Documents/PUF/BD/system/synth/system.v:554]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (17#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_0' (18#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'system_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:700]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (19#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_0' (20#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'system_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:746]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_0' (21#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'system_lmb_bram_0' has 16 connections declared, but only 14 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:771]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (22#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:554]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_1_100M_0' [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (23#1) [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/.Xil/Vivado-725226-krek07-HP-Laptop-15s-eq2xxx/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/krek07/Documents/PUF/BD/system/synth/system.v:1384]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [/home/krek07/Documents/PUF/BD/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/krek07/Documents/PUF/BD/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (24#1) [/home/krek07/Documents/PUF/BD/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (25#1) [/home/krek07/Documents/PUF/BD/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_uartlite_0'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1124]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1260]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1150]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_1'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1171]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arbiter_puf_0'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1077]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_gpio_0'. This will prevent further optimization [/home/krek07/Documents/PUF/BD/system/synth/system.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'system' (26#1) [/home/krek07/Documents/PUF/BD/system/synth/system.v:935]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (27#1) [/home/krek07/Documents/PUF/BD/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1789.090 ; gain = 211.438 ; free physical = 5767 ; free virtual = 9281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.027 ; gain = 217.375 ; free physical = 5766 ; free virtual = 9280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.027 ; gain = 217.375 ; free physical = 5766 ; free virtual = 9280
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_arbiter_puf_0_1/system_arbiter_puf_0_1/system_arbiter_puf_0_1_in_context.xdc] for cell 'system_i/arbiter_puf_0'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_arbiter_puf_0_1/system_arbiter_puf_0_1/system_arbiter_puf_0_1_in_context.xdc] for cell 'system_i/arbiter_puf_0'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ila_1_0/system_ila_1_0/system_ila_1_0_in_context.xdc] for cell 'system_i/ila_1'
Finished Parsing XDC File [/home/krek07/Documents/PUF/BD/system/ip/system_ila_1_0/system_ila_1_0/system_ila_1_0_in_context.xdc] for cell 'system_i/ila_1'
Parsing XDC File [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.srcs/sources_1/xdc/pin.xdc]
Finished Parsing XDC File [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.srcs/sources_1/xdc/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.srcs/sources_1/xdc/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.668 ; gain = 0.000 ; free physical = 5681 ; free virtual = 9191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.668 ; gain = 0.000 ; free physical = 5680 ; free virtual = 9191
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5755 ; free virtual = 9265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5755 ; free virtual = 9265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iclk. (constraint file  /home/krek07/Documents/PUF/BD/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iclk. (constraint file  /home/krek07/Documents/PUF/BD/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/arbiter_puf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5755 ; free virtual = 9265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5757 ; free virtual = 9268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5747 ; free virtual = 9260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/oclk_out1' to pin 'system_i/clk_wiz_1/bbstub_oclk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5629 ; free virtual = 9143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5629 ; free virtual = 9143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5628 ; free virtual = 9142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5588 ; free virtual = 9163
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5588 ; free virtual = 9163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5585 ; free virtual = 9160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_dlmb_bram_if_cntlr_0 |         1|
|3     |system_dlmb_v10_0           |         1|
|4     |system_ilmb_bram_if_cntlr_0 |         1|
|5     |system_ilmb_v10_0           |         1|
|6     |system_lmb_bram_0           |         1|
|7     |system_arbiter_puf_0_1      |         1|
|8     |system_axi_gpio_0_0         |         1|
|9     |system_axi_gpio_1_0         |         1|
|10    |system_axi_uartlite_0_0     |         1|
|11    |system_clk_wiz_1_0          |         1|
|12    |system_ila_0_0              |         1|
|13    |system_ila_1_0              |         1|
|14    |system_mdm_1_0              |         1|
|15    |system_microblaze_0_0       |         1|
|16    |system_rst_clk_wiz_1_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |system_arbiter_puf_0_1      |     1|
|2     |system_axi_gpio_0_0         |     1|
|3     |system_axi_gpio_1_0         |     1|
|4     |system_axi_uartlite_0_0     |     1|
|5     |system_clk_wiz_1_0          |     1|
|6     |system_dlmb_bram_if_cntlr_0 |     1|
|7     |system_dlmb_v10_0           |     1|
|8     |system_ila_0_0              |     1|
|9     |system_ila_1_0              |     1|
|10    |system_ilmb_bram_if_cntlr_0 |     1|
|11    |system_ilmb_v10_0           |     1|
|12    |system_lmb_bram_0           |     1|
|13    |system_mdm_1_0              |     1|
|14    |system_microblaze_0_0       |     1|
|15    |system_rst_clk_wiz_1_100M_0 |     1|
|16    |system_xbar_0               |     1|
|17    |IBUF                        |     1|
|18    |OBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1426|
|2     |  system_i                    |system                               |  1424|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
|5     |    xlconstant_0              |system_xlconstant_0_0                |     0|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5584 ; free virtual = 9159
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.605 ; gain = 217.375 ; free physical = 5619 ; free virtual = 9198
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1916.605 ; gain = 338.953 ; free physical = 5619 ; free virtual = 9198
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.605 ; gain = 0.000 ; free physical = 5534 ; free virtual = 9124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1916.605 ; gain = 348.992 ; free physical = 5643 ; free virtual = 9233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.605 ; gain = 0.000 ; free physical = 5642 ; free virtual = 9232
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krek07/Documents/PUF/PUF20191/project_1/project_1.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 14:50:56 2024...
