\hypertarget{structSYSCTL__PLL__REGS__T}{}\section{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T Struct Reference}
\label{structSYSCTL__PLL__REGS__T}\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}


L\+P\+C17\+X\+X/40\+XX Clock and Power P\+LL register block structure.  




{\ttfamily \#include $<$sysctl\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}{P\+L\+L\+C\+FG}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}{P\+L\+L\+C\+ON}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}{P\+L\+L\+F\+E\+ED}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}{P\+L\+L\+S\+T\+AT}
\item 
uint32\+\_\+t \hyperlink{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C17\+X\+X/40\+XX Clock and Power P\+LL register block structure. 

Definition at line 47 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}!P\+L\+L\+C\+FG@{P\+L\+L\+C\+FG}}
\index{P\+L\+L\+C\+FG@{P\+L\+L\+C\+FG}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+L\+L\+C\+FG}{PLLCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+C\+FG}\hypertarget{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}{}\label{structSYSCTL__PLL__REGS__T_a7f6a92521303bcd5522acdac74af3210}
(R/W) P\+LL Configuration Register 

Definition at line 49 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}!P\+L\+L\+C\+ON@{P\+L\+L\+C\+ON}}
\index{P\+L\+L\+C\+ON@{P\+L\+L\+C\+ON}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+L\+L\+C\+ON}{PLLCON}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+C\+ON}\hypertarget{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}{}\label{structSYSCTL__PLL__REGS__T_a1fb97445f7a92913133769bb098df316}
(R/W) P\+LL Control Register 

Definition at line 48 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}!P\+L\+L\+F\+E\+ED@{P\+L\+L\+F\+E\+ED}}
\index{P\+L\+L\+F\+E\+ED@{P\+L\+L\+F\+E\+ED}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+L\+L\+F\+E\+ED}{PLLFEED}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+F\+E\+ED}\hypertarget{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}{}\label{structSYSCTL__PLL__REGS__T_a658116aa66b1d9e27f12cf0e429663f7}
( /W) P\+LL Feed Register 

Definition at line 51 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}!P\+L\+L\+S\+T\+AT@{P\+L\+L\+S\+T\+AT}}
\index{P\+L\+L\+S\+T\+AT@{P\+L\+L\+S\+T\+AT}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+L\+L\+S\+T\+AT}{PLLSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+P\+L\+L\+S\+T\+AT}\hypertarget{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}{}\label{structSYSCTL__PLL__REGS__T_a9cc1486fbc5a9888ccdd70df2b57ebec}
(R/ ) P\+LL Status Register 

Definition at line 50 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.

\index{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T@{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}4\mbox{]}}\hypertarget{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}{}\label{structSYSCTL__PLL__REGS__T_a8f564110c46a5fba4e6d306cd4137bd3}


Definition at line 52 of file sysctl\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{sysctl__17xx__40xx_8h}{sysctl\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
