from __future__ import annotations

from dataclasses import dataclass
from typing import Any, Mapping

from ..connectors import Connector, ConnectorBundle, ConnectorError
from ..dsl import Signal
from ..hw import Circuit
from ..literals import LiteralValue
from .types import BundleSpec, InterfaceSpec, StagePipeSpec


@dataclass(frozen=True)
class _I1Field:
    width: int = 1
    signed: bool = False


def _normalize_prefix(prefix: str | None) -> str:
    p = "" if prefix is None else str(prefix)
    return p


def _iter_fields(spec: BundleSpec | InterfaceSpec | StagePipeSpec) -> list[tuple[str, Any, str]]:
    out: list[tuple[str, Any, str]] = []
    if isinstance(spec, BundleSpec):
        for f in spec.fields:
            out.append((f.name, f, f.name))
        return out

    if isinstance(spec, InterfaceSpec):
        for b in spec.bundles:
            for f in b.fields:
                key = f"{b.name}_{f.name}"
                out.append((key, f, key))
        return out

    if isinstance(spec, StagePipeSpec):
        for f in spec.payload.fields:
            out.append((f.name, f, f.name))
        if spec.has_valid:
            out.append((spec.valid_name, _I1Field(), spec.valid_name))
        if spec.has_ready:
            out.append((spec.ready_name, _I1Field(), spec.ready_name))
        return out

    raise TypeError(f"expected BundleSpec/InterfaceSpec/StagePipeSpec, got {type(spec).__name__}")


def _port_name(prefix: str | None, local_name: str) -> str:
    p = _normalize_prefix(prefix)
    return f"{p}{local_name}"


def _connector_width(c: Connector) -> int:
    ty = str(c.ty)
    if not ty.startswith("i"):
        raise ConnectorError(f"expected integer connector type, got {ty!r}")
    try:
        w = int(ty[1:])
    except ValueError as e:
        raise ConnectorError(f"invalid integer connector type: {ty!r}") from e
    if w <= 0:
        raise ConnectorError(f"invalid integer connector width: {ty!r}")
    return w


def _connector_signed(c: Connector) -> bool:
    if hasattr(c, "signed"):
        return bool(getattr(c, "signed"))
    rv = c.read()
    return bool(getattr(rv, "signed", False))


def declare_inputs(m: Circuit, spec: BundleSpec | InterfaceSpec | StagePipeSpec, *, prefix: str | None = None) -> ConnectorBundle:
    out: dict[str, Connector] = {}
    for key, f, pname in _iter_fields(spec):
        out[key] = m.input_connector(_port_name(prefix, pname), width=int(f.width), signed=bool(getattr(f, "signed", False)))
    return ConnectorBundle(out)


def declare_outputs(
    m: Circuit,
    spec: BundleSpec | InterfaceSpec | StagePipeSpec,
    values: ConnectorBundle | Mapping[str, Any],
    *,
    prefix: str | None = None,
) -> ConnectorBundle:
    if isinstance(values, ConnectorBundle):
        vals: Mapping[str, Any] = {k: v for k, v in values.items()}
    else:
        vals = dict(values)

    exp = [k for k, _, _ in _iter_fields(spec)]
    got = sorted(str(k) for k in vals.keys())
    missing = sorted(set(exp) - set(got))
    extra = sorted(set(got) - set(exp))
    if missing or extra:
        parts: list[str] = []
        if missing:
            parts.append("missing: " + ", ".join(missing))
        if extra:
            parts.append("extra: " + ", ".join(extra))
        raise ConnectorError(f"declare_outputs key mismatch ({'; '.join(parts)})")

    out: dict[str, Connector] = {}
    for key, f, pname in _iter_fields(spec):
        c = m.as_connector(vals[key], name=key)
        got_w = _connector_width(c)
        exp_w = int(f.width)
        if got_w != exp_w:
            raise ConnectorError(f"declare_outputs[{key!r}] width mismatch: expected i{exp_w}, got i{got_w}")
        exp_signed = bool(getattr(f, "signed", False))
        got_signed = _connector_signed(c)
        if got_signed != exp_signed:
            raise ConnectorError(
                f"declare_outputs[{key!r}] signedness mismatch: expected signed={exp_signed}, got signed={got_signed}"
            )
        out[key] = m.output_connector(_port_name(prefix, pname), c)
    return ConnectorBundle(out)


def _as_signal(v: Connector | Signal, *, ctx: str) -> Signal:
    if isinstance(v, Connector):
        rv = v.read()
        if not isinstance(rv, Signal):
            raise ConnectorError(f"{ctx}: expected clock/reset connector payload Signal, got {type(rv).__name__}")
        return rv
    if isinstance(v, Signal):
        return v
    raise ConnectorError(f"{ctx}: expected Connector or Signal, got {type(v).__name__}")


def _resolve_init(init: Mapping[str, Any] | Any, key: str) -> Any:
    if isinstance(init, Mapping):
        if key in init:
            return init[key]
        if "*" in init:
            return init["*"]
        return 0
    return init


def declare_state_regs(
    m: Circuit,
    spec: BundleSpec | InterfaceSpec | StagePipeSpec,
    *,
    clk: Connector | Signal,
    rst: Connector | Signal,
    prefix: str | None = None,
    init: Mapping[str, Any] | Any = 0,
    en: Connector | Signal | int | LiteralValue = 1,
) -> ConnectorBundle:
    clk_sig = _as_signal(clk, ctx="declare_state_regs(clk)")
    rst_sig = _as_signal(rst, ctx="declare_state_regs(rst)")
    out: dict[str, Connector] = {}
    for key, f, pname in _iter_fields(spec):
        out[key] = m.reg_connector(
            _port_name(prefix, pname),
            clk=clk_sig,
            rst=rst_sig,
            width=int(f.width),
            init=_resolve_init(init, key),
            en=en,
        )
    return ConnectorBundle(out)


def bind_instance_ports(
    m: Circuit,
    spec_bindings: Mapping[str, Connector | ConnectorBundle | Mapping[str, Any]],
) -> dict[str, Connector]:
    out: dict[str, Connector] = {}
    for pname, bound in spec_bindings.items():
        p = str(pname)
        if isinstance(bound, Connector):
            out[p] = m.as_connector(bound, name=p)
            continue
        if isinstance(bound, ConnectorBundle):
            for k, v in bound.items():
                port = f"{p}_{k}"
                out[port] = m.as_connector(v, name=port)
            continue
        if isinstance(bound, Mapping):
            for k, v in bound.items():
                port = f"{p}_{str(k)}"
                out[port] = m.as_connector(v, name=port)
            continue
        raise ConnectorError(
            f"bind_instance_ports: value for {p!r} must be Connector/ConnectorBundle/mapping, got {type(bound).__name__}"
        )
    return out


def connect_like(
    m: Circuit,
    dst: Connector | ConnectorBundle,
    src: Connector | ConnectorBundle,
    *,
    when: Signal | Connector | int | LiteralValue = 1,
) -> None:
    if isinstance(dst, ConnectorBundle) and isinstance(src, ConnectorBundle):
        dkeys = sorted(dst.keys())
        skeys = sorted(src.keys())
        if dkeys != skeys:
            raise ConnectorError(f"connect_like key mismatch: dst={dkeys} src={skeys}")
        for k in dkeys:
            dw = _connector_width(dst[k])
            sw = _connector_width(src[k])
            if dw != sw:
                raise ConnectorError(f"connect_like[{k!r}] width mismatch: dst=i{dw} src=i{sw}")
    m.connect(dst, src, when=when)
