{"sha": "2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjA5NWE5ZDUzOGUwZWEwMGY2ODRmZWE0ZTU1ZGVhZmYyMWJkNGExYg==", "commit": {"author": {"name": "Monk Chiang", "email": "sh.chiang04@gmail.com", "date": "2018-04-07T04:24:48Z"}, "committer": {"name": "Chung-Ju Wu", "email": "jasonwucj@gcc.gnu.org", "date": "2018-04-07T04:24:48Z"}, "message": "[NDS32] Add more intrinsic register names.\n\ngcc/\n\t* config/nds32/nds32.c (nds32_intrinsic_register_names): Add more\n\tintrinsic register names.\n\t* config/nds32/nds32_intrinsic.h (nds32_intrinsic_registers): Add more\n\tintrinsic register enum values and macros.\n\nFrom-SVN: r259202", "tree": {"sha": "af3d7fa3275f031b41ed9e2b05b42fc830381aa7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af3d7fa3275f031b41ed9e2b05b42fc830381aa7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/comments", "author": {"login": "monkchiang", "id": 62004175, "node_id": "MDQ6VXNlcjYyMDA0MTc1", "avatar_url": "https://avatars.githubusercontent.com/u/62004175?v=4", "gravatar_id": "", "url": "https://api.github.com/users/monkchiang", "html_url": "https://github.com/monkchiang", "followers_url": "https://api.github.com/users/monkchiang/followers", "following_url": "https://api.github.com/users/monkchiang/following{/other_user}", "gists_url": "https://api.github.com/users/monkchiang/gists{/gist_id}", "starred_url": "https://api.github.com/users/monkchiang/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/monkchiang/subscriptions", "organizations_url": "https://api.github.com/users/monkchiang/orgs", "repos_url": "https://api.github.com/users/monkchiang/repos", "events_url": "https://api.github.com/users/monkchiang/events{/privacy}", "received_events_url": "https://api.github.com/users/monkchiang/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f62a2af5dfaee45ae09bd170904daae80d822866", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f62a2af5dfaee45ae09bd170904daae80d822866", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f62a2af5dfaee45ae09bd170904daae80d822866"}], "stats": {"total": 477, "additions": 474, "deletions": 3}, "files": [{"sha": "260baebd2a81dbd7e29171d165b588d16ecdd580", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "patch": "@@ -1,3 +1,10 @@\n+2018-04-07  Monk Chiang  <sh.chiang04@gmail.com>\n+\n+\t* config/nds32/nds32.c (nds32_intrinsic_register_names): Add more\n+\tintrinsic register names.\n+\t* config/nds32/nds32_intrinsic.h (nds32_intrinsic_registers): Add more\n+\tintrinsic register enum values and macros.\n+\n 2018-04-07  Chung-Ju Wu  <jasonwucj@gmail.com>\n \n \t* config/nds32/nds32.c (nds32_legitimate_index_p): Modify condition"}, {"sha": "2b52d8409bc1e1fb79eeaa44c718a0e35dc9756c", "filename": "gcc/config/nds32/nds32.c", "status": "modified", "additions": 154, "deletions": 1, "changes": 155, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2Fconfig%2Fnds32%2Fnds32.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2Fconfig%2Fnds32%2Fnds32.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32.c?ref=2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "patch": "@@ -81,7 +81,160 @@\n    NOTE that the base value starting from 1024.  */\n static const char * const nds32_intrinsic_register_names[] =\n {\n-  \"$PSW\", \"$IPSW\", \"$ITYPE\", \"$IPC\"\n+  \"$CPU_VER\",\n+  \"$ICM_CFG\",\n+  \"$DCM_CFG\",\n+  \"$MMU_CFG\",\n+  \"$MSC_CFG\",\n+  \"$MSC_CFG2\",\n+  \"$CORE_ID\",\n+  \"$FUCOP_EXIST\",\n+\n+  \"$PSW\",\n+  \"$IPSW\",\n+  \"$P_IPSW\",\n+  \"$IVB\",\n+  \"$EVA\",\n+  \"$P_EVA\",\n+  \"$ITYPE\",\n+  \"$P_ITYPE\",\n+\n+  \"$MERR\",\n+  \"$IPC\",\n+  \"$P_IPC\",\n+  \"$OIPC\",\n+  \"$P_P0\",\n+  \"$P_P1\",\n+\n+  \"$INT_MASK\",\n+  \"$INT_MASK2\",\n+  \"$INT_MASK3\",\n+  \"$INT_PEND\",\n+  \"$INT_PEND2\",\n+  \"$INT_PEND3\",\n+  \"$SP_USR\",\n+  \"$SP_PRIV\",\n+  \"$INT_PRI\",\n+  \"$INT_PRI2\",\n+  \"$INT_PRI3\",\n+  \"$INT_PRI4\",\n+  \"$INT_CTRL\",\n+  \"$INT_TRIGGER\",\n+  \"$INT_TRIGGER2\",\n+  \"$INT_GPR_PUSH_DIS\",\n+\n+  \"$MMU_CTL\",\n+  \"$L1_PPTB\",\n+  \"$TLB_VPN\",\n+  \"$TLB_DATA\",\n+  \"$TLB_MISC\",\n+  \"$VLPT_IDX\",\n+  \"$ILMB\",\n+  \"$DLMB\",\n+\n+  \"$CACHE_CTL\",\n+  \"$HSMP_SADDR\",\n+  \"$HSMP_EADDR\",\n+  \"$SDZ_CTL\",\n+  \"$N12MISC_CTL\",\n+  \"$MISC_CTL\",\n+  \"$ECC_MISC\",\n+\n+  \"$BPC0\",\n+  \"$BPC1\",\n+  \"$BPC2\",\n+  \"$BPC3\",\n+  \"$BPC4\",\n+  \"$BPC5\",\n+  \"$BPC6\",\n+  \"$BPC7\",\n+\n+  \"$BPA0\",\n+  \"$BPA1\",\n+  \"$BPA2\",\n+  \"$BPA3\",\n+  \"$BPA4\",\n+  \"$BPA5\",\n+  \"$BPA6\",\n+  \"$BPA7\",\n+\n+  \"$BPAM0\",\n+  \"$BPAM1\",\n+  \"$BPAM2\",\n+  \"$BPAM3\",\n+  \"$BPAM4\",\n+  \"$BPAM5\",\n+  \"$BPAM6\",\n+  \"$BPAM7\",\n+\n+  \"$BPV0\",\n+  \"$BPV1\",\n+  \"$BPV2\",\n+  \"$BPV3\",\n+  \"$BPV4\",\n+  \"$BPV5\",\n+  \"$BPV6\",\n+  \"$BPV7\",\n+\n+  \"$BPCID0\",\n+  \"$BPCID1\",\n+  \"$BPCID2\",\n+  \"$BPCID3\",\n+  \"$BPCID4\",\n+  \"$BPCID5\",\n+  \"$BPCID6\",\n+  \"$BPCID7\",\n+\n+  \"$EDM_CFG\",\n+  \"$EDMSW\",\n+  \"$EDM_CTL\",\n+  \"$EDM_DTR\",\n+  \"$BPMTC\",\n+  \"$DIMBR\",\n+\n+  \"$TECR0\",\n+  \"$TECR1\",\n+  \"$PFMC0\",\n+  \"$PFMC1\",\n+  \"$PFMC2\",\n+  \"$PFM_CTL\",\n+  \"$PFT_CTL\",\n+  \"$HSP_CTL\",\n+  \"$SP_BOUND\",\n+  \"$SP_BOUND_PRIV\",\n+  \"$SP_BASE\",\n+  \"$SP_BASE_PRIV\",\n+  \"$FUCOP_CTL\",\n+  \"$PRUSR_ACC_CTL\",\n+\n+  \"$DMA_CFG\",\n+  \"$DMA_GCSW\",\n+  \"$DMA_CHNSEL\",\n+  \"$DMA_ACT\",\n+  \"$DMA_SETUP\",\n+  \"$DMA_ISADDR\",\n+  \"$DMA_ESADDR\",\n+  \"$DMA_TCNT\",\n+  \"$DMA_STATUS\",\n+  \"$DMA_2DSET\",\n+  \"$DMA_2DSCTL\",\n+  \"$DMA_RCNT\",\n+  \"$DMA_HSTATUS\",\n+\n+  \"$PC\",\n+  \"$SP_USR1\",\n+  \"$SP_USR2\",\n+  \"$SP_USR3\",\n+  \"$SP_PRIV1\",\n+  \"$SP_PRIV2\",\n+  \"$SP_PRIV3\",\n+  \"$BG_REGION\",\n+  \"$SFCR\",\n+  \"$SIGN\",\n+  \"$ISIGN\",\n+  \"$P_ISIGN\",\n+  \"$IFC_LP\",\n+  \"$ITB\"\n };\n \n "}, {"sha": "5656ce5a07d49c94633bd6da5bf478388c870f41", "filename": "gcc/config/nds32/nds32_intrinsic.h", "status": "modified", "additions": 313, "deletions": 2, "changes": 315, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2Fconfig%2Fnds32%2Fnds32_intrinsic.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2095a9d538e0ea00f684fea4e55deaff21bd4a1b/gcc%2Fconfig%2Fnds32%2Fnds32_intrinsic.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32_intrinsic.h?ref=2095a9d538e0ea00f684fea4e55deaff21bd4a1b", "patch": "@@ -26,12 +26,323 @@\n #ifndef _NDS32_INTRINSIC_H\n #define _NDS32_INTRINSIC_H\n \n+/* General instrinsic register names.  */\n enum nds32_intrinsic_registers\n {\n-  __NDS32_REG_PSW__ = 1024,\n+  __NDS32_REG_CPU_VER__ = 1024,\n+  __NDS32_REG_ICM_CFG__,\n+  __NDS32_REG_DCM_CFG__,\n+  __NDS32_REG_MMU_CFG__,\n+  __NDS32_REG_MSC_CFG__,\n+  __NDS32_REG_MSC_CFG2__,\n+  __NDS32_REG_CORE_ID__,\n+  __NDS32_REG_FUCOP_EXIST__,\n+\n+  __NDS32_REG_PSW__,\n   __NDS32_REG_IPSW__,\n+  __NDS32_REG_P_IPSW__,\n+  __NDS32_REG_IVB__,\n+  __NDS32_REG_EVA__,\n+  __NDS32_REG_P_EVA__,\n   __NDS32_REG_ITYPE__,\n-  __NDS32_REG_IPC__\n+  __NDS32_REG_P_ITYPE__,\n+\n+  __NDS32_REG_MERR__,\n+  __NDS32_REG_IPC__,\n+  __NDS32_REG_P_IPC__,\n+  __NDS32_REG_OIPC__,\n+  __NDS32_REG_P_P0__,\n+  __NDS32_REG_P_P1__,\n+\n+  __NDS32_REG_INT_MASK__,\n+  __NDS32_REG_INT_MASK2__,\n+  __NDS32_REG_INT_MASK3__,\n+  __NDS32_REG_INT_PEND__,\n+  __NDS32_REG_INT_PEND2__,\n+  __NDS32_REG_INT_PEND3__,\n+  __NDS32_REG_SP_USR__,\n+  __NDS32_REG_SP_PRIV__,\n+  __NDS32_REG_INT_PRI__,\n+  __NDS32_REG_INT_PRI2__,\n+  __NDS32_REG_INT_PRI3__,\n+  __NDS32_REG_INT_PRI4__,\n+  __NDS32_REG_INT_CTRL__,\n+  __NDS32_REG_INT_TRIGGER__,\n+  __NDS32_REG_INT_TRIGGER2__,\n+  __NDS32_REG_INT_GPR_PUSH_DIS__,\n+\n+  __NDS32_REG_MMU_CTL__,\n+  __NDS32_REG_L1_PPTB__,\n+  __NDS32_REG_TLB_VPN__,\n+  __NDS32_REG_TLB_DATA__,\n+  __NDS32_REG_TLB_MISC__,\n+  __NDS32_REG_VLPT_IDX__,\n+  __NDS32_REG_ILMB__,\n+  __NDS32_REG_DLMB__,\n+\n+  __NDS32_REG_CACHE_CTL__,\n+  __NDS32_REG_HSMP_SADDR__,\n+  __NDS32_REG_HSMP_EADDR__,\n+  __NDS32_REG_SDZ_CTL__,\n+  __NDS32_REG_N12MISC_CTL__,\n+  __NDS32_REG_MISC_CTL__,\n+  __NDS32_REG_ECC_MISC__,\n+\n+  __NDS32_REG_BPC0__,\n+  __NDS32_REG_BPC1__,\n+  __NDS32_REG_BPC2__,\n+  __NDS32_REG_BPC3__,\n+  __NDS32_REG_BPC4__,\n+  __NDS32_REG_BPC5__,\n+  __NDS32_REG_BPC6__,\n+  __NDS32_REG_BPC7__,\n+\n+  __NDS32_REG_BPA0__,\n+  __NDS32_REG_BPA1__,\n+  __NDS32_REG_BPA2__,\n+  __NDS32_REG_BPA3__,\n+  __NDS32_REG_BPA4__,\n+  __NDS32_REG_BPA5__,\n+  __NDS32_REG_BPA6__,\n+  __NDS32_REG_BPA7__,\n+\n+  __NDS32_REG_BPAM0__,\n+  __NDS32_REG_BPAM1__,\n+  __NDS32_REG_BPAM2__,\n+  __NDS32_REG_BPAM3__,\n+  __NDS32_REG_BPAM4__,\n+  __NDS32_REG_BPAM5__,\n+  __NDS32_REG_BPAM6__,\n+  __NDS32_REG_BPAM7__,\n+\n+  __NDS32_REG_BPV0__,\n+  __NDS32_REG_BPV1__,\n+  __NDS32_REG_BPV2__,\n+  __NDS32_REG_BPV3__,\n+  __NDS32_REG_BPV4__,\n+  __NDS32_REG_BPV5__,\n+  __NDS32_REG_BPV6__,\n+  __NDS32_REG_BPV7__,\n+\n+  __NDS32_REG_BPCID0__,\n+  __NDS32_REG_BPCID1__,\n+  __NDS32_REG_BPCID2__,\n+  __NDS32_REG_BPCID3__,\n+  __NDS32_REG_BPCID4__,\n+  __NDS32_REG_BPCID5__,\n+  __NDS32_REG_BPCID6__,\n+  __NDS32_REG_BPCID7__,\n+\n+  __NDS32_REG_EDM_CFG__,\n+  __NDS32_REG_EDMSW__,\n+  __NDS32_REG_EDM_CTL__,\n+  __NDS32_REG_EDM_DTR__,\n+  __NDS32_REG_BPMTC__,\n+  __NDS32_REG_DIMBR__,\n+\n+  __NDS32_REG_TECR0__,\n+  __NDS32_REG_TECR1__,\n+  __NDS32_REG_PFMC0__,\n+  __NDS32_REG_PFMC1__,\n+  __NDS32_REG_PFMC2__,\n+  __NDS32_REG_PFM_CTL__,\n+  __NDS32_REG_PFT_CTL__,\n+  __NDS32_REG_HSP_CTL__,\n+  __NDS32_REG_SP_BOUND__,\n+  __NDS32_REG_SP_BOUND_PRIV__,\n+  __NDS32_REG_SP_BASE__,\n+  __NDS32_REG_SP_BASE_PRIV__,\n+  __NDS32_REG_FUCOP_CTL__,\n+  __NDS32_REG_PRUSR_ACC_CTL__,\n+\n+  __NDS32_REG_DMA_CFG__,\n+  __NDS32_REG_DMA_GCSW__,\n+  __NDS32_REG_DMA_CHNSEL__,\n+  __NDS32_REG_DMA_ACT__,\n+  __NDS32_REG_DMA_SETUP__,\n+  __NDS32_REG_DMA_ISADDR__,\n+  __NDS32_REG_DMA_ESADDR__,\n+  __NDS32_REG_DMA_TCNT__,\n+  __NDS32_REG_DMA_STATUS__,\n+  __NDS32_REG_DMA_2DSET__,\n+  __NDS32_REG_DMA_2DSCTL__,\n+  __NDS32_REG_DMA_RCNT__,\n+  __NDS32_REG_DMA_HSTATUS__,\n+\n+  __NDS32_REG_PC__,\n+  __NDS32_REG_SP_USR1__,\n+  __NDS32_REG_SP_USR2__,\n+  __NDS32_REG_SP_USR3__,\n+  __NDS32_REG_SP_PRIV1__,\n+  __NDS32_REG_SP_PRIV2__,\n+  __NDS32_REG_SP_PRIV3__,\n+  __NDS32_REG_BG_REGION__,\n+  __NDS32_REG_SFCR__,\n+  __NDS32_REG_SIGN__,\n+  __NDS32_REG_ISIGN__,\n+  __NDS32_REG_P_ISIGN__,\n+  __NDS32_REG_IFC_LP__,\n+  __NDS32_REG_ITB__\n };\n \n+\n+/* ------------------------------------------------------------------------ */\n+\n+/* Define intrinsic register name macro for compatibility.  */\n+#define NDS32_SR_CPU_VER               __NDS32_REG_CPU_VER__\n+#define NDS32_SR_ICM_CFG               __NDS32_REG_ICM_CFG__\n+#define NDS32_SR_DCM_CFG               __NDS32_REG_DCM_CFG__\n+#define NDS32_SR_MMU_CFG               __NDS32_REG_MMU_CFG__\n+#define NDS32_SR_MSC_CFG               __NDS32_REG_MSC_CFG__\n+#define NDS32_SR_MSC_CFG2              __NDS32_REG_MSC_CFG2__\n+#define NDS32_SR_CORE_ID               __NDS32_REG_CORE_ID__\n+#define NDS32_SR_FUCOP_EXIST           __NDS32_REG_FUCOP_EXIST__\n+#define NDS32_SR_PSW                   __NDS32_REG_PSW__\n+#define NDS32_SR_IPSW                  __NDS32_REG_IPSW__\n+#define NDS32_SR_P_IPSW                __NDS32_REG_P_IPSW__\n+#define NDS32_SR_IVB                   __NDS32_REG_IVB__\n+#define NDS32_SR_EVA                   __NDS32_REG_EVA__\n+#define NDS32_SR_P_EVA                 __NDS32_REG_P_EVA__\n+#define NDS32_SR_ITYPE                 __NDS32_REG_ITYPE__\n+#define NDS32_SR_P_ITYPE               __NDS32_REG_P_ITYPE__\n+#define NDS32_SR_MERR                  __NDS32_REG_MERR__\n+#define NDS32_SR_IPC                   __NDS32_REG_IPC__\n+#define NDS32_SR_P_IPC                 __NDS32_REG_P_IPC__\n+#define NDS32_SR_OIPC                  __NDS32_REG_OIPC__\n+#define NDS32_SR_P_P0                  __NDS32_REG_P_P0__\n+#define NDS32_SR_P_P1                  __NDS32_REG_P_P1__\n+#define NDS32_SR_INT_MASK              __NDS32_REG_INT_MASK__\n+#define NDS32_SR_INT_MASK2             __NDS32_REG_INT_MASK2__\n+#define NDS32_SR_INT_MASK3             __NDS32_REG_INT_MASK3__\n+#define NDS32_SR_INT_PEND              __NDS32_REG_INT_PEND__\n+#define NDS32_SR_INT_PEND2             __NDS32_REG_INT_PEND2__\n+#define NDS32_SR_INT_PEND3             __NDS32_REG_INT_PEND3__\n+#define NDS32_SR_SP_USR                __NDS32_REG_SP_USR__\n+#define NDS32_SR_SP_PRIV               __NDS32_REG_SP_PRIV__\n+#define NDS32_SR_INT_PRI               __NDS32_REG_INT_PRI__\n+#define NDS32_SR_INT_PRI2              __NDS32_REG_INT_PRI2__\n+#define NDS32_SR_INT_PRI3              __NDS32_REG_INT_PRI3__\n+#define NDS32_SR_INT_PRI4              __NDS32_REG_INT_PRI4__\n+#define NDS32_SR_INT_CTRL              __NDS32_REG_INT_CTRL__\n+#define NDS32_SR_INT_TRIGGER           __NDS32_REG_INT_TRIGGER__\n+#define NDS32_SR_INT_TRIGGER2          __NDS32_REG_INT_TRIGGER2__\n+#define NDS32_SR_INT_GPR_PUSH_DIS      __NDS32_REG_INT_GPR_PUSH_DIS__\n+#define NDS32_SR_MMU_CTL               __NDS32_REG_MMU_CTL__\n+#define NDS32_SR_L1_PPTB               __NDS32_REG_L1_PPTB__\n+#define NDS32_SR_TLB_VPN               __NDS32_REG_TLB_VPN__\n+#define NDS32_SR_TLB_DATA              __NDS32_REG_TLB_DATA__\n+#define NDS32_SR_TLB_MISC              __NDS32_REG_TLB_MISC__\n+#define NDS32_SR_VLPT_IDX              __NDS32_REG_VLPT_IDX__\n+#define NDS32_SR_ILMB                  __NDS32_REG_ILMB__\n+#define NDS32_SR_DLMB                  __NDS32_REG_DLMB__\n+#define NDS32_SR_CACHE_CTL             __NDS32_REG_CACHE_CTL__\n+#define NDS32_SR_HSMP_SADDR            __NDS32_REG_HSMP_SADDR__\n+#define NDS32_SR_HSMP_EADDR            __NDS32_REG_HSMP_EADDR__\n+#define NDS32_SR_SDZ_CTL               __NDS32_REG_SDZ_CTL__\n+#define NDS32_SR_N12MISC_CTL           __NDS32_REG_N12MISC_CTL__\n+#define NDS32_SR_MISC_CTL              __NDS32_REG_MISC_CTL__\n+#define NDS32_SR_ECC_MISC              __NDS32_REG_ECC_MISC__\n+#define NDS32_SR_BPC0                  __NDS32_REG_BPC0__\n+#define NDS32_SR_BPC1                  __NDS32_REG_BPC1__\n+#define NDS32_SR_BPC2                  __NDS32_REG_BPC2__\n+#define NDS32_SR_BPC3                  __NDS32_REG_BPC3__\n+#define NDS32_SR_BPC4                  __NDS32_REG_BPC4__\n+#define NDS32_SR_BPC5                  __NDS32_REG_BPC5__\n+#define NDS32_SR_BPC6                  __NDS32_REG_BPC6__\n+#define NDS32_SR_BPC7                  __NDS32_REG_BPC7__\n+#define NDS32_SR_BPA0                  __NDS32_REG_BPA0__\n+#define NDS32_SR_BPA1                  __NDS32_REG_BPA1__\n+#define NDS32_SR_BPA2                  __NDS32_REG_BPA2__\n+#define NDS32_SR_BPA3                  __NDS32_REG_BPA3__\n+#define NDS32_SR_BPA4                  __NDS32_REG_BPA4__\n+#define NDS32_SR_BPA5                  __NDS32_REG_BPA5__\n+#define NDS32_SR_BPA6                  __NDS32_REG_BPA6__\n+#define NDS32_SR_BPA7                  __NDS32_REG_BPA7__\n+#define NDS32_SR_BPAM0                 __NDS32_REG_BPAM0__\n+#define NDS32_SR_BPAM1                 __NDS32_REG_BPAM1__\n+#define NDS32_SR_BPAM2                 __NDS32_REG_BPAM2__\n+#define NDS32_SR_BPAM3                 __NDS32_REG_BPAM3__\n+#define NDS32_SR_BPAM4                 __NDS32_REG_BPAM4__\n+#define NDS32_SR_BPAM5                 __NDS32_REG_BPAM5__\n+#define NDS32_SR_BPAM6                 __NDS32_REG_BPAM6__\n+#define NDS32_SR_BPAM7                 __NDS32_REG_BPAM7__\n+#define NDS32_SR_BPV0                  __NDS32_REG_BPV0__\n+#define NDS32_SR_BPV1                  __NDS32_REG_BPV1__\n+#define NDS32_SR_BPV2                  __NDS32_REG_BPV2__\n+#define NDS32_SR_BPV3                  __NDS32_REG_BPV3__\n+#define NDS32_SR_BPV4                  __NDS32_REG_BPV4__\n+#define NDS32_SR_BPV5                  __NDS32_REG_BPV5__\n+#define NDS32_SR_BPV6                  __NDS32_REG_BPV6__\n+#define NDS32_SR_BPV7                  __NDS32_REG_BPV7__\n+#define NDS32_SR_BPCID0                __NDS32_REG_BPCID0__\n+#define NDS32_SR_BPCID1                __NDS32_REG_BPCID1__\n+#define NDS32_SR_BPCID2                __NDS32_REG_BPCID2__\n+#define NDS32_SR_BPCID3                __NDS32_REG_BPCID3__\n+#define NDS32_SR_BPCID4                __NDS32_REG_BPCID4__\n+#define NDS32_SR_BPCID5                __NDS32_REG_BPCID5__\n+#define NDS32_SR_BPCID6                __NDS32_REG_BPCID6__\n+#define NDS32_SR_BPCID7                __NDS32_REG_BPCID7__\n+#define NDS32_SR_EDM_CFG               __NDS32_REG_EDM_CFG__\n+#define NDS32_SR_EDMSW                 __NDS32_REG_EDMSW__\n+#define NDS32_SR_EDM_CTL               __NDS32_REG_EDM_CTL__\n+#define NDS32_SR_EDM_DTR               __NDS32_REG_EDM_DTR__\n+#define NDS32_SR_BPMTC                 __NDS32_REG_BPMTC__\n+#define NDS32_SR_DIMBR                 __NDS32_REG_DIMBR__\n+#define NDS32_SR_TECR0                 __NDS32_REG_TECR0__\n+#define NDS32_SR_TECR1                 __NDS32_REG_TECR1__\n+#define NDS32_SR_PFMC0                 __NDS32_REG_PFMC0__\n+#define NDS32_SR_PFMC1                 __NDS32_REG_PFMC1__\n+#define NDS32_SR_PFMC2                 __NDS32_REG_PFMC2__\n+#define NDS32_SR_PFM_CTL               __NDS32_REG_PFM_CTL__\n+#define NDS32_SR_HSP_CTL               __NDS32_REG_HSP_CTL__\n+#define NDS32_SR_SP_BOUND              __NDS32_REG_SP_BOUND__\n+#define NDS32_SR_SP_BOUND_PRIV         __NDS32_REG_SP_BOUND_PRIV__\n+#define NDS32_SR_SP_BASE               __NDS32_REG_SP_BASE__\n+#define NDS32_SR_SP_BASE_PRIV          __NDS32_REG_SP_BASE_PRIV__\n+#define NDS32_SR_FUCOP_CTL             __NDS32_REG_FUCOP_CTL__\n+#define NDS32_SR_PRUSR_ACC_CTL         __NDS32_REG_PRUSR_ACC_CTL__\n+#define NDS32_SR_DMA_CFG               __NDS32_REG_DMA_CFG__\n+#define NDS32_SR_DMA_GCSW              __NDS32_REG_DMA_GCSW__\n+#define NDS32_SR_DMA_CHNSEL            __NDS32_REG_DMA_CHNSEL__\n+#define NDS32_SR_DMA_ACT               __NDS32_REG_DMA_ACT__\n+#define NDS32_SR_DMA_SETUP             __NDS32_REG_DMA_SETUP__\n+#define NDS32_SR_DMA_ISADDR            __NDS32_REG_DMA_ISADDR__\n+#define NDS32_SR_DMA_ESADDR            __NDS32_REG_DMA_ESADDR__\n+#define NDS32_SR_DMA_TCNT              __NDS32_REG_DMA_TCNT__\n+#define NDS32_SR_DMA_STATUS            __NDS32_REG_DMA_STATUS__\n+#define NDS32_SR_DMA_2DSET             __NDS32_REG_DMA_2DSET__\n+#define NDS32_SR_DMA_2DSCTL            __NDS32_REG_DMA_2DSCTL__\n+#define NDS32_SR_DMA_RCNT              __NDS32_REG_DMA_RCNT__\n+#define NDS32_SR_DMA_HSTATUS           __NDS32_REG_DMA_HSTATUS__\n+#define NDS32_SR_SP_USR1               __NDS32_REG_SP_USR1__\n+#define NDS32_SR_SP_USR2               __NDS32_REG_SP_USR2__\n+#define NDS32_SR_SP_USR3               __NDS32_REG_SP_USR3__\n+#define NDS32_SR_SP_PRIV1              __NDS32_REG_SP_PRIV1__\n+#define NDS32_SR_SP_PRIV2              __NDS32_REG_SP_PRIV2__\n+#define NDS32_SR_SP_PRIV3              __NDS32_REG_SP_PRIV3__\n+#define NDS32_SR_BG_REGION             __NDS32_REG_BG_REGION__\n+#define NDS32_SR_SFCR                  __NDS32_REG_SFCR__\n+#define NDS32_SR_SIGN                  __NDS32_REG_SIGN__\n+#define NDS32_SR_ISIGN                 __NDS32_REG_ISIGN__\n+#define NDS32_SR_P_ISIGN               __NDS32_REG_P_ISIGN__\n+\n+#define NDS32_USR_PC                    __NDS32_REG_PC__\n+#define NDS32_USR_DMA_CFG               __NDS32_REG_DMA_CFG__\n+#define NDS32_USR_DMA_GCSW              __NDS32_REG_DMA_GCSW__\n+#define NDS32_USR_DMA_CHNSEL            __NDS32_REG_DMA_CHNSEL__\n+#define NDS32_USR_DMA_ACT               __NDS32_REG_DMA_ACT__\n+#define NDS32_USR_DMA_SETUP             __NDS32_REG_DMA_SETUP__\n+#define NDS32_USR_DMA_ISADDR            __NDS32_REG_DMA_ISADDR__\n+#define NDS32_USR_DMA_ESADDR            __NDS32_REG_DMA_ESADDR__\n+#define NDS32_USR_DMA_TCNT              __NDS32_REG_DMA_TCNT__\n+#define NDS32_USR_DMA_STATUS            __NDS32_REG_DMA_STATUS__\n+#define NDS32_USR_DMA_2DSET             __NDS32_REG_DMA_2DSET__\n+#define NDS32_USR_DMA_2DSCTL            __NDS32_REG_DMA_2DSCTL__\n+#define NDS32_USR_PFMC0                 __NDS32_REG_PFMC0__\n+#define NDS32_USR_PFMC1                 __NDS32_REG_PFMC1__\n+#define NDS32_USR_PFMC2                 __NDS32_REG_PFMC2__\n+#define NDS32_USR_PFM_CTL               __NDS32_REG_PFM_CTL__\n+#define NDS32_USR_IFC_LP                __NDS32_REG_IFC_LP__\n+#define NDS32_USR_ITB                   __NDS32_REG_ITB__\n+\n #endif /* nds32_intrinsic.h */"}]}