

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config15_s'
================================================================
* Date:           Wed Jul 10 16:50:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  0.827 ns|     3.12 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       90|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|       90|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln54_47_fu_90_p2   |         +|   0|  0|  30|          23|          19|
    |add_ln54_48_fu_114_p2  |         +|   0|  0|  30|          23|          19|
    |add_ln54_fu_66_p2      |         +|   0|  0|  30|          23|          17|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  90|          69|          55|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15>|  return value|
|ap_return_0  |  out|   15|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15>|  return value|
|ap_return_1  |  out|   15|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15>|  return value|
|ap_return_2  |  out|   15|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15>|  return value|
|data_0_val   |   in|   15|     ap_none|                                                               data_0_val|        scalar|
|data_1_val   |   in|   15|     ap_none|                                                               data_1_val|        scalar|
|data_2_val   |   in|   15|     ap_none|                                                               data_2_val|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 2 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 3, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_2_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_1_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %data_0_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %data_0_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 7 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.82ns)   --->   "%add_ln54 = add i23 %y, i23 88064" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 8 'add' 'add_ln54' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln54, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %data_1_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 10 'bitconcatenate' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.82ns)   --->   "%add_ln54_47 = add i23 %y_1, i23 8160256" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 11 'add' 'add_ln54_47' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln54_47, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 12 'partselect' 'trunc_ln54_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %data_2_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 13 'bitconcatenate' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%add_ln54_48 = add i23 %y_2, i23 8179200" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 14 'add' 'add_ln54_48' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln54_42 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln54_48, i32 8, i32 22" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 15 'partselect' 'trunc_ln54_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv = insertvalue i45 <undef>, i15 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 16 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i45 %mrv, i15 %trunc_ln54_s" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 17 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i45 %mrv_1, i15 %trunc_ln54_42" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 18 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i45 %mrv_2" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 19 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln48      (specpipeline     ) [ 00]
specresourcelimit_ln48 (specresourcelimit) [ 00]
data_2_val_read        (read             ) [ 00]
data_1_val_read        (read             ) [ 00]
data_0_val_read        (read             ) [ 00]
y                      (bitconcatenate   ) [ 00]
add_ln54               (add              ) [ 00]
trunc_ln               (partselect       ) [ 00]
y_1                    (bitconcatenate   ) [ 00]
add_ln54_47            (add              ) [ 00]
trunc_ln54_s           (partselect       ) [ 00]
y_2                    (bitconcatenate   ) [ 00]
add_ln54_48            (add              ) [ 00]
trunc_ln54_42          (partselect       ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
ret_ln63               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="data_2_val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="15" slack="0"/>
<pin id="42" dir="0" index="1" bw="15" slack="0"/>
<pin id="43" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_1_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="15" slack="0"/>
<pin id="48" dir="0" index="1" bw="15" slack="0"/>
<pin id="49" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_0_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="0"/>
<pin id="54" dir="0" index="1" bw="15" slack="0"/>
<pin id="55" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="23" slack="0"/>
<pin id="60" dir="0" index="1" bw="15" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln54_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="23" slack="0"/>
<pin id="68" dir="0" index="1" bw="18" slack="0"/>
<pin id="69" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="23" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="23" slack="0"/>
<pin id="84" dir="0" index="1" bw="15" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln54_47_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="23" slack="0"/>
<pin id="92" dir="0" index="1" bw="19" slack="0"/>
<pin id="93" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_47/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln54_s_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="23" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_s/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="y_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="23" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln54_48_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="23" slack="0"/>
<pin id="116" dir="0" index="1" bw="19" slack="0"/>
<pin id="117" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_48/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln54_42_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="23" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_42/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mrv_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="45" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="45" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="45" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="45" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="52" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="40" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="72" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="96" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="120" pin="4"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15> : data_0_val | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15> : data_1_val | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config15> : data_2_val | {1 }
  - Chain level:
	State 1
		add_ln54 : 1
		trunc_ln : 2
		add_ln54_47 : 1
		trunc_ln54_s : 2
		add_ln54_48 : 1
		trunc_ln54_42 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln63 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln54_fu_66       |    0    |    30   |
|    add   |      add_ln54_47_fu_90     |    0    |    30   |
|          |     add_ln54_48_fu_114     |    0    |    30   |
|----------|----------------------------|---------|---------|
|          | data_2_val_read_read_fu_40 |    0    |    0    |
|   read   | data_1_val_read_read_fu_46 |    0    |    0    |
|          | data_0_val_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |           y_fu_58          |    0    |    0    |
|bitconcatenate|          y_1_fu_82         |    0    |    0    |
|          |         y_2_fu_106         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_72       |    0    |    0    |
|partselect|     trunc_ln54_s_fu_96     |    0    |    0    |
|          |    trunc_ln54_42_fu_120    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_130         |    0    |    0    |
|insertvalue|        mrv_1_fu_136        |    0    |    0    |
|          |        mrv_2_fu_142        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    90   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   90   |
+-----------+--------+--------+
