$date
	Mon Jun 26 12:24:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 8 ! counter [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module counter_inst $end
$var wire 1 $ clk $end
$var wire 8 % counter [7:0] $end
$var wire 1 & counter_reg $end
$var wire 1 ' reset $end
$var reg 8 ( count_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
x'
z&
b0z %
0$
x#
0"
b0z !
$end
#5000
1"
1$
#10000
0"
0$
0#
0'
#15000
1"
1$
#20000
0"
0$
1#
1'
#25000
b0 (
1"
1$
#30000
0"
0$
0#
0'
#35000
b1 (
1"
1$
#40000
0"
0$
#45000
b10 (
1"
1$
#50000
0"
0$
