INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith
INFO: [VRFC 10-307] analyzing entity fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1
INFO: [VRFC 10-307] analyzing entity fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/platform/dbsm-rtl.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/platform/debugger.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debugger
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core_globals_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core_interconn
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/idecompressor.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core_decompressor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ifetch.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core_ifetch
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-accel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_accel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core_toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_core
INFO: [VRFC 10-163] Analyzing VHDL file "/home/floran/Documents/TCE/aivotta/tb/tta-almaif-tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tta_almaif_tb
