|MIPS_CPU_MULTI_CYCLE
ALUSrcA <= Control_Multi_Cycle:inst12.ALUSrcA
CLOCK => Control_Multi_Cycle:inst12.CLOCK
CLOCK => Register_8bit_enable:inst22.CLOCK
CLOCK => Memory:inst.CLOCK
CLOCK => register_8bit:inst2.CLOCK
CLOCK => Practical3:inst8.CLOCK
CLOCK => Register8bit:inst6.CLOCK
CLOCK => RegisterFile:inst5.CLOCK
CLOCK => Register8bit:inst9.CLOCK
CLOCK => Register8bit:inst4.CLOCK
CLOCK => Register8bit:inst7.CLOCK
Instruction[0] <= Register_8bit_enable:inst22.Q[0]
Instruction[1] <= Register_8bit_enable:inst22.Q[1]
Instruction[2] <= Register_8bit_enable:inst22.Q[2]
Instruction[3] <= Register_8bit_enable:inst22.Q[3]
Instruction[4] <= Register_8bit_enable:inst22.Q[4]
Instruction[5] <= Register_8bit_enable:inst22.Q[5]
Instruction[6] <= Register_8bit_enable:inst22.Q[6]
Instruction[7] <= Register_8bit_enable:inst22.Q[7]
Instruction[8] <= Register_8bit_enable:inst22.Q[8]
Instruction[9] <= Register_8bit_enable:inst22.Q[9]
Instruction[10] <= Register_8bit_enable:inst22.Q[10]
Instruction[11] <= Register_8bit_enable:inst22.Q[11]
Instruction[12] <= Register_8bit_enable:inst22.Q[12]
Instruction[13] <= Register_8bit_enable:inst22.Q[13]
Instruction[14] <= Register_8bit_enable:inst22.Q[14]
Instruction[15] <= Register_8bit_enable:inst22.Q[15]
IRWrite <= Control_Multi_Cycle:inst12.IRWrite
Mem[0] <= Memory:inst.ReadData[0]
Mem[1] <= Memory:inst.ReadData[1]
Mem[2] <= Memory:inst.ReadData[2]
Mem[3] <= Memory:inst.ReadData[3]
Mem[4] <= Memory:inst.ReadData[4]
Mem[5] <= Memory:inst.ReadData[5]
Mem[6] <= Memory:inst.ReadData[6]
Mem[7] <= Memory:inst.ReadData[7]
Mem[8] <= Memory:inst.ReadData[8]
Mem[9] <= Memory:inst.ReadData[9]
Mem[10] <= Memory:inst.ReadData[10]
Mem[11] <= Memory:inst.ReadData[11]
Mem[12] <= Memory:inst.ReadData[12]
Mem[13] <= Memory:inst.ReadData[13]
Mem[14] <= Memory:inst.ReadData[14]
Mem[15] <= Memory:inst.ReadData[15]
MemWrite <= Control_Multi_Cycle:inst12.MemWrite
MemRead <= Control_Multi_Cycle:inst12.MemRead
IorD <= Control_Multi_Cycle:inst12.IorD
PC[0] <= register_8bit:inst2.Q[0]
PC[1] <= register_8bit:inst2.Q[1]
PC[2] <= register_8bit:inst2.Q[2]
PC[3] <= register_8bit:inst2.Q[3]
PC[4] <= register_8bit:inst2.Q[4]
PC[5] <= register_8bit:inst2.Q[5]
PC[6] <= register_8bit:inst2.Q[6]
PC[7] <= register_8bit:inst2.Q[7]
ZERO <= Practical3:inst8.ZERO
Reg1[0] <= RegisterFile:inst5.RegOut1[0]
Reg1[1] <= RegisterFile:inst5.RegOut1[1]
Reg1[2] <= RegisterFile:inst5.RegOut1[2]
Reg1[3] <= RegisterFile:inst5.RegOut1[3]
Reg1[4] <= RegisterFile:inst5.RegOut1[4]
Reg1[5] <= RegisterFile:inst5.RegOut1[5]
Reg1[6] <= RegisterFile:inst5.RegOut1[6]
Reg1[7] <= RegisterFile:inst5.RegOut1[7]
RegWrite <= Control_Multi_Cycle:inst12.RegWrite
MemtoReg <= Control_Multi_Cycle:inst12.MemtoReg
ALU_OUT[0] <= Register8bit:inst9.Q[0]
ALU_OUT[1] <= Register8bit:inst9.Q[1]
ALU_OUT[2] <= Register8bit:inst9.Q[2]
ALU_OUT[3] <= Register8bit:inst9.Q[3]
ALU_OUT[4] <= Register8bit:inst9.Q[4]
ALU_OUT[5] <= Register8bit:inst9.Q[5]
ALU_OUT[6] <= Register8bit:inst9.Q[6]
ALU_OUT[7] <= Register8bit:inst9.Q[7]
RegDst[0] <= Control_Multi_Cycle:inst12.RegDst[0]
RegDst[1] <= Control_Multi_Cycle:inst12.RegDst[1]
WriteData[0] <= Register8bit:inst7.Q[0]
WriteData[1] <= Register8bit:inst7.Q[1]
WriteData[2] <= Register8bit:inst7.Q[2]
WriteData[3] <= Register8bit:inst7.Q[3]
WriteData[4] <= Register8bit:inst7.Q[4]
WriteData[5] <= Register8bit:inst7.Q[5]
WriteData[6] <= Register8bit:inst7.Q[6]
WriteData[7] <= Register8bit:inst7.Q[7]
ALUSrcB[0] <= Control_Multi_Cycle:inst12.ALUSrcB[0]
ALUSrcB[1] <= Control_Multi_Cycle:inst12.ALUSrcB[1]
ALUOp[0] <= Control_Multi_Cycle:inst12.ALUOp[0]
ALUOp[1] <= Control_Multi_Cycle:inst12.ALUOp[1]
ALUOp[2] <= Control_Multi_Cycle:inst12.ALUOp[2]
ALUOp[3] <= Control_Multi_Cycle:inst12.ALUOp[3]
PCWrite <= Control_Multi_Cycle:inst12.PCWrite
PCSource[0] <= Control_Multi_Cycle:inst12.PCSource[0]
PCSource[1] <= Control_Multi_Cycle:inst12.PCSource[1]
A[0] <= ALU_SRC_MUX:inst13.result[0]
A[1] <= ALU_SRC_MUX:inst13.result[1]
A[2] <= ALU_SRC_MUX:inst13.result[2]
A[3] <= ALU_SRC_MUX:inst13.result[3]
A[4] <= ALU_SRC_MUX:inst13.result[4]
A[5] <= ALU_SRC_MUX:inst13.result[5]
A[6] <= ALU_SRC_MUX:inst13.result[6]
A[7] <= ALU_SRC_MUX:inst13.result[7]
B[0] <= ALU_Operand2_MUX:inst17.result[0]
B[1] <= ALU_Operand2_MUX:inst17.result[1]
B[2] <= ALU_Operand2_MUX:inst17.result[2]
B[3] <= ALU_Operand2_MUX:inst17.result[3]
B[4] <= ALU_Operand2_MUX:inst17.result[4]
B[5] <= ALU_Operand2_MUX:inst17.result[5]
B[6] <= ALU_Operand2_MUX:inst17.result[6]
B[7] <= ALU_Operand2_MUX:inst17.result[7]
Reg2[0] <= RegisterFile:inst5.RegOut2[0]
Reg2[1] <= RegisterFile:inst5.RegOut2[1]
Reg2[2] <= RegisterFile:inst5.RegOut2[2]
Reg2[3] <= RegisterFile:inst5.RegOut2[3]
Reg2[4] <= RegisterFile:inst5.RegOut2[4]
Reg2[5] <= RegisterFile:inst5.RegOut2[5]
Reg2[6] <= RegisterFile:inst5.RegOut2[6]
Reg2[7] <= RegisterFile:inst5.RegOut2[7]


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12
PCWrite <= OUT[23].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst7.IN0
CLOCK => LPM_ROM:inst.outclock
FUNCT[0] => IS_R_TYPE_MUX:inst9.data0x[0]
FUNCT[1] => IS_R_TYPE_MUX:inst9.data0x[1]
FUNCT[2] => IS_R_TYPE_MUX:inst9.data0x[2]
OPCODE[0] => LPM_ROM:inst.address[7]
OPCODE[0] => inst8.IN2
OPCODE[1] => LPM_ROM:inst.address[8]
OPCODE[1] => inst8.IN1
OPCODE[2] => LPM_ROM:inst.address[9]
OPCODE[2] => inst8.IN3
OPCODE[3] => LPM_ROM:inst.address[10]
OPCODE[3] => inst8.IN0
STATE[0] => LPM_ROM:inst.address[0]
STATE[1] => LPM_ROM:inst.address[1]
STATE[2] => LPM_ROM:inst.address[2]
STATE[3] => LPM_ROM:inst.address[3]
PCWriteCond <= OUT[22].DB_MAX_OUTPUT_PORT_TYPE
IorD <= OUT[21].DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OUT[20].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OUT[19].DB_MAX_OUTPUT_PORT_TYPE
IRWrite <= OUT[18].DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OUT[17].DB_MAX_OUTPUT_PORT_TYPE
ALUSrcA <= OUT[10].DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= OUT[7].DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= OUT[4].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= OUT[11].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= OUT[12].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= OUT[13].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= OUT[14].DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB[0] <= OUT[8].DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB[1] <= OUT[9].DB_MAX_OUTPUT_PORT_TYPE
NewState[0] <= OUT[0].DB_MAX_OUTPUT_PORT_TYPE
NewState[1] <= OUT[1].DB_MAX_OUTPUT_PORT_TYPE
NewState[2] <= OUT[2].DB_MAX_OUTPUT_PORT_TYPE
NewState[3] <= OUT[3].DB_MAX_OUTPUT_PORT_TYPE
PCSource[0] <= OUT[15].DB_MAX_OUTPUT_PORT_TYPE
PCSource[1] <= OUT[16].DB_MAX_OUTPUT_PORT_TYPE
RegDst[0] <= OUT[5].DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= OUT[6].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|LPM_ROM:inst
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
address[9] => altrom:srom.address[9]
address[10] => altrom:srom.address[10]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|LPM_ROM:inst|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
address[9] => altsyncram:rom_block.address_a[9]
address[10] => altsyncram:rom_block.address_a[10]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|LPM_ROM:inst|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t961:auto_generated.address_a[0]
address_a[1] => altsyncram_t961:auto_generated.address_a[1]
address_a[2] => altsyncram_t961:auto_generated.address_a[2]
address_a[3] => altsyncram_t961:auto_generated.address_a[3]
address_a[4] => altsyncram_t961:auto_generated.address_a[4]
address_a[5] => altsyncram_t961:auto_generated.address_a[5]
address_a[6] => altsyncram_t961:auto_generated.address_a[6]
address_a[7] => altsyncram_t961:auto_generated.address_a[7]
address_a[8] => altsyncram_t961:auto_generated.address_a[8]
address_a[9] => altsyncram_t961:auto_generated.address_a[9]
address_a[10] => altsyncram_t961:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t961:auto_generated.clock0
clock1 => altsyncram_t961:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t961:auto_generated.q_a[0]
q_a[1] <= altsyncram_t961:auto_generated.q_a[1]
q_a[2] <= altsyncram_t961:auto_generated.q_a[2]
q_a[3] <= altsyncram_t961:auto_generated.q_a[3]
q_a[4] <= altsyncram_t961:auto_generated.q_a[4]
q_a[5] <= altsyncram_t961:auto_generated.q_a[5]
q_a[6] <= altsyncram_t961:auto_generated.q_a[6]
q_a[7] <= altsyncram_t961:auto_generated.q_a[7]
q_a[8] <= altsyncram_t961:auto_generated.q_a[8]
q_a[9] <= altsyncram_t961:auto_generated.q_a[9]
q_a[10] <= altsyncram_t961:auto_generated.q_a[10]
q_a[11] <= altsyncram_t961:auto_generated.q_a[11]
q_a[12] <= altsyncram_t961:auto_generated.q_a[12]
q_a[13] <= altsyncram_t961:auto_generated.q_a[13]
q_a[14] <= altsyncram_t961:auto_generated.q_a[14]
q_a[15] <= altsyncram_t961:auto_generated.q_a[15]
q_a[16] <= altsyncram_t961:auto_generated.q_a[16]
q_a[17] <= altsyncram_t961:auto_generated.q_a[17]
q_a[18] <= altsyncram_t961:auto_generated.q_a[18]
q_a[19] <= altsyncram_t961:auto_generated.q_a[19]
q_a[20] <= altsyncram_t961:auto_generated.q_a[20]
q_a[21] <= altsyncram_t961:auto_generated.q_a[21]
q_a[22] <= altsyncram_t961:auto_generated.q_a[22]
q_a[23] <= altsyncram_t961:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|LPM_ROM:inst|altrom:srom|altsyncram:rom_block|altsyncram_t961:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|IS_R_TYPE_MUX:inst9
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|IS_R_TYPE_MUX:inst9|LPM_MUX:LPM_MUX_component
data[0][0] => mux_34e:auto_generated.data[0]
data[0][1] => mux_34e:auto_generated.data[1]
data[0][2] => mux_34e:auto_generated.data[2]
data[1][0] => mux_34e:auto_generated.data[3]
data[1][1] => mux_34e:auto_generated.data[4]
data[1][2] => mux_34e:auto_generated.data[5]
sel[0] => mux_34e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_34e:auto_generated.result[0]
result[1] <= mux_34e:auto_generated.result[1]
result[2] <= mux_34e:auto_generated.result[2]


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|IS_R_TYPE_MUX:inst9|LPM_MUX:LPM_MUX_component|mux_34e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|number_zero_3bit:inst12
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]


|MIPS_CPU_MULTI_CYCLE|Control_Multi_Cycle:inst12|number_zero_3bit:inst12|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|MIPS_CPU_MULTI_CYCLE|Register_8bit_enable:inst22
Q[0] <= register_8bit:inst1.Q[0]
Q[1] <= register_8bit:inst1.Q[1]
Q[2] <= register_8bit:inst1.Q[2]
Q[3] <= register_8bit:inst1.Q[3]
Q[4] <= register_8bit:inst1.Q[4]
Q[5] <= register_8bit:inst1.Q[5]
Q[6] <= register_8bit:inst1.Q[6]
Q[7] <= register_8bit:inst1.Q[7]
Q[8] <= register_8bit:inst.Q[0]
Q[9] <= register_8bit:inst.Q[1]
Q[10] <= register_8bit:inst.Q[2]
Q[11] <= register_8bit:inst.Q[3]
Q[12] <= register_8bit:inst.Q[4]
Q[13] <= register_8bit:inst.Q[5]
Q[14] <= register_8bit:inst.Q[6]
Q[15] <= register_8bit:inst.Q[7]
CLOCK => register_8bit:inst.CLOCK
CLOCK => register_8bit:inst1.CLOCK
Enable => register_8bit:inst.ENABLE
Enable => register_8bit:inst1.ENABLE
D[0] => register_8bit:inst1.D[0]
D[1] => register_8bit:inst1.D[1]
D[2] => register_8bit:inst1.D[2]
D[3] => register_8bit:inst1.D[3]
D[4] => register_8bit:inst1.D[4]
D[5] => register_8bit:inst1.D[5]
D[6] => register_8bit:inst1.D[6]
D[7] => register_8bit:inst1.D[7]
D[8] => register_8bit:inst.D[0]
D[9] => register_8bit:inst.D[1]
D[10] => register_8bit:inst.D[2]
D[11] => register_8bit:inst.D[3]
D[12] => register_8bit:inst.D[4]
D[13] => register_8bit:inst.D[5]
D[14] => register_8bit:inst.D[6]
D[15] => register_8bit:inst.D[7]


|MIPS_CPU_MULTI_CYCLE|Register_8bit_enable:inst22|register_8bit:inst
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Register_8bit_enable:inst22|register_8bit:inst1
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Memory:inst
ReadData[0] <= LPM_RAM_DQ:inst2.q[0]
ReadData[1] <= LPM_RAM_DQ:inst2.q[1]
ReadData[2] <= LPM_RAM_DQ:inst2.q[2]
ReadData[3] <= LPM_RAM_DQ:inst2.q[3]
ReadData[4] <= LPM_RAM_DQ:inst2.q[4]
ReadData[5] <= LPM_RAM_DQ:inst2.q[5]
ReadData[6] <= LPM_RAM_DQ:inst2.q[6]
ReadData[7] <= LPM_RAM_DQ:inst2.q[7]
ReadData[8] <= LPM_RAM_DQ:inst2.q[8]
ReadData[9] <= LPM_RAM_DQ:inst2.q[9]
ReadData[10] <= LPM_RAM_DQ:inst2.q[10]
ReadData[11] <= LPM_RAM_DQ:inst2.q[11]
ReadData[12] <= LPM_RAM_DQ:inst2.q[12]
ReadData[13] <= LPM_RAM_DQ:inst2.q[13]
ReadData[14] <= LPM_RAM_DQ:inst2.q[14]
ReadData[15] <= LPM_RAM_DQ:inst2.q[15]
CLOCK => inst1.IN0
CLOCK => inst.IN0
MemWrite => LPM_RAM_DQ:inst2.we
MemRead => inst.IN1
Address[0] => LPM_RAM_DQ:inst2.address[0]
Address[1] => LPM_RAM_DQ:inst2.address[1]
Address[2] => LPM_RAM_DQ:inst2.address[2]
Address[3] => LPM_RAM_DQ:inst2.address[3]
Address[4] => LPM_RAM_DQ:inst2.address[4]
Address[5] => LPM_RAM_DQ:inst2.address[5]
Address[6] => LPM_RAM_DQ:inst2.address[6]
Address[7] => LPM_RAM_DQ:inst2.address[7]
WriteData[0] => LPM_RAM_DQ:inst2.data[0]
WriteData[1] => LPM_RAM_DQ:inst2.data[1]
WriteData[2] => LPM_RAM_DQ:inst2.data[2]
WriteData[3] => LPM_RAM_DQ:inst2.data[3]
WriteData[4] => LPM_RAM_DQ:inst2.data[4]
WriteData[5] => LPM_RAM_DQ:inst2.data[5]
WriteData[6] => LPM_RAM_DQ:inst2.data[6]
WriteData[7] => LPM_RAM_DQ:inst2.data[7]
WriteData[8] => LPM_RAM_DQ:inst2.data[8]
WriteData[9] => LPM_RAM_DQ:inst2.data[9]
WriteData[10] => LPM_RAM_DQ:inst2.data[10]
WriteData[11] => LPM_RAM_DQ:inst2.data[11]
WriteData[12] => LPM_RAM_DQ:inst2.data[12]
WriteData[13] => LPM_RAM_DQ:inst2.data[13]
WriteData[14] => LPM_RAM_DQ:inst2.data[14]
WriteData[15] => LPM_RAM_DQ:inst2.data[15]


|MIPS_CPU_MULTI_CYCLE|Memory:inst|LPM_RAM_DQ:inst2
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]


|MIPS_CPU_MULTI_CYCLE|Memory:inst|LPM_RAM_DQ:inst2|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|MIPS_CPU_MULTI_CYCLE|Memory:inst|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block
wren_a => altsyncram_64g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_64g1:auto_generated.data_a[0]
data_a[1] => altsyncram_64g1:auto_generated.data_a[1]
data_a[2] => altsyncram_64g1:auto_generated.data_a[2]
data_a[3] => altsyncram_64g1:auto_generated.data_a[3]
data_a[4] => altsyncram_64g1:auto_generated.data_a[4]
data_a[5] => altsyncram_64g1:auto_generated.data_a[5]
data_a[6] => altsyncram_64g1:auto_generated.data_a[6]
data_a[7] => altsyncram_64g1:auto_generated.data_a[7]
data_a[8] => altsyncram_64g1:auto_generated.data_a[8]
data_a[9] => altsyncram_64g1:auto_generated.data_a[9]
data_a[10] => altsyncram_64g1:auto_generated.data_a[10]
data_a[11] => altsyncram_64g1:auto_generated.data_a[11]
data_a[12] => altsyncram_64g1:auto_generated.data_a[12]
data_a[13] => altsyncram_64g1:auto_generated.data_a[13]
data_a[14] => altsyncram_64g1:auto_generated.data_a[14]
data_a[15] => altsyncram_64g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_64g1:auto_generated.address_a[0]
address_a[1] => altsyncram_64g1:auto_generated.address_a[1]
address_a[2] => altsyncram_64g1:auto_generated.address_a[2]
address_a[3] => altsyncram_64g1:auto_generated.address_a[3]
address_a[4] => altsyncram_64g1:auto_generated.address_a[4]
address_a[5] => altsyncram_64g1:auto_generated.address_a[5]
address_a[6] => altsyncram_64g1:auto_generated.address_a[6]
address_a[7] => altsyncram_64g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_64g1:auto_generated.clock0
clock1 => altsyncram_64g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_64g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_64g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_64g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_64g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_64g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_64g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_64g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_64g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_64g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_64g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_64g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_64g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_64g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_64g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_64g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_64g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_CPU_MULTI_CYCLE|Memory:inst|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_64g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|MIPS_CPU_MULTI_CYCLE|IorD_MUX:inst23
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|IorD_MUX:inst23|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|IorD_MUX:inst23|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|register_8bit:inst2
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8
READY <= lpm_mux9:inst6.result
CLOCK => Booth_Multiplier:inst4.CLOCK
CLOCK => lpm_mux9:inst6.clock
CLOCK => lpm_mux8:inst5.clock
CLOCK => lpm_mux1:inst19.clock
ENABLE => decode4_16_e:inst2.enable
OPCODE[0] => decode4_16_e:inst2.data[0]
OPCODE[0] => lpm_mux8:inst5.sel[0]
OPCODE[0] => lpm_mux1:inst19.sel[0]
OPCODE[1] => decode4_16_e:inst2.data[1]
OPCODE[1] => lpm_mux8:inst5.sel[1]
OPCODE[1] => lpm_mux1:inst19.sel[1]
OPCODE[2] => decode4_16_e:inst2.data[2]
OPCODE[2] => lpm_mux8:inst5.sel[2]
OPCODE[2] => lpm_mux1:inst19.sel[2]
OPCODE[3] => decode4_16_e:inst2.data[3]
OPCODE[3] => lpm_mux8:inst5.sel[3]
OPCODE[3] => lpm_mux1:inst19.sel[3]
A[0] => Booth_Multiplier:inst4.DATA_A[0]
A[0] => lpm_compare0:inst18.dataa[0]
A[0] => AND8bit:inst.DATA_A[0]
A[0] => OR8bit:inst12.DATA_A[0]
A[0] => XOR8bit:inst13.DATA_A[0]
A[0] => SCAdder-8bit:inst3.DATA_A[0]
A[0] => SUB_8bit:inst10.DATA_A[0]
A[1] => Booth_Multiplier:inst4.DATA_A[1]
A[1] => lpm_compare0:inst18.dataa[1]
A[1] => AND8bit:inst.DATA_A[1]
A[1] => OR8bit:inst12.DATA_A[1]
A[1] => XOR8bit:inst13.DATA_A[1]
A[1] => SCAdder-8bit:inst3.DATA_A[1]
A[1] => SUB_8bit:inst10.DATA_A[1]
A[2] => Booth_Multiplier:inst4.DATA_A[2]
A[2] => lpm_compare0:inst18.dataa[2]
A[2] => AND8bit:inst.DATA_A[2]
A[2] => OR8bit:inst12.DATA_A[2]
A[2] => XOR8bit:inst13.DATA_A[2]
A[2] => SCAdder-8bit:inst3.DATA_A[2]
A[2] => SUB_8bit:inst10.DATA_A[2]
A[3] => Booth_Multiplier:inst4.DATA_A[3]
A[3] => lpm_compare0:inst18.dataa[3]
A[3] => AND8bit:inst.DATA_A[3]
A[3] => OR8bit:inst12.DATA_A[3]
A[3] => XOR8bit:inst13.DATA_A[3]
A[3] => SCAdder-8bit:inst3.DATA_A[3]
A[3] => SUB_8bit:inst10.DATA_A[3]
A[4] => Booth_Multiplier:inst4.DATA_A[4]
A[4] => lpm_compare0:inst18.dataa[4]
A[4] => AND8bit:inst.DATA_A[4]
A[4] => OR8bit:inst12.DATA_A[4]
A[4] => XOR8bit:inst13.DATA_A[4]
A[4] => SCAdder-8bit:inst3.DATA_A[4]
A[4] => SUB_8bit:inst10.DATA_A[4]
A[5] => Booth_Multiplier:inst4.DATA_A[5]
A[5] => lpm_compare0:inst18.dataa[5]
A[5] => AND8bit:inst.DATA_A[5]
A[5] => OR8bit:inst12.DATA_A[5]
A[5] => XOR8bit:inst13.DATA_A[5]
A[5] => SCAdder-8bit:inst3.DATA_A[5]
A[5] => SUB_8bit:inst10.DATA_A[5]
A[6] => Booth_Multiplier:inst4.DATA_A[6]
A[6] => lpm_compare0:inst18.dataa[6]
A[6] => AND8bit:inst.DATA_A[6]
A[6] => OR8bit:inst12.DATA_A[6]
A[6] => XOR8bit:inst13.DATA_A[6]
A[6] => SCAdder-8bit:inst3.DATA_A[6]
A[6] => SUB_8bit:inst10.DATA_A[6]
A[7] => Booth_Multiplier:inst4.DATA_A[7]
A[7] => lpm_compare0:inst18.dataa[7]
A[7] => AND8bit:inst.DATA_A[7]
A[7] => OR8bit:inst12.DATA_A[7]
A[7] => XOR8bit:inst13.DATA_A[7]
A[7] => SCAdder-8bit:inst3.DATA_A[7]
A[7] => SUB_8bit:inst10.DATA_A[7]
B[0] => Booth_Multiplier:inst4.DATA_B[0]
B[0] => lpm_compare0:inst18.datab[0]
B[0] => AND8bit:inst.DATA_B[0]
B[0] => OR8bit:inst12.DATA_B[0]
B[0] => XOR8bit:inst13.DATA_B[0]
B[0] => SCAdder-8bit:inst3.DATA_B[0]
B[0] => SUB_8bit:inst10.DATA_B[0]
B[1] => Booth_Multiplier:inst4.DATA_B[1]
B[1] => lpm_compare0:inst18.datab[1]
B[1] => AND8bit:inst.DATA_B[1]
B[1] => OR8bit:inst12.DATA_B[1]
B[1] => XOR8bit:inst13.DATA_B[1]
B[1] => SCAdder-8bit:inst3.DATA_B[1]
B[1] => SUB_8bit:inst10.DATA_B[1]
B[2] => Booth_Multiplier:inst4.DATA_B[2]
B[2] => lpm_compare0:inst18.datab[2]
B[2] => AND8bit:inst.DATA_B[2]
B[2] => OR8bit:inst12.DATA_B[2]
B[2] => XOR8bit:inst13.DATA_B[2]
B[2] => SCAdder-8bit:inst3.DATA_B[2]
B[2] => SUB_8bit:inst10.DATA_B[2]
B[3] => Booth_Multiplier:inst4.DATA_B[3]
B[3] => lpm_compare0:inst18.datab[3]
B[3] => AND8bit:inst.DATA_B[3]
B[3] => OR8bit:inst12.DATA_B[3]
B[3] => XOR8bit:inst13.DATA_B[3]
B[3] => SCAdder-8bit:inst3.DATA_B[3]
B[3] => SUB_8bit:inst10.DATA_B[3]
B[4] => Booth_Multiplier:inst4.DATA_B[4]
B[4] => lpm_compare0:inst18.datab[4]
B[4] => AND8bit:inst.DATA_B[4]
B[4] => OR8bit:inst12.DATA_B[4]
B[4] => XOR8bit:inst13.DATA_B[4]
B[4] => SCAdder-8bit:inst3.DATA_B[4]
B[4] => SUB_8bit:inst10.DATA_B[4]
B[5] => Booth_Multiplier:inst4.DATA_B[5]
B[5] => lpm_compare0:inst18.datab[5]
B[5] => AND8bit:inst.DATA_B[5]
B[5] => OR8bit:inst12.DATA_B[5]
B[5] => XOR8bit:inst13.DATA_B[5]
B[5] => SCAdder-8bit:inst3.DATA_B[5]
B[5] => SUB_8bit:inst10.DATA_B[5]
B[6] => Booth_Multiplier:inst4.DATA_B[6]
B[6] => lpm_compare0:inst18.datab[6]
B[6] => AND8bit:inst.DATA_B[6]
B[6] => OR8bit:inst12.DATA_B[6]
B[6] => XOR8bit:inst13.DATA_B[6]
B[6] => SCAdder-8bit:inst3.DATA_B[6]
B[6] => SUB_8bit:inst10.DATA_B[6]
B[7] => Booth_Multiplier:inst4.DATA_B[7]
B[7] => lpm_compare0:inst18.datab[7]
B[7] => AND8bit:inst.DATA_B[7]
B[7] => OR8bit:inst12.DATA_B[7]
B[7] => XOR8bit:inst13.DATA_B[7]
B[7] => SCAdder-8bit:inst3.DATA_B[7]
B[7] => SUB_8bit:inst10.DATA_B[7]
ZERO <= lpm_mux8:inst5.result
DECODE[0] <= decode4_16_e:inst2.eq0
DECODE[1] <= decode4_16_e:inst2.eq1
DECODE[2] <= decode4_16_e:inst2.eq2
DECODE[3] <= decode4_16_e:inst2.eq3
DECODE[4] <= decode4_16_e:inst2.eq4
DECODE[5] <= <GND>
DECODE[6] <= decode4_16_e:inst2.eq6
DECODE[7] <= decode4_16_e:inst2.eq7
DECODE[8] <= decode4_16_e:inst2.eq8
DECODE[9] <= decode4_16_e:inst2.eq9
DECODE[10] <= decode4_16_e:inst2.eq10
DECODE[11] <= decode4_16_e:inst2.eq11
DECODE[12] <= decode4_16_e:inst2.eq12
DECODE[13] <= decode4_16_e:inst2.eq13
DECODE[14] <= decode4_16_e:inst2.eq14
DECODE[15] <= decode4_16_e:inst2.eq15
OUT[0] <= lpm_mux1:inst19.result[0]
OUT[1] <= lpm_mux1:inst19.result[1]
OUT[2] <= lpm_mux1:inst19.result[2]
OUT[3] <= lpm_mux1:inst19.result[3]
OUT[4] <= lpm_mux1:inst19.result[4]
OUT[5] <= lpm_mux1:inst19.result[5]
OUT[6] <= lpm_mux1:inst19.result[6]
OUT[7] <= lpm_mux1:inst19.result[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux9:inst6
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_ele:auto_generated.data[0]
data[1][0] => mux_ele:auto_generated.data[1]
sel[0] => mux_ele:auto_generated.sel[0]
clock => mux_ele:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ele:auto_generated.result[0]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component|mux_ele:auto_generated
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4
READY <= IS_EIGHT.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => lpm_counter0:inst.clock
CLOCK => Register17bit:inst6.CLOCK
ENABLE => lpm_counter0:inst.cnt_en
OUTPUT[0] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_B[0] => Booth_Complex_Adder:inst33.DATA_B[0]
DATA_B[1] => Booth_Complex_Adder:inst33.DATA_B[1]
DATA_B[2] => Booth_Complex_Adder:inst33.DATA_B[2]
DATA_B[3] => Booth_Complex_Adder:inst33.DATA_B[3]
DATA_B[4] => Booth_Complex_Adder:inst33.DATA_B[4]
DATA_B[5] => Booth_Complex_Adder:inst33.DATA_B[5]
DATA_B[6] => Booth_Complex_Adder:inst33.DATA_B[6]
DATA_B[7] => Booth_Complex_Adder:inst33.DATA_B[7]
DATA_A[0] => lpm_mux7:inst35.data1x[1]
DATA_A[1] => lpm_mux7:inst35.data1x[2]
DATA_A[2] => lpm_mux7:inst35.data1x[3]
DATA_A[3] => lpm_mux7:inst35.data1x[4]
DATA_A[4] => lpm_mux7:inst35.data1x[5]
DATA_A[5] => lpm_mux7:inst35.data1x[6]
DATA_A[6] => lpm_mux7:inst35.data1x[7]
DATA_A[7] => lpm_mux7:inst35.data1x[8]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst30
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst30|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
dataa[3] => cmpr_aig:auto_generated.dataa[3]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
datab[3] => cmpr_aig:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst30|lpm_compare:LPM_COMPARE_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_counter0:inst
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
q[3] <= cntr_4pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_4pi:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Register17bit:inst6
Q[0] <= Register16bit:inst.Q[0]
Q[1] <= Register16bit:inst.Q[1]
Q[2] <= Register16bit:inst.Q[2]
Q[3] <= Register16bit:inst.Q[3]
Q[4] <= Register16bit:inst.Q[4]
Q[5] <= Register16bit:inst.Q[5]
Q[6] <= Register16bit:inst.Q[6]
Q[7] <= Register16bit:inst.Q[7]
Q[8] <= Register16bit:inst.Q[8]
Q[9] <= Register16bit:inst.Q[9]
Q[10] <= Register16bit:inst.Q[10]
Q[11] <= Register16bit:inst.Q[11]
Q[12] <= Register16bit:inst.Q[12]
Q[13] <= Register16bit:inst.Q[13]
Q[14] <= Register16bit:inst.Q[14]
Q[15] <= Register16bit:inst.Q[15]
Q[16] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst12.CLK
CLOCK => Register16bit:inst.CLOCK
D[0] => Register16bit:inst.D[0]
D[1] => Register16bit:inst.D[1]
D[2] => Register16bit:inst.D[2]
D[3] => Register16bit:inst.D[3]
D[4] => Register16bit:inst.D[4]
D[5] => Register16bit:inst.D[5]
D[6] => Register16bit:inst.D[6]
D[7] => Register16bit:inst.D[7]
D[8] => Register16bit:inst.D[8]
D[9] => Register16bit:inst.D[9]
D[10] => Register16bit:inst.D[10]
D[11] => Register16bit:inst.D[11]
D[12] => Register16bit:inst.D[12]
D[13] => Register16bit:inst.D[13]
D[14] => Register16bit:inst.D[14]
D[15] => Register16bit:inst.D[15]
D[16] => inst12.DATAIN


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst
Q[0] <= register8bit:inst1.Q[0]
Q[1] <= register8bit:inst1.Q[1]
Q[2] <= register8bit:inst1.Q[2]
Q[3] <= register8bit:inst1.Q[3]
Q[4] <= register8bit:inst1.Q[4]
Q[5] <= register8bit:inst1.Q[5]
Q[6] <= register8bit:inst1.Q[6]
Q[7] <= register8bit:inst1.Q[7]
Q[8] <= register8bit:inst.Q[0]
Q[9] <= register8bit:inst.Q[1]
Q[10] <= register8bit:inst.Q[2]
Q[11] <= register8bit:inst.Q[3]
Q[12] <= register8bit:inst.Q[4]
Q[13] <= register8bit:inst.Q[5]
Q[14] <= register8bit:inst.Q[6]
Q[15] <= register8bit:inst.Q[7]
CLOCK => register8bit:inst1.CLOCK
CLOCK => register8bit:inst.CLOCK
D[0] => register8bit:inst1.D[0]
D[1] => register8bit:inst1.D[1]
D[2] => register8bit:inst1.D[2]
D[3] => register8bit:inst1.D[3]
D[4] => register8bit:inst1.D[4]
D[5] => register8bit:inst1.D[5]
D[6] => register8bit:inst1.D[6]
D[7] => register8bit:inst1.D[7]
D[8] => register8bit:inst.D[0]
D[9] => register8bit:inst.D[1]
D[10] => register8bit:inst.D[2]
D[11] => register8bit:inst.D[3]
D[12] => register8bit:inst.D[4]
D[13] => register8bit:inst.D[5]
D[14] => register8bit:inst.D[6]
D[15] => register8bit:inst.D[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst1
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Register17bit:inst6|Register16bit:inst|Register8bit:inst
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_mux7:inst35
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_mux7:inst35|LPM_MUX:LPM_MUX_component
data[0][0] => mux_o5e:auto_generated.data[0]
data[0][1] => mux_o5e:auto_generated.data[1]
data[0][2] => mux_o5e:auto_generated.data[2]
data[0][3] => mux_o5e:auto_generated.data[3]
data[0][4] => mux_o5e:auto_generated.data[4]
data[0][5] => mux_o5e:auto_generated.data[5]
data[0][6] => mux_o5e:auto_generated.data[6]
data[0][7] => mux_o5e:auto_generated.data[7]
data[0][8] => mux_o5e:auto_generated.data[8]
data[0][9] => mux_o5e:auto_generated.data[9]
data[0][10] => mux_o5e:auto_generated.data[10]
data[0][11] => mux_o5e:auto_generated.data[11]
data[0][12] => mux_o5e:auto_generated.data[12]
data[0][13] => mux_o5e:auto_generated.data[13]
data[0][14] => mux_o5e:auto_generated.data[14]
data[0][15] => mux_o5e:auto_generated.data[15]
data[0][16] => mux_o5e:auto_generated.data[16]
data[1][0] => mux_o5e:auto_generated.data[17]
data[1][1] => mux_o5e:auto_generated.data[18]
data[1][2] => mux_o5e:auto_generated.data[19]
data[1][3] => mux_o5e:auto_generated.data[20]
data[1][4] => mux_o5e:auto_generated.data[21]
data[1][5] => mux_o5e:auto_generated.data[22]
data[1][6] => mux_o5e:auto_generated.data[23]
data[1][7] => mux_o5e:auto_generated.data[24]
data[1][8] => mux_o5e:auto_generated.data[25]
data[1][9] => mux_o5e:auto_generated.data[26]
data[1][10] => mux_o5e:auto_generated.data[27]
data[1][11] => mux_o5e:auto_generated.data[28]
data[1][12] => mux_o5e:auto_generated.data[29]
data[1][13] => mux_o5e:auto_generated.data[30]
data[1][14] => mux_o5e:auto_generated.data[31]
data[1][15] => mux_o5e:auto_generated.data[32]
data[1][16] => mux_o5e:auto_generated.data[33]
sel[0] => mux_o5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o5e:auto_generated.result[0]
result[1] <= mux_o5e:auto_generated.result[1]
result[2] <= mux_o5e:auto_generated.result[2]
result[3] <= mux_o5e:auto_generated.result[3]
result[4] <= mux_o5e:auto_generated.result[4]
result[5] <= mux_o5e:auto_generated.result[5]
result[6] <= mux_o5e:auto_generated.result[6]
result[7] <= mux_o5e:auto_generated.result[7]
result[8] <= mux_o5e:auto_generated.result[8]
result[9] <= mux_o5e:auto_generated.result[9]
result[10] <= mux_o5e:auto_generated.result[10]
result[11] <= mux_o5e:auto_generated.result[11]
result[12] <= mux_o5e:auto_generated.result[12]
result[13] <= mux_o5e:auto_generated.result[13]
result[14] <= mux_o5e:auto_generated.result[14]
result[15] <= mux_o5e:auto_generated.result[15]
result[16] <= mux_o5e:auto_generated.result[16]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_mux7:inst35|LPM_MUX:LPM_MUX_component|mux_o5e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w0_n0_mux_dataout.IN1
data[18] => l1_w1_n0_mux_dataout.IN1
data[19] => l1_w2_n0_mux_dataout.IN1
data[20] => l1_w3_n0_mux_dataout.IN1
data[21] => l1_w4_n0_mux_dataout.IN1
data[22] => l1_w5_n0_mux_dataout.IN1
data[23] => l1_w6_n0_mux_dataout.IN1
data[24] => l1_w7_n0_mux_dataout.IN1
data[25] => l1_w8_n0_mux_dataout.IN1
data[26] => l1_w9_n0_mux_dataout.IN1
data[27] => l1_w10_n0_mux_dataout.IN1
data[28] => l1_w11_n0_mux_dataout.IN1
data[29] => l1_w12_n0_mux_dataout.IN1
data[30] => l1_w13_n0_mux_dataout.IN1
data[31] => l1_w14_n0_mux_dataout.IN1
data[32] => l1_w15_n0_mux_dataout.IN1
data[33] => l1_w16_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst9
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
dataa[3] => cmpr_aig:auto_generated.dataa[3]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
datab[3] => cmpr_aig:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_compare1:inst9|lpm_compare:LPM_COMPARE_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_clshift1:inst28
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
distance => lpm_clshift:LPM_CLSHIFT_component.distance
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_clshift1:inst28|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_duc:auto_generated.data[0]
data[1] => lpm_clshift_duc:auto_generated.data[1]
data[2] => lpm_clshift_duc:auto_generated.data[2]
data[3] => lpm_clshift_duc:auto_generated.data[3]
data[4] => lpm_clshift_duc:auto_generated.data[4]
data[5] => lpm_clshift_duc:auto_generated.data[5]
data[6] => lpm_clshift_duc:auto_generated.data[6]
data[7] => lpm_clshift_duc:auto_generated.data[7]
data[8] => lpm_clshift_duc:auto_generated.data[8]
data[9] => lpm_clshift_duc:auto_generated.data[9]
data[10] => lpm_clshift_duc:auto_generated.data[10]
data[11] => lpm_clshift_duc:auto_generated.data[11]
data[12] => lpm_clshift_duc:auto_generated.data[12]
data[13] => lpm_clshift_duc:auto_generated.data[13]
data[14] => lpm_clshift_duc:auto_generated.data[14]
data[15] => lpm_clshift_duc:auto_generated.data[15]
data[16] => lpm_clshift_duc:auto_generated.data[16]
direction => lpm_clshift_duc:auto_generated.direction
distance[0] => lpm_clshift_duc:auto_generated.distance[0]
overflow <= <GND>
result[0] <= lpm_clshift_duc:auto_generated.result[0]
result[1] <= lpm_clshift_duc:auto_generated.result[1]
result[2] <= lpm_clshift_duc:auto_generated.result[2]
result[3] <= lpm_clshift_duc:auto_generated.result[3]
result[4] <= lpm_clshift_duc:auto_generated.result[4]
result[5] <= lpm_clshift_duc:auto_generated.result[5]
result[6] <= lpm_clshift_duc:auto_generated.result[6]
result[7] <= lpm_clshift_duc:auto_generated.result[7]
result[8] <= lpm_clshift_duc:auto_generated.result[8]
result[9] <= lpm_clshift_duc:auto_generated.result[9]
result[10] <= lpm_clshift_duc:auto_generated.result[10]
result[11] <= lpm_clshift_duc:auto_generated.result[11]
result[12] <= lpm_clshift_duc:auto_generated.result[12]
result[13] <= lpm_clshift_duc:auto_generated.result[13]
result[14] <= lpm_clshift_duc:auto_generated.result[14]
result[15] <= lpm_clshift_duc:auto_generated.result[15]
result[16] <= lpm_clshift_duc:auto_generated.result[16]
underflow <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|lpm_clshift1:inst28|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_duc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[17].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[18].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[19].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[20].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[21].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[22].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[23].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[24].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[25].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[26].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[27].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[28].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[29].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[30].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[31].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[32].IN1
data[16] => _.IN1
data[16] => sbit_w[33].IN1
data[16] => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
result[0] <= sbit_w[17].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[18].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[19].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[20].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[21].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[22].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[23].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[24].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[25].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[26].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[27].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[28].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[29].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[30].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[31].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[32].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[33].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33
RESULT[0] <= lpm_mux6:inst7.result[0]
RESULT[1] <= lpm_mux6:inst7.result[1]
RESULT[2] <= lpm_mux6:inst7.result[2]
RESULT[3] <= lpm_mux6:inst7.result[3]
RESULT[4] <= lpm_mux6:inst7.result[4]
RESULT[5] <= lpm_mux6:inst7.result[5]
RESULT[6] <= lpm_mux6:inst7.result[6]
RESULT[7] <= lpm_mux6:inst7.result[7]
RESULT[8] <= lpm_mux6:inst7.result[8]
RESULT[9] <= lpm_mux6:inst7.result[9]
RESULT[10] <= lpm_mux6:inst7.result[10]
RESULT[11] <= lpm_mux6:inst7.result[11]
RESULT[12] <= lpm_mux6:inst7.result[12]
RESULT[13] <= lpm_mux6:inst7.result[13]
RESULT[14] <= lpm_mux6:inst7.result[14]
RESULT[15] <= lpm_mux6:inst7.result[15]
RESULT[16] <= lpm_mux6:inst7.result[16]
DATA_A[0] => lpm_mux6:inst7.data0x[0]
DATA_A[0] => lpm_mux6:inst7.data3x[0]
DATA_A[0] => lpm_mux6:inst7.data1x[0]
DATA_A[0] => lpm_mux6:inst7.data2x[0]
DATA_A[1] => lpm_mux6:inst7.data0x[1]
DATA_A[1] => lpm_mux6:inst7.data3x[1]
DATA_A[1] => lpm_mux6:inst7.data1x[1]
DATA_A[1] => lpm_mux6:inst7.data2x[1]
DATA_A[2] => lpm_mux6:inst7.data0x[2]
DATA_A[2] => lpm_mux6:inst7.data3x[2]
DATA_A[2] => lpm_mux6:inst7.data1x[2]
DATA_A[2] => lpm_mux6:inst7.data2x[2]
DATA_A[3] => lpm_mux6:inst7.data0x[3]
DATA_A[3] => lpm_mux6:inst7.data3x[3]
DATA_A[3] => lpm_mux6:inst7.data1x[3]
DATA_A[3] => lpm_mux6:inst7.data2x[3]
DATA_A[4] => lpm_mux6:inst7.data0x[4]
DATA_A[4] => lpm_mux6:inst7.data3x[4]
DATA_A[4] => lpm_mux6:inst7.data1x[4]
DATA_A[4] => lpm_mux6:inst7.data2x[4]
DATA_A[5] => lpm_mux6:inst7.data0x[5]
DATA_A[5] => lpm_mux6:inst7.data3x[5]
DATA_A[5] => lpm_mux6:inst7.data1x[5]
DATA_A[5] => lpm_mux6:inst7.data2x[5]
DATA_A[6] => lpm_mux6:inst7.data0x[6]
DATA_A[6] => lpm_mux6:inst7.data3x[6]
DATA_A[6] => lpm_mux6:inst7.data1x[6]
DATA_A[6] => lpm_mux6:inst7.data2x[6]
DATA_A[7] => lpm_mux6:inst7.data0x[7]
DATA_A[7] => lpm_mux6:inst7.data3x[7]
DATA_A[7] => lpm_mux6:inst7.data1x[7]
DATA_A[7] => lpm_mux6:inst7.data2x[7]
DATA_A[8] => lpm_mux6:inst7.data0x[8]
DATA_A[8] => lpm_mux6:inst7.data3x[8]
DATA_A[8] => lpm_mux6:inst7.data1x[8]
DATA_A[8] => lpm_mux6:inst7.data2x[8]
DATA_A[9] => lpm_mux6:inst7.data0x[9]
DATA_A[9] => lpm_add_sub0:inst2.dataa[0]
DATA_A[9] => lpm_mux6:inst7.data3x[9]
DATA_A[10] => lpm_mux6:inst7.data0x[10]
DATA_A[10] => lpm_add_sub0:inst2.dataa[1]
DATA_A[10] => lpm_mux6:inst7.data3x[10]
DATA_A[11] => lpm_mux6:inst7.data0x[11]
DATA_A[11] => lpm_add_sub0:inst2.dataa[2]
DATA_A[11] => lpm_mux6:inst7.data3x[11]
DATA_A[12] => lpm_mux6:inst7.data0x[12]
DATA_A[12] => lpm_add_sub0:inst2.dataa[3]
DATA_A[12] => lpm_mux6:inst7.data3x[12]
DATA_A[13] => lpm_mux6:inst7.data0x[13]
DATA_A[13] => lpm_add_sub0:inst2.dataa[4]
DATA_A[13] => lpm_mux6:inst7.data3x[13]
DATA_A[14] => lpm_mux6:inst7.data0x[14]
DATA_A[14] => lpm_add_sub0:inst2.dataa[5]
DATA_A[14] => lpm_mux6:inst7.data3x[14]
DATA_A[15] => lpm_mux6:inst7.data0x[15]
DATA_A[15] => lpm_add_sub0:inst2.dataa[6]
DATA_A[15] => lpm_mux6:inst7.data3x[15]
DATA_A[16] => lpm_mux6:inst7.data0x[16]
DATA_A[16] => lpm_add_sub0:inst2.dataa[7]
DATA_A[16] => lpm_mux6:inst7.data3x[16]
TWO_RIGHT_BITS[0] => lpm_add_sub0:inst2.add_sub
TWO_RIGHT_BITS[0] => lpm_mux6:inst7.sel[0]
TWO_RIGHT_BITS[1] => lpm_mux6:inst7.sel[1]
DATA_B[0] => lpm_add_sub0:inst2.datab[0]
DATA_B[1] => lpm_add_sub0:inst2.datab[1]
DATA_B[2] => lpm_add_sub0:inst2.datab[2]
DATA_B[3] => lpm_add_sub0:inst2.datab[3]
DATA_B[4] => lpm_add_sub0:inst2.datab[4]
DATA_B[5] => lpm_add_sub0:inst2.datab[5]
DATA_B[6] => lpm_add_sub0:inst2.datab[6]
DATA_B[7] => lpm_add_sub0:inst2.datab[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data2x[16] => LPM_MUX:LPM_MUX_component.DATA[2][16]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
data3x[16] => LPM_MUX:LPM_MUX_component.DATA[3][16]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[0][11] => mux_r5e:auto_generated.data[11]
data[0][12] => mux_r5e:auto_generated.data[12]
data[0][13] => mux_r5e:auto_generated.data[13]
data[0][14] => mux_r5e:auto_generated.data[14]
data[0][15] => mux_r5e:auto_generated.data[15]
data[0][16] => mux_r5e:auto_generated.data[16]
data[1][0] => mux_r5e:auto_generated.data[17]
data[1][1] => mux_r5e:auto_generated.data[18]
data[1][2] => mux_r5e:auto_generated.data[19]
data[1][3] => mux_r5e:auto_generated.data[20]
data[1][4] => mux_r5e:auto_generated.data[21]
data[1][5] => mux_r5e:auto_generated.data[22]
data[1][6] => mux_r5e:auto_generated.data[23]
data[1][7] => mux_r5e:auto_generated.data[24]
data[1][8] => mux_r5e:auto_generated.data[25]
data[1][9] => mux_r5e:auto_generated.data[26]
data[1][10] => mux_r5e:auto_generated.data[27]
data[1][11] => mux_r5e:auto_generated.data[28]
data[1][12] => mux_r5e:auto_generated.data[29]
data[1][13] => mux_r5e:auto_generated.data[30]
data[1][14] => mux_r5e:auto_generated.data[31]
data[1][15] => mux_r5e:auto_generated.data[32]
data[1][16] => mux_r5e:auto_generated.data[33]
data[2][0] => mux_r5e:auto_generated.data[34]
data[2][1] => mux_r5e:auto_generated.data[35]
data[2][2] => mux_r5e:auto_generated.data[36]
data[2][3] => mux_r5e:auto_generated.data[37]
data[2][4] => mux_r5e:auto_generated.data[38]
data[2][5] => mux_r5e:auto_generated.data[39]
data[2][6] => mux_r5e:auto_generated.data[40]
data[2][7] => mux_r5e:auto_generated.data[41]
data[2][8] => mux_r5e:auto_generated.data[42]
data[2][9] => mux_r5e:auto_generated.data[43]
data[2][10] => mux_r5e:auto_generated.data[44]
data[2][11] => mux_r5e:auto_generated.data[45]
data[2][12] => mux_r5e:auto_generated.data[46]
data[2][13] => mux_r5e:auto_generated.data[47]
data[2][14] => mux_r5e:auto_generated.data[48]
data[2][15] => mux_r5e:auto_generated.data[49]
data[2][16] => mux_r5e:auto_generated.data[50]
data[3][0] => mux_r5e:auto_generated.data[51]
data[3][1] => mux_r5e:auto_generated.data[52]
data[3][2] => mux_r5e:auto_generated.data[53]
data[3][3] => mux_r5e:auto_generated.data[54]
data[3][4] => mux_r5e:auto_generated.data[55]
data[3][5] => mux_r5e:auto_generated.data[56]
data[3][6] => mux_r5e:auto_generated.data[57]
data[3][7] => mux_r5e:auto_generated.data[58]
data[3][8] => mux_r5e:auto_generated.data[59]
data[3][9] => mux_r5e:auto_generated.data[60]
data[3][10] => mux_r5e:auto_generated.data[61]
data[3][11] => mux_r5e:auto_generated.data[62]
data[3][12] => mux_r5e:auto_generated.data[63]
data[3][13] => mux_r5e:auto_generated.data[64]
data[3][14] => mux_r5e:auto_generated.data[65]
data[3][15] => mux_r5e:auto_generated.data[66]
data[3][16] => mux_r5e:auto_generated.data[67]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]
result[11] <= mux_r5e:auto_generated.result[11]
result[12] <= mux_r5e:auto_generated.result[12]
result[13] <= mux_r5e:auto_generated.result[13]
result[14] <= mux_r5e:auto_generated.result[14]
result[15] <= mux_r5e:auto_generated.result[15]
result[16] <= mux_r5e:auto_generated.result[16]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_mux6:inst7|LPM_MUX:LPM_MUX_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w0_n0_mux_dataout.IN1
data[18] => l1_w1_n0_mux_dataout.IN1
data[19] => l1_w2_n0_mux_dataout.IN1
data[20] => l1_w3_n0_mux_dataout.IN1
data[21] => l1_w4_n0_mux_dataout.IN1
data[22] => l1_w5_n0_mux_dataout.IN1
data[23] => l1_w6_n0_mux_dataout.IN1
data[24] => l1_w7_n0_mux_dataout.IN1
data[25] => l1_w8_n0_mux_dataout.IN1
data[26] => l1_w9_n0_mux_dataout.IN1
data[27] => l1_w10_n0_mux_dataout.IN1
data[28] => l1_w11_n0_mux_dataout.IN1
data[29] => l1_w12_n0_mux_dataout.IN1
data[30] => l1_w13_n0_mux_dataout.IN1
data[31] => l1_w14_n0_mux_dataout.IN1
data[32] => l1_w15_n0_mux_dataout.IN1
data[33] => l1_w16_n0_mux_dataout.IN1
data[34] => l1_w0_n1_mux_dataout.IN1
data[35] => l1_w1_n1_mux_dataout.IN1
data[36] => l1_w2_n1_mux_dataout.IN1
data[37] => l1_w3_n1_mux_dataout.IN1
data[38] => l1_w4_n1_mux_dataout.IN1
data[39] => l1_w5_n1_mux_dataout.IN1
data[40] => l1_w6_n1_mux_dataout.IN1
data[41] => l1_w7_n1_mux_dataout.IN1
data[42] => l1_w8_n1_mux_dataout.IN1
data[43] => l1_w9_n1_mux_dataout.IN1
data[44] => l1_w10_n1_mux_dataout.IN1
data[45] => l1_w11_n1_mux_dataout.IN1
data[46] => l1_w12_n1_mux_dataout.IN1
data[47] => l1_w13_n1_mux_dataout.IN1
data[48] => l1_w14_n1_mux_dataout.IN1
data[49] => l1_w15_n1_mux_dataout.IN1
data[50] => l1_w16_n1_mux_dataout.IN1
data[51] => l1_w0_n1_mux_dataout.IN1
data[52] => l1_w1_n1_mux_dataout.IN1
data[53] => l1_w2_n1_mux_dataout.IN1
data[54] => l1_w3_n1_mux_dataout.IN1
data[55] => l1_w4_n1_mux_dataout.IN1
data[56] => l1_w5_n1_mux_dataout.IN1
data[57] => l1_w6_n1_mux_dataout.IN1
data[58] => l1_w7_n1_mux_dataout.IN1
data[59] => l1_w8_n1_mux_dataout.IN1
data[60] => l1_w9_n1_mux_dataout.IN1
data[61] => l1_w10_n1_mux_dataout.IN1
data[62] => l1_w11_n1_mux_dataout.IN1
data[63] => l1_w12_n1_mux_dataout.IN1
data[64] => l1_w13_n1_mux_dataout.IN1
data[65] => l1_w14_n1_mux_dataout.IN1
data[66] => l1_w15_n1_mux_dataout.IN1
data[67] => l1_w16_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_9cg:auto_generated.dataa[0]
dataa[1] => add_sub_9cg:auto_generated.dataa[1]
dataa[2] => add_sub_9cg:auto_generated.dataa[2]
dataa[3] => add_sub_9cg:auto_generated.dataa[3]
dataa[4] => add_sub_9cg:auto_generated.dataa[4]
dataa[5] => add_sub_9cg:auto_generated.dataa[5]
dataa[6] => add_sub_9cg:auto_generated.dataa[6]
dataa[7] => add_sub_9cg:auto_generated.dataa[7]
datab[0] => add_sub_9cg:auto_generated.datab[0]
datab[1] => add_sub_9cg:auto_generated.datab[1]
datab[2] => add_sub_9cg:auto_generated.datab[2]
datab[3] => add_sub_9cg:auto_generated.datab[3]
datab[4] => add_sub_9cg:auto_generated.datab[4]
datab[5] => add_sub_9cg:auto_generated.datab[5]
datab[6] => add_sub_9cg:auto_generated.datab[6]
datab[7] => add_sub_9cg:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => add_sub_9cg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9cg:auto_generated.result[0]
result[1] <= add_sub_9cg:auto_generated.result[1]
result[2] <= add_sub_9cg:auto_generated.result[2]
result[3] <= add_sub_9cg:auto_generated.result[3]
result[4] <= add_sub_9cg:auto_generated.result[4]
result[5] <= add_sub_9cg:auto_generated.result[5]
result[6] <= add_sub_9cg:auto_generated.result[6]
result[7] <= add_sub_9cg:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|Booth_Multiplier:inst4|Booth_Complex_Adder:inst33|lpm_add_sub0:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_9cg:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|decode4_16_e:inst2
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux8:inst5
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data10 => LPM_MUX:LPM_MUX_component.DATA[10][0]
data11 => LPM_MUX:LPM_MUX_component.DATA[11][0]
data12 => LPM_MUX:LPM_MUX_component.DATA[12][0]
data13 => LPM_MUX:LPM_MUX_component.DATA[13][0]
data14 => LPM_MUX:LPM_MUX_component.DATA[14][0]
data15 => LPM_MUX:LPM_MUX_component.DATA[15][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
data7 => LPM_MUX:LPM_MUX_component.DATA[7][0]
data8 => LPM_MUX:LPM_MUX_component.DATA[8][0]
data9 => LPM_MUX:LPM_MUX_component.DATA[9][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_6ne:auto_generated.data[0]
data[1][0] => mux_6ne:auto_generated.data[1]
data[2][0] => mux_6ne:auto_generated.data[2]
data[3][0] => mux_6ne:auto_generated.data[3]
data[4][0] => mux_6ne:auto_generated.data[4]
data[5][0] => mux_6ne:auto_generated.data[5]
data[6][0] => mux_6ne:auto_generated.data[6]
data[7][0] => mux_6ne:auto_generated.data[7]
data[8][0] => mux_6ne:auto_generated.data[8]
data[9][0] => mux_6ne:auto_generated.data[9]
data[10][0] => mux_6ne:auto_generated.data[10]
data[11][0] => mux_6ne:auto_generated.data[11]
data[12][0] => mux_6ne:auto_generated.data[12]
data[13][0] => mux_6ne:auto_generated.data[13]
data[14][0] => mux_6ne:auto_generated.data[14]
data[15][0] => mux_6ne:auto_generated.data[15]
sel[0] => mux_6ne:auto_generated.sel[0]
sel[1] => mux_6ne:auto_generated.sel[1]
sel[2] => mux_6ne:auto_generated.sel[2]
sel[3] => mux_6ne:auto_generated.sel[3]
clock => mux_6ne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6ne:auto_generated.result[0]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component|mux_6ne:auto_generated
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_compare0:inst18
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb
aneb <= lpm_compare:LPM_COMPARE_component.aneb


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_1pg:auto_generated.dataa[0]
dataa[1] => cmpr_1pg:auto_generated.dataa[1]
dataa[2] => cmpr_1pg:auto_generated.dataa[2]
dataa[3] => cmpr_1pg:auto_generated.dataa[3]
dataa[4] => cmpr_1pg:auto_generated.dataa[4]
dataa[5] => cmpr_1pg:auto_generated.dataa[5]
dataa[6] => cmpr_1pg:auto_generated.dataa[6]
dataa[7] => cmpr_1pg:auto_generated.dataa[7]
datab[0] => cmpr_1pg:auto_generated.datab[0]
datab[1] => cmpr_1pg:auto_generated.datab[1]
datab[2] => cmpr_1pg:auto_generated.datab[2]
datab[3] => cmpr_1pg:auto_generated.datab[3]
datab[4] => cmpr_1pg:auto_generated.datab[4]
datab[5] => cmpr_1pg:auto_generated.datab[5]
datab[6] => cmpr_1pg:auto_generated.datab[6]
datab[7] => cmpr_1pg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_1pg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_1pg:auto_generated.aneb
ageb <= <GND>


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component|cmpr_1pg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux1:inst19
clken => LPM_MUX:LPM_MUX_component.CLKEN
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data10x[4] => LPM_MUX:LPM_MUX_component.DATA[10][4]
data10x[5] => LPM_MUX:LPM_MUX_component.DATA[10][5]
data10x[6] => LPM_MUX:LPM_MUX_component.DATA[10][6]
data10x[7] => LPM_MUX:LPM_MUX_component.DATA[10][7]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data11x[4] => LPM_MUX:LPM_MUX_component.DATA[11][4]
data11x[5] => LPM_MUX:LPM_MUX_component.DATA[11][5]
data11x[6] => LPM_MUX:LPM_MUX_component.DATA[11][6]
data11x[7] => LPM_MUX:LPM_MUX_component.DATA[11][7]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data12x[4] => LPM_MUX:LPM_MUX_component.DATA[12][4]
data12x[5] => LPM_MUX:LPM_MUX_component.DATA[12][5]
data12x[6] => LPM_MUX:LPM_MUX_component.DATA[12][6]
data12x[7] => LPM_MUX:LPM_MUX_component.DATA[12][7]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data13x[4] => LPM_MUX:LPM_MUX_component.DATA[13][4]
data13x[5] => LPM_MUX:LPM_MUX_component.DATA[13][5]
data13x[6] => LPM_MUX:LPM_MUX_component.DATA[13][6]
data13x[7] => LPM_MUX:LPM_MUX_component.DATA[13][7]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data14x[4] => LPM_MUX:LPM_MUX_component.DATA[14][4]
data14x[5] => LPM_MUX:LPM_MUX_component.DATA[14][5]
data14x[6] => LPM_MUX:LPM_MUX_component.DATA[14][6]
data14x[7] => LPM_MUX:LPM_MUX_component.DATA[14][7]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data15x[4] => LPM_MUX:LPM_MUX_component.DATA[15][4]
data15x[5] => LPM_MUX:LPM_MUX_component.DATA[15][5]
data15x[6] => LPM_MUX:LPM_MUX_component.DATA[15][6]
data15x[7] => LPM_MUX:LPM_MUX_component.DATA[15][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data8x[4] => LPM_MUX:LPM_MUX_component.DATA[8][4]
data8x[5] => LPM_MUX:LPM_MUX_component.DATA[8][5]
data8x[6] => LPM_MUX:LPM_MUX_component.DATA[8][6]
data8x[7] => LPM_MUX:LPM_MUX_component.DATA[8][7]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
data9x[4] => LPM_MUX:LPM_MUX_component.DATA[9][4]
data9x[5] => LPM_MUX:LPM_MUX_component.DATA[9][5]
data9x[6] => LPM_MUX:LPM_MUX_component.DATA[9][6]
data9x[7] => LPM_MUX:LPM_MUX_component.DATA[9][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_q8f:auto_generated.data[0]
data[0][1] => mux_q8f:auto_generated.data[1]
data[0][2] => mux_q8f:auto_generated.data[2]
data[0][3] => mux_q8f:auto_generated.data[3]
data[0][4] => mux_q8f:auto_generated.data[4]
data[0][5] => mux_q8f:auto_generated.data[5]
data[0][6] => mux_q8f:auto_generated.data[6]
data[0][7] => mux_q8f:auto_generated.data[7]
data[1][0] => mux_q8f:auto_generated.data[8]
data[1][1] => mux_q8f:auto_generated.data[9]
data[1][2] => mux_q8f:auto_generated.data[10]
data[1][3] => mux_q8f:auto_generated.data[11]
data[1][4] => mux_q8f:auto_generated.data[12]
data[1][5] => mux_q8f:auto_generated.data[13]
data[1][6] => mux_q8f:auto_generated.data[14]
data[1][7] => mux_q8f:auto_generated.data[15]
data[2][0] => mux_q8f:auto_generated.data[16]
data[2][1] => mux_q8f:auto_generated.data[17]
data[2][2] => mux_q8f:auto_generated.data[18]
data[2][3] => mux_q8f:auto_generated.data[19]
data[2][4] => mux_q8f:auto_generated.data[20]
data[2][5] => mux_q8f:auto_generated.data[21]
data[2][6] => mux_q8f:auto_generated.data[22]
data[2][7] => mux_q8f:auto_generated.data[23]
data[3][0] => mux_q8f:auto_generated.data[24]
data[3][1] => mux_q8f:auto_generated.data[25]
data[3][2] => mux_q8f:auto_generated.data[26]
data[3][3] => mux_q8f:auto_generated.data[27]
data[3][4] => mux_q8f:auto_generated.data[28]
data[3][5] => mux_q8f:auto_generated.data[29]
data[3][6] => mux_q8f:auto_generated.data[30]
data[3][7] => mux_q8f:auto_generated.data[31]
data[4][0] => mux_q8f:auto_generated.data[32]
data[4][1] => mux_q8f:auto_generated.data[33]
data[4][2] => mux_q8f:auto_generated.data[34]
data[4][3] => mux_q8f:auto_generated.data[35]
data[4][4] => mux_q8f:auto_generated.data[36]
data[4][5] => mux_q8f:auto_generated.data[37]
data[4][6] => mux_q8f:auto_generated.data[38]
data[4][7] => mux_q8f:auto_generated.data[39]
data[5][0] => mux_q8f:auto_generated.data[40]
data[5][1] => mux_q8f:auto_generated.data[41]
data[5][2] => mux_q8f:auto_generated.data[42]
data[5][3] => mux_q8f:auto_generated.data[43]
data[5][4] => mux_q8f:auto_generated.data[44]
data[5][5] => mux_q8f:auto_generated.data[45]
data[5][6] => mux_q8f:auto_generated.data[46]
data[5][7] => mux_q8f:auto_generated.data[47]
data[6][0] => mux_q8f:auto_generated.data[48]
data[6][1] => mux_q8f:auto_generated.data[49]
data[6][2] => mux_q8f:auto_generated.data[50]
data[6][3] => mux_q8f:auto_generated.data[51]
data[6][4] => mux_q8f:auto_generated.data[52]
data[6][5] => mux_q8f:auto_generated.data[53]
data[6][6] => mux_q8f:auto_generated.data[54]
data[6][7] => mux_q8f:auto_generated.data[55]
data[7][0] => mux_q8f:auto_generated.data[56]
data[7][1] => mux_q8f:auto_generated.data[57]
data[7][2] => mux_q8f:auto_generated.data[58]
data[7][3] => mux_q8f:auto_generated.data[59]
data[7][4] => mux_q8f:auto_generated.data[60]
data[7][5] => mux_q8f:auto_generated.data[61]
data[7][6] => mux_q8f:auto_generated.data[62]
data[7][7] => mux_q8f:auto_generated.data[63]
data[8][0] => mux_q8f:auto_generated.data[64]
data[8][1] => mux_q8f:auto_generated.data[65]
data[8][2] => mux_q8f:auto_generated.data[66]
data[8][3] => mux_q8f:auto_generated.data[67]
data[8][4] => mux_q8f:auto_generated.data[68]
data[8][5] => mux_q8f:auto_generated.data[69]
data[8][6] => mux_q8f:auto_generated.data[70]
data[8][7] => mux_q8f:auto_generated.data[71]
data[9][0] => mux_q8f:auto_generated.data[72]
data[9][1] => mux_q8f:auto_generated.data[73]
data[9][2] => mux_q8f:auto_generated.data[74]
data[9][3] => mux_q8f:auto_generated.data[75]
data[9][4] => mux_q8f:auto_generated.data[76]
data[9][5] => mux_q8f:auto_generated.data[77]
data[9][6] => mux_q8f:auto_generated.data[78]
data[9][7] => mux_q8f:auto_generated.data[79]
data[10][0] => mux_q8f:auto_generated.data[80]
data[10][1] => mux_q8f:auto_generated.data[81]
data[10][2] => mux_q8f:auto_generated.data[82]
data[10][3] => mux_q8f:auto_generated.data[83]
data[10][4] => mux_q8f:auto_generated.data[84]
data[10][5] => mux_q8f:auto_generated.data[85]
data[10][6] => mux_q8f:auto_generated.data[86]
data[10][7] => mux_q8f:auto_generated.data[87]
data[11][0] => mux_q8f:auto_generated.data[88]
data[11][1] => mux_q8f:auto_generated.data[89]
data[11][2] => mux_q8f:auto_generated.data[90]
data[11][3] => mux_q8f:auto_generated.data[91]
data[11][4] => mux_q8f:auto_generated.data[92]
data[11][5] => mux_q8f:auto_generated.data[93]
data[11][6] => mux_q8f:auto_generated.data[94]
data[11][7] => mux_q8f:auto_generated.data[95]
data[12][0] => mux_q8f:auto_generated.data[96]
data[12][1] => mux_q8f:auto_generated.data[97]
data[12][2] => mux_q8f:auto_generated.data[98]
data[12][3] => mux_q8f:auto_generated.data[99]
data[12][4] => mux_q8f:auto_generated.data[100]
data[12][5] => mux_q8f:auto_generated.data[101]
data[12][6] => mux_q8f:auto_generated.data[102]
data[12][7] => mux_q8f:auto_generated.data[103]
data[13][0] => mux_q8f:auto_generated.data[104]
data[13][1] => mux_q8f:auto_generated.data[105]
data[13][2] => mux_q8f:auto_generated.data[106]
data[13][3] => mux_q8f:auto_generated.data[107]
data[13][4] => mux_q8f:auto_generated.data[108]
data[13][5] => mux_q8f:auto_generated.data[109]
data[13][6] => mux_q8f:auto_generated.data[110]
data[13][7] => mux_q8f:auto_generated.data[111]
data[14][0] => mux_q8f:auto_generated.data[112]
data[14][1] => mux_q8f:auto_generated.data[113]
data[14][2] => mux_q8f:auto_generated.data[114]
data[14][3] => mux_q8f:auto_generated.data[115]
data[14][4] => mux_q8f:auto_generated.data[116]
data[14][5] => mux_q8f:auto_generated.data[117]
data[14][6] => mux_q8f:auto_generated.data[118]
data[14][7] => mux_q8f:auto_generated.data[119]
data[15][0] => mux_q8f:auto_generated.data[120]
data[15][1] => mux_q8f:auto_generated.data[121]
data[15][2] => mux_q8f:auto_generated.data[122]
data[15][3] => mux_q8f:auto_generated.data[123]
data[15][4] => mux_q8f:auto_generated.data[124]
data[15][5] => mux_q8f:auto_generated.data[125]
data[15][6] => mux_q8f:auto_generated.data[126]
data[15][7] => mux_q8f:auto_generated.data[127]
sel[0] => mux_q8f:auto_generated.sel[0]
sel[1] => mux_q8f:auto_generated.sel[1]
sel[2] => mux_q8f:auto_generated.sel[2]
sel[3] => mux_q8f:auto_generated.sel[3]
clock => mux_q8f:auto_generated.clock
aclr => ~NO_FANOUT~
clken => mux_q8f:auto_generated.clken
result[0] <= mux_q8f:auto_generated.result[0]
result[1] <= mux_q8f:auto_generated.result[1]
result[2] <= mux_q8f:auto_generated.result[2]
result[3] <= mux_q8f:auto_generated.result[3]
result[4] <= mux_q8f:auto_generated.result[4]
result[5] <= mux_q8f:auto_generated.result[5]
result[6] <= mux_q8f:auto_generated.result[6]
result[7] <= mux_q8f:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component|mux_q8f:auto_generated
clken => external_reg[7].ENA
clken => external_reg[6].ENA
clken => external_reg[5].ENA
clken => external_reg[4].ENA
clken => external_reg[3].ENA
clken => external_reg[2].ENA
clken => external_reg[1].ENA
clken => external_reg[0].ENA
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
data[64] => l1_w0_n4_mux_dataout.IN1
data[65] => l1_w1_n4_mux_dataout.IN1
data[66] => l1_w2_n4_mux_dataout.IN1
data[67] => l1_w3_n4_mux_dataout.IN1
data[68] => l1_w4_n4_mux_dataout.IN1
data[69] => l1_w5_n4_mux_dataout.IN1
data[70] => l1_w6_n4_mux_dataout.IN1
data[71] => l1_w7_n4_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w0_n5_mux_dataout.IN1
data[81] => l1_w1_n5_mux_dataout.IN1
data[82] => l1_w2_n5_mux_dataout.IN1
data[83] => l1_w3_n5_mux_dataout.IN1
data[84] => l1_w4_n5_mux_dataout.IN1
data[85] => l1_w5_n5_mux_dataout.IN1
data[86] => l1_w6_n5_mux_dataout.IN1
data[87] => l1_w7_n5_mux_dataout.IN1
data[88] => l1_w0_n5_mux_dataout.IN1
data[89] => l1_w1_n5_mux_dataout.IN1
data[90] => l1_w2_n5_mux_dataout.IN1
data[91] => l1_w3_n5_mux_dataout.IN1
data[92] => l1_w4_n5_mux_dataout.IN1
data[93] => l1_w5_n5_mux_dataout.IN1
data[94] => l1_w6_n5_mux_dataout.IN1
data[95] => l1_w7_n5_mux_dataout.IN1
data[96] => l1_w0_n6_mux_dataout.IN1
data[97] => l1_w1_n6_mux_dataout.IN1
data[98] => l1_w2_n6_mux_dataout.IN1
data[99] => l1_w3_n6_mux_dataout.IN1
data[100] => l1_w4_n6_mux_dataout.IN1
data[101] => l1_w5_n6_mux_dataout.IN1
data[102] => l1_w6_n6_mux_dataout.IN1
data[103] => l1_w7_n6_mux_dataout.IN1
data[104] => l1_w0_n6_mux_dataout.IN1
data[105] => l1_w1_n6_mux_dataout.IN1
data[106] => l1_w2_n6_mux_dataout.IN1
data[107] => l1_w3_n6_mux_dataout.IN1
data[108] => l1_w4_n6_mux_dataout.IN1
data[109] => l1_w5_n6_mux_dataout.IN1
data[110] => l1_w6_n6_mux_dataout.IN1
data[111] => l1_w7_n6_mux_dataout.IN1
data[112] => l1_w0_n7_mux_dataout.IN1
data[113] => l1_w1_n7_mux_dataout.IN1
data[114] => l1_w2_n7_mux_dataout.IN1
data[115] => l1_w3_n7_mux_dataout.IN1
data[116] => l1_w4_n7_mux_dataout.IN1
data[117] => l1_w5_n7_mux_dataout.IN1
data[118] => l1_w6_n7_mux_dataout.IN1
data[119] => l1_w7_n7_mux_dataout.IN1
data[120] => l1_w0_n7_mux_dataout.IN1
data[121] => l1_w1_n7_mux_dataout.IN1
data[122] => l1_w2_n7_mux_dataout.IN1
data[123] => l1_w3_n7_mux_dataout.IN1
data[124] => l1_w4_n7_mux_dataout.IN1
data[125] => l1_w5_n7_mux_dataout.IN1
data[126] => l1_w6_n7_mux_dataout.IN1
data[127] => l1_w7_n7_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|AND8bit:inst
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst8.IN0
DATA_A[1] => inst7.IN0
DATA_A[2] => inst6.IN0
DATA_A[3] => inst5.IN0
DATA_A[4] => inst3.IN0
DATA_A[5] => inst4.IN0
DATA_A[6] => inst2.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst8.IN1
DATA_B[1] => inst7.IN1
DATA_B[2] => inst6.IN1
DATA_B[3] => inst5.IN1
DATA_B[4] => inst3.IN1
DATA_B[5] => inst4.IN1
DATA_B[6] => inst2.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|OR8bit:inst12
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DATA_B[0] => inst8.IN0
DATA_B[1] => inst7.IN0
DATA_B[2] => inst6.IN0
DATA_B[3] => inst5.IN0
DATA_B[4] => inst4.IN0
DATA_B[5] => inst3.IN0
DATA_B[6] => inst2.IN0
DATA_B[7] => inst1.IN0
DATA_A[0] => inst8.IN1
DATA_A[1] => inst7.IN1
DATA_A[2] => inst6.IN1
DATA_A[3] => inst5.IN1
DATA_A[4] => inst4.IN1
DATA_A[5] => inst3.IN1
DATA_A[6] => inst2.IN1
DATA_A[7] => inst1.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|XOR8bit:inst13
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10
S[0] <= SCAdder-8bit:inst.S[0]
S[1] <= SCAdder-8bit:inst.S[1]
S[2] <= SCAdder-8bit:inst.S[2]
S[3] <= SCAdder-8bit:inst.S[3]
S[4] <= SCAdder-8bit:inst.S[4]
S[5] <= SCAdder-8bit:inst.S[5]
S[6] <= SCAdder-8bit:inst.S[6]
S[7] <= SCAdder-8bit:inst.S[7]
DATA_A[0] => SCAdder-8bit:inst.DATA_A[0]
DATA_A[1] => SCAdder-8bit:inst.DATA_A[1]
DATA_A[2] => SCAdder-8bit:inst.DATA_A[2]
DATA_A[3] => SCAdder-8bit:inst.DATA_A[3]
DATA_A[4] => SCAdder-8bit:inst.DATA_A[4]
DATA_A[5] => SCAdder-8bit:inst.DATA_A[5]
DATA_A[6] => SCAdder-8bit:inst.DATA_A[6]
DATA_A[7] => SCAdder-8bit:inst.DATA_A[7]
DATA_B[0] => XOR8bit:inst2.DATA_B[0]
DATA_B[1] => XOR8bit:inst2.DATA_B[1]
DATA_B[2] => XOR8bit:inst2.DATA_B[2]
DATA_B[3] => XOR8bit:inst2.DATA_B[3]
DATA_B[4] => XOR8bit:inst2.DATA_B[4]
DATA_B[5] => XOR8bit:inst2.DATA_B[5]
DATA_B[6] => XOR8bit:inst2.DATA_B[6]
DATA_B[7] => XOR8bit:inst2.DATA_B[7]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU_MULTI_CYCLE|Practical3:inst8|SUB_8bit:inst10|XOR8bit:inst2
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU_MULTI_CYCLE|ALU_SRC_MUX:inst13
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|ALU_SRC_MUX:inst13|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|ALU_SRC_MUX:inst13|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Register8bit:inst6
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5
REGISTER4TEST[0] <= Reg4[0].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[1] <= Reg4[1].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[2] <= Reg4[2].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[3] <= Reg4[3].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[4] <= Reg4[4].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[5] <= Reg4[5].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[6] <= Reg4[6].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[7] <= Reg4[7].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst22.IN0
CLOCK => lpm_mux0:inst11.clock
CLOCK => lpm_mux0:inst10.clock
WriteReg => lpm_decode1:inst21.enable
Register3[0] => lpm_decode1:inst21.data[0]
Register3[1] => lpm_decode1:inst21.data[1]
Register3[2] => lpm_decode1:inst21.data[2]
Data[0] => register_8bit:inst15.D[0]
Data[0] => register_8bit:inst.D[0]
Data[0] => register_8bit:inst12.D[0]
Data[0] => register_8bit:inst13.D[0]
Data[0] => register_8bit:inst14.D[0]
Data[0] => register_8bit:inst16.D[0]
Data[0] => register_8bit:inst17.D[0]
Data[0] => register_8bit:inst18.D[0]
Data[1] => register_8bit:inst15.D[1]
Data[1] => register_8bit:inst.D[1]
Data[1] => register_8bit:inst12.D[1]
Data[1] => register_8bit:inst13.D[1]
Data[1] => register_8bit:inst14.D[1]
Data[1] => register_8bit:inst16.D[1]
Data[1] => register_8bit:inst17.D[1]
Data[1] => register_8bit:inst18.D[1]
Data[2] => register_8bit:inst15.D[2]
Data[2] => register_8bit:inst.D[2]
Data[2] => register_8bit:inst12.D[2]
Data[2] => register_8bit:inst13.D[2]
Data[2] => register_8bit:inst14.D[2]
Data[2] => register_8bit:inst16.D[2]
Data[2] => register_8bit:inst17.D[2]
Data[2] => register_8bit:inst18.D[2]
Data[3] => register_8bit:inst15.D[3]
Data[3] => register_8bit:inst.D[3]
Data[3] => register_8bit:inst12.D[3]
Data[3] => register_8bit:inst13.D[3]
Data[3] => register_8bit:inst14.D[3]
Data[3] => register_8bit:inst16.D[3]
Data[3] => register_8bit:inst17.D[3]
Data[3] => register_8bit:inst18.D[3]
Data[4] => register_8bit:inst15.D[4]
Data[4] => register_8bit:inst.D[4]
Data[4] => register_8bit:inst12.D[4]
Data[4] => register_8bit:inst13.D[4]
Data[4] => register_8bit:inst14.D[4]
Data[4] => register_8bit:inst16.D[4]
Data[4] => register_8bit:inst17.D[4]
Data[4] => register_8bit:inst18.D[4]
Data[5] => register_8bit:inst15.D[5]
Data[5] => register_8bit:inst.D[5]
Data[5] => register_8bit:inst12.D[5]
Data[5] => register_8bit:inst13.D[5]
Data[5] => register_8bit:inst14.D[5]
Data[5] => register_8bit:inst16.D[5]
Data[5] => register_8bit:inst17.D[5]
Data[5] => register_8bit:inst18.D[5]
Data[6] => register_8bit:inst15.D[6]
Data[6] => register_8bit:inst.D[6]
Data[6] => register_8bit:inst12.D[6]
Data[6] => register_8bit:inst13.D[6]
Data[6] => register_8bit:inst14.D[6]
Data[6] => register_8bit:inst16.D[6]
Data[6] => register_8bit:inst17.D[6]
Data[6] => register_8bit:inst18.D[6]
Data[7] => register_8bit:inst15.D[7]
Data[7] => register_8bit:inst.D[7]
Data[7] => register_8bit:inst12.D[7]
Data[7] => register_8bit:inst13.D[7]
Data[7] => register_8bit:inst14.D[7]
Data[7] => register_8bit:inst16.D[7]
Data[7] => register_8bit:inst17.D[7]
Data[7] => register_8bit:inst18.D[7]
RegOut1[0] <= lpm_mux0:inst11.result[0]
RegOut1[1] <= lpm_mux0:inst11.result[1]
RegOut1[2] <= lpm_mux0:inst11.result[2]
RegOut1[3] <= lpm_mux0:inst11.result[3]
RegOut1[4] <= lpm_mux0:inst11.result[4]
RegOut1[5] <= lpm_mux0:inst11.result[5]
RegOut1[6] <= lpm_mux0:inst11.result[6]
RegOut1[7] <= lpm_mux0:inst11.result[7]
Register1[0] => lpm_mux0:inst11.sel[0]
Register1[1] => lpm_mux0:inst11.sel[1]
Register1[2] => lpm_mux0:inst11.sel[2]
RegOut2[0] <= lpm_mux0:inst10.result[0]
RegOut2[1] <= lpm_mux0:inst10.result[1]
RegOut2[2] <= lpm_mux0:inst10.result[2]
RegOut2[3] <= lpm_mux0:inst10.result[3]
RegOut2[4] <= lpm_mux0:inst10.result[4]
RegOut2[5] <= lpm_mux0:inst10.result[5]
RegOut2[6] <= lpm_mux0:inst10.result[6]
RegOut2[7] <= lpm_mux0:inst10.result[7]
Register2[0] => lpm_mux0:inst10.sel[0]
Register2[1] => lpm_mux0:inst10.sel[1]
Register2[2] => lpm_mux0:inst10.sel[2]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst15
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_decode1:inst21
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_decode1:inst21|lpm_decode:LPM_DECODE_component
data[0] => decode_4sf:auto_generated.data[0]
data[1] => decode_4sf:auto_generated.data[1]
data[2] => decode_4sf:auto_generated.data[2]
enable => decode_4sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_4sf:auto_generated.eq[0]
eq[1] <= decode_4sf:auto_generated.eq[1]
eq[2] <= decode_4sf:auto_generated.eq[2]
eq[3] <= decode_4sf:auto_generated.eq[3]
eq[4] <= decode_4sf:auto_generated.eq[4]
eq[5] <= decode_4sf:auto_generated.eq[5]
eq[6] <= decode_4sf:auto_generated.eq[6]
eq[7] <= decode_4sf:auto_generated.eq[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_decode1:inst21|lpm_decode:LPM_DECODE_component|decode_4sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode28w[1].IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1].IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1].IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2].IN0
data[1] => w_anode58w[2].IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode28w[3].IN0
data[2] => w_anode38w[3].IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst11
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst11|LPM_MUX:LPM_MUX_component
data[0][0] => mux_tle:auto_generated.data[0]
data[0][1] => mux_tle:auto_generated.data[1]
data[0][2] => mux_tle:auto_generated.data[2]
data[0][3] => mux_tle:auto_generated.data[3]
data[0][4] => mux_tle:auto_generated.data[4]
data[0][5] => mux_tle:auto_generated.data[5]
data[0][6] => mux_tle:auto_generated.data[6]
data[0][7] => mux_tle:auto_generated.data[7]
data[1][0] => mux_tle:auto_generated.data[8]
data[1][1] => mux_tle:auto_generated.data[9]
data[1][2] => mux_tle:auto_generated.data[10]
data[1][3] => mux_tle:auto_generated.data[11]
data[1][4] => mux_tle:auto_generated.data[12]
data[1][5] => mux_tle:auto_generated.data[13]
data[1][6] => mux_tle:auto_generated.data[14]
data[1][7] => mux_tle:auto_generated.data[15]
data[2][0] => mux_tle:auto_generated.data[16]
data[2][1] => mux_tle:auto_generated.data[17]
data[2][2] => mux_tle:auto_generated.data[18]
data[2][3] => mux_tle:auto_generated.data[19]
data[2][4] => mux_tle:auto_generated.data[20]
data[2][5] => mux_tle:auto_generated.data[21]
data[2][6] => mux_tle:auto_generated.data[22]
data[2][7] => mux_tle:auto_generated.data[23]
data[3][0] => mux_tle:auto_generated.data[24]
data[3][1] => mux_tle:auto_generated.data[25]
data[3][2] => mux_tle:auto_generated.data[26]
data[3][3] => mux_tle:auto_generated.data[27]
data[3][4] => mux_tle:auto_generated.data[28]
data[3][5] => mux_tle:auto_generated.data[29]
data[3][6] => mux_tle:auto_generated.data[30]
data[3][7] => mux_tle:auto_generated.data[31]
data[4][0] => mux_tle:auto_generated.data[32]
data[4][1] => mux_tle:auto_generated.data[33]
data[4][2] => mux_tle:auto_generated.data[34]
data[4][3] => mux_tle:auto_generated.data[35]
data[4][4] => mux_tle:auto_generated.data[36]
data[4][5] => mux_tle:auto_generated.data[37]
data[4][6] => mux_tle:auto_generated.data[38]
data[4][7] => mux_tle:auto_generated.data[39]
data[5][0] => mux_tle:auto_generated.data[40]
data[5][1] => mux_tle:auto_generated.data[41]
data[5][2] => mux_tle:auto_generated.data[42]
data[5][3] => mux_tle:auto_generated.data[43]
data[5][4] => mux_tle:auto_generated.data[44]
data[5][5] => mux_tle:auto_generated.data[45]
data[5][6] => mux_tle:auto_generated.data[46]
data[5][7] => mux_tle:auto_generated.data[47]
data[6][0] => mux_tle:auto_generated.data[48]
data[6][1] => mux_tle:auto_generated.data[49]
data[6][2] => mux_tle:auto_generated.data[50]
data[6][3] => mux_tle:auto_generated.data[51]
data[6][4] => mux_tle:auto_generated.data[52]
data[6][5] => mux_tle:auto_generated.data[53]
data[6][6] => mux_tle:auto_generated.data[54]
data[6][7] => mux_tle:auto_generated.data[55]
data[7][0] => mux_tle:auto_generated.data[56]
data[7][1] => mux_tle:auto_generated.data[57]
data[7][2] => mux_tle:auto_generated.data[58]
data[7][3] => mux_tle:auto_generated.data[59]
data[7][4] => mux_tle:auto_generated.data[60]
data[7][5] => mux_tle:auto_generated.data[61]
data[7][6] => mux_tle:auto_generated.data[62]
data[7][7] => mux_tle:auto_generated.data[63]
sel[0] => mux_tle:auto_generated.sel[0]
sel[1] => mux_tle:auto_generated.sel[1]
sel[2] => mux_tle:auto_generated.sel[2]
clock => mux_tle:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tle:auto_generated.result[0]
result[1] <= mux_tle:auto_generated.result[1]
result[2] <= mux_tle:auto_generated.result[2]
result[3] <= mux_tle:auto_generated.result[3]
result[4] <= mux_tle:auto_generated.result[4]
result[5] <= mux_tle:auto_generated.result[5]
result[6] <= mux_tle:auto_generated.result[6]
result[7] <= mux_tle:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst11|LPM_MUX:LPM_MUX_component|mux_tle:auto_generated
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst12
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst13
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst14
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst16
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst17
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|register_8bit:inst18
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst10
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst10|LPM_MUX:LPM_MUX_component
data[0][0] => mux_tle:auto_generated.data[0]
data[0][1] => mux_tle:auto_generated.data[1]
data[0][2] => mux_tle:auto_generated.data[2]
data[0][3] => mux_tle:auto_generated.data[3]
data[0][4] => mux_tle:auto_generated.data[4]
data[0][5] => mux_tle:auto_generated.data[5]
data[0][6] => mux_tle:auto_generated.data[6]
data[0][7] => mux_tle:auto_generated.data[7]
data[1][0] => mux_tle:auto_generated.data[8]
data[1][1] => mux_tle:auto_generated.data[9]
data[1][2] => mux_tle:auto_generated.data[10]
data[1][3] => mux_tle:auto_generated.data[11]
data[1][4] => mux_tle:auto_generated.data[12]
data[1][5] => mux_tle:auto_generated.data[13]
data[1][6] => mux_tle:auto_generated.data[14]
data[1][7] => mux_tle:auto_generated.data[15]
data[2][0] => mux_tle:auto_generated.data[16]
data[2][1] => mux_tle:auto_generated.data[17]
data[2][2] => mux_tle:auto_generated.data[18]
data[2][3] => mux_tle:auto_generated.data[19]
data[2][4] => mux_tle:auto_generated.data[20]
data[2][5] => mux_tle:auto_generated.data[21]
data[2][6] => mux_tle:auto_generated.data[22]
data[2][7] => mux_tle:auto_generated.data[23]
data[3][0] => mux_tle:auto_generated.data[24]
data[3][1] => mux_tle:auto_generated.data[25]
data[3][2] => mux_tle:auto_generated.data[26]
data[3][3] => mux_tle:auto_generated.data[27]
data[3][4] => mux_tle:auto_generated.data[28]
data[3][5] => mux_tle:auto_generated.data[29]
data[3][6] => mux_tle:auto_generated.data[30]
data[3][7] => mux_tle:auto_generated.data[31]
data[4][0] => mux_tle:auto_generated.data[32]
data[4][1] => mux_tle:auto_generated.data[33]
data[4][2] => mux_tle:auto_generated.data[34]
data[4][3] => mux_tle:auto_generated.data[35]
data[4][4] => mux_tle:auto_generated.data[36]
data[4][5] => mux_tle:auto_generated.data[37]
data[4][6] => mux_tle:auto_generated.data[38]
data[4][7] => mux_tle:auto_generated.data[39]
data[5][0] => mux_tle:auto_generated.data[40]
data[5][1] => mux_tle:auto_generated.data[41]
data[5][2] => mux_tle:auto_generated.data[42]
data[5][3] => mux_tle:auto_generated.data[43]
data[5][4] => mux_tle:auto_generated.data[44]
data[5][5] => mux_tle:auto_generated.data[45]
data[5][6] => mux_tle:auto_generated.data[46]
data[5][7] => mux_tle:auto_generated.data[47]
data[6][0] => mux_tle:auto_generated.data[48]
data[6][1] => mux_tle:auto_generated.data[49]
data[6][2] => mux_tle:auto_generated.data[50]
data[6][3] => mux_tle:auto_generated.data[51]
data[6][4] => mux_tle:auto_generated.data[52]
data[6][5] => mux_tle:auto_generated.data[53]
data[6][6] => mux_tle:auto_generated.data[54]
data[6][7] => mux_tle:auto_generated.data[55]
data[7][0] => mux_tle:auto_generated.data[56]
data[7][1] => mux_tle:auto_generated.data[57]
data[7][2] => mux_tle:auto_generated.data[58]
data[7][3] => mux_tle:auto_generated.data[59]
data[7][4] => mux_tle:auto_generated.data[60]
data[7][5] => mux_tle:auto_generated.data[61]
data[7][6] => mux_tle:auto_generated.data[62]
data[7][7] => mux_tle:auto_generated.data[63]
sel[0] => mux_tle:auto_generated.sel[0]
sel[1] => mux_tle:auto_generated.sel[1]
sel[2] => mux_tle:auto_generated.sel[2]
clock => mux_tle:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tle:auto_generated.result[0]
result[1] <= mux_tle:auto_generated.result[1]
result[2] <= mux_tle:auto_generated.result[2]
result[3] <= mux_tle:auto_generated.result[3]
result[4] <= mux_tle:auto_generated.result[4]
result[5] <= mux_tle:auto_generated.result[5]
result[6] <= mux_tle:auto_generated.result[6]
result[7] <= mux_tle:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|RegisterFile:inst5|lpm_mux0:inst10|LPM_MUX:LPM_MUX_component|mux_tle:auto_generated
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|MIPS_CPU_MULTI_CYCLE|DataWriteMux:inst11
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|DataWriteMux:inst11|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|DataWriteMux:inst11|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Register8bit:inst9
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Register8bit:inst4
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|LPM_MUX:LPM_MUX_component
data[0][0] => mux_54e:auto_generated.data[0]
data[0][1] => mux_54e:auto_generated.data[1]
data[0][2] => mux_54e:auto_generated.data[2]
data[1][0] => mux_54e:auto_generated.data[3]
data[1][1] => mux_54e:auto_generated.data[4]
data[1][2] => mux_54e:auto_generated.data[5]
data[2][0] => mux_54e:auto_generated.data[6]
data[2][1] => mux_54e:auto_generated.data[7]
data[2][2] => mux_54e:auto_generated.data[8]
sel[0] => mux_54e:auto_generated.sel[0]
sel[1] => mux_54e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_54e:auto_generated.result[0]
result[1] <= mux_54e:auto_generated.result[1]
result[2] <= mux_54e:auto_generated.result[2]


|MIPS_CPU_MULTI_CYCLE|Write_Register_MUX:inst27|LPM_MUX:LPM_MUX_component|mux_54e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|MIPS_CPU_MULTI_CYCLE|number_seven:inst14
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]


|MIPS_CPU_MULTI_CYCLE|number_seven:inst14|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>


|MIPS_CPU_MULTI_CYCLE|ALU_Operand2_MUX:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|ALU_Operand2_MUX:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[0][1] => mux_a4e:auto_generated.data[1]
data[0][2] => mux_a4e:auto_generated.data[2]
data[0][3] => mux_a4e:auto_generated.data[3]
data[0][4] => mux_a4e:auto_generated.data[4]
data[0][5] => mux_a4e:auto_generated.data[5]
data[0][6] => mux_a4e:auto_generated.data[6]
data[0][7] => mux_a4e:auto_generated.data[7]
data[1][0] => mux_a4e:auto_generated.data[8]
data[1][1] => mux_a4e:auto_generated.data[9]
data[1][2] => mux_a4e:auto_generated.data[10]
data[1][3] => mux_a4e:auto_generated.data[11]
data[1][4] => mux_a4e:auto_generated.data[12]
data[1][5] => mux_a4e:auto_generated.data[13]
data[1][6] => mux_a4e:auto_generated.data[14]
data[1][7] => mux_a4e:auto_generated.data[15]
data[2][0] => mux_a4e:auto_generated.data[16]
data[2][1] => mux_a4e:auto_generated.data[17]
data[2][2] => mux_a4e:auto_generated.data[18]
data[2][3] => mux_a4e:auto_generated.data[19]
data[2][4] => mux_a4e:auto_generated.data[20]
data[2][5] => mux_a4e:auto_generated.data[21]
data[2][6] => mux_a4e:auto_generated.data[22]
data[2][7] => mux_a4e:auto_generated.data[23]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]
result[1] <= mux_a4e:auto_generated.result[1]
result[2] <= mux_a4e:auto_generated.result[2]
result[3] <= mux_a4e:auto_generated.result[3]
result[4] <= mux_a4e:auto_generated.result[4]
result[5] <= mux_a4e:auto_generated.result[5]
result[6] <= mux_a4e:auto_generated.result[6]
result[7] <= mux_a4e:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|ALU_Operand2_MUX:inst17|LPM_MUX:LPM_MUX_component|mux_a4e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data1_wire[0].IN0
data[9] => data1_wire[1].IN0
data[10] => data1_wire[2].IN0
data[11] => data1_wire[3].IN0
data[12] => data1_wire[4].IN0
data[13] => data1_wire[5].IN0
data[14] => data1_wire[6].IN0
data[15] => data1_wire[7].IN0
data[16] => data2_wire[0].IN0
data[17] => data2_wire[1].IN0
data[18] => data2_wire[2].IN0
data[19] => data2_wire[3].IN0
data[20] => data2_wire[4].IN0
data[21] => data2_wire[5].IN0
data[22] => data2_wire[6].IN0
data[23] => data2_wire[7].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[7].IN0
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|MIPS_CPU_MULTI_CYCLE|Register8bit:inst7
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst1.CLK
CLOCK => inst3.CLK
CLOCK => inst5.CLK
CLOCK => inst6.CLK
CLOCK => inst7.CLK
CLOCK => inst.CLK
CLOCK => inst2.CLK
CLOCK => inst4.CLK
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU_MULTI_CYCLE|number_one:inst15
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|MIPS_CPU_MULTI_CYCLE|number_one:inst15|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|MIPS_CPU_MULTI_CYCLE|Extender:inst16
IMM_EXTEND[0] <= IMM[0].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[1] <= IMM[1].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[2] <= IMM[2].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[3] <= IMM[3].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[4] <= IMM[4].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[5] <= IMM[5].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[6] <= digit_extend_mux:inst.result
IMM_EXTEND[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
IMM[0] => IMM_EXTEND[0].DATAIN
IMM[1] => IMM_EXTEND[1].DATAIN
IMM[2] => IMM_EXTEND[2].DATAIN
IMM[3] => IMM_EXTEND[3].DATAIN
IMM[4] => IMM_EXTEND[4].DATAIN
IMM[5] => digit_extend_mux:inst.data0
IMM[5] => IMM_EXTEND[5].DATAIN
ZERO_EXTEND => digit_extend_mux:inst.sel


|MIPS_CPU_MULTI_CYCLE|Extender:inst16|digit_extend_mux:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU_MULTI_CYCLE|Extender:inst16|digit_extend_mux:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_14e:auto_generated.data[0]
data[1][0] => mux_14e:auto_generated.data[1]
sel[0] => mux_14e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_14e:auto_generated.result[0]


|MIPS_CPU_MULTI_CYCLE|Extender:inst16|digit_extend_mux:inst|LPM_MUX:LPM_MUX_component|mux_14e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU_MULTI_CYCLE|PCSource_MUX:inst19
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU_MULTI_CYCLE|PCSource_MUX:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b4e:auto_generated.data[0]
data[0][1] => mux_b4e:auto_generated.data[1]
data[0][2] => mux_b4e:auto_generated.data[2]
data[0][3] => mux_b4e:auto_generated.data[3]
data[0][4] => mux_b4e:auto_generated.data[4]
data[0][5] => mux_b4e:auto_generated.data[5]
data[0][6] => mux_b4e:auto_generated.data[6]
data[0][7] => mux_b4e:auto_generated.data[7]
data[1][0] => mux_b4e:auto_generated.data[8]
data[1][1] => mux_b4e:auto_generated.data[9]
data[1][2] => mux_b4e:auto_generated.data[10]
data[1][3] => mux_b4e:auto_generated.data[11]
data[1][4] => mux_b4e:auto_generated.data[12]
data[1][5] => mux_b4e:auto_generated.data[13]
data[1][6] => mux_b4e:auto_generated.data[14]
data[1][7] => mux_b4e:auto_generated.data[15]
data[2][0] => mux_b4e:auto_generated.data[16]
data[2][1] => mux_b4e:auto_generated.data[17]
data[2][2] => mux_b4e:auto_generated.data[18]
data[2][3] => mux_b4e:auto_generated.data[19]
data[2][4] => mux_b4e:auto_generated.data[20]
data[2][5] => mux_b4e:auto_generated.data[21]
data[2][6] => mux_b4e:auto_generated.data[22]
data[2][7] => mux_b4e:auto_generated.data[23]
data[3][0] => mux_b4e:auto_generated.data[24]
data[3][1] => mux_b4e:auto_generated.data[25]
data[3][2] => mux_b4e:auto_generated.data[26]
data[3][3] => mux_b4e:auto_generated.data[27]
data[3][4] => mux_b4e:auto_generated.data[28]
data[3][5] => mux_b4e:auto_generated.data[29]
data[3][6] => mux_b4e:auto_generated.data[30]
data[3][7] => mux_b4e:auto_generated.data[31]
sel[0] => mux_b4e:auto_generated.sel[0]
sel[1] => mux_b4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b4e:auto_generated.result[0]
result[1] <= mux_b4e:auto_generated.result[1]
result[2] <= mux_b4e:auto_generated.result[2]
result[3] <= mux_b4e:auto_generated.result[3]
result[4] <= mux_b4e:auto_generated.result[4]
result[5] <= mux_b4e:auto_generated.result[5]
result[6] <= mux_b4e:auto_generated.result[6]
result[7] <= mux_b4e:auto_generated.result[7]


|MIPS_CPU_MULTI_CYCLE|PCSource_MUX:inst19|LPM_MUX:LPM_MUX_component|mux_b4e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MIPS_CPU_MULTI_CYCLE|number_zero:inst32
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|MIPS_CPU_MULTI_CYCLE|number_zero:inst32|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


