

================================================================
== Vivado HLS Report for 'gemm'
================================================================
* Date:           Thu Jun 25 15:58:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        run.gemm
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  403964955|  403964955|  403964955|  403964955|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |                            |        Latency        | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- prefetch1_memcpy..a_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- prefetch2_memcpy..b_in    |     262145|     262145|         3|          1|          1|  262144|    yes   |
        |- OUTER_LOOP                |  403178496|  403178496|    787458|          -|          -|     512|    no    |
        | + INNER_LOOP1              |     787456|     787456|      1538|          -|          -|     512|    no    |
        |  ++ INNER_LOOP2            |       1536|       1536|         3|          -|          -|     512|    no    |
        |- prefetch3_memcpy.output.  |     262145|     262145|         3|          1|          1|  262144|    yes   |
        +----------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 28 
24 --> 25 23 
25 --> 26 24 
26 --> 27 
27 --> 25 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 36 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%b_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b_in)"   --->   Operation 37 'read' 'b_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%a_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_in)"   --->   Operation 38 'read' 'a_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 39 'partselect' 'output5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_in3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_in_read, i32 2, i32 31)"   --->   Operation 40 'partselect' 'b_in3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_in_read, i32 2, i32 31)"   --->   Operation 41 'partselect' 'a_in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_buff = alloca [262144 x i32], align 4" [gemm.cpp:13]   --->   Operation 42 'alloca' 'a_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b_buff = alloca [262144 x i32], align 4" [gemm.cpp:14]   --->   Operation 43 'alloca' 'b_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%c_buff = alloca [262144 x i32], align 4" [gemm.cpp:15]   --->   Operation 44 'alloca' 'c_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = zext i30 %a_in1 to i64"   --->   Operation 45 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr_2 = getelementptr i32* %DATA_BUNDLE, i64 %empty_8"   --->   Operation 46 'getelementptr' 'DATA_BUNDLE_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [7/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 47 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 48 [6/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 48 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 49 [5/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 49 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 50 [4/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 50 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 51 [3/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 51 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 52 [2/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 52 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty = zext i30 %output5 to i64"   --->   Operation 53 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr = getelementptr i32* %DATA_BUNDLE, i64 %empty"   --->   Operation 54 'getelementptr' 'DATA_BUNDLE_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = zext i30 %b_in3 to i64"   --->   Operation 55 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%DATA_BUNDLE_addr_1 = getelementptr i32* %DATA_BUNDLE, i64 %empty_7"   --->   Operation 56 'getelementptr' 'DATA_BUNDLE_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUNDLE), !map !11"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @gemm_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUNDLE, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [12 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:8]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:8]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b_in, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:9]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 262144, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:10]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [gemm.cpp:11]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_2, i32 262144)" [gemm.cpp:19]   --->   Operation 64 'readreq' 'DATA_BUNDLE_addr_2_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [gemm.cpp:17]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %add_ln17, %burstread.region ]" [gemm.cpp:17]   --->   Operation 66 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %select_ln17_1, %burstread.region ]" [gemm.cpp:17]   --->   Operation 67 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i10 [ 0, %0 ], [ %add_ln19, %burstread.region ]" [gemm.cpp:19]   --->   Operation 68 'phi' 'phi_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.71ns)   --->   "%icmp_ln17 = icmp eq i19 %indvar_flatten, -262144" [gemm.cpp:17]   --->   Operation 69 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.56ns)   --->   "%add_ln17 = add i19 %indvar_flatten, 1" [gemm.cpp:17]   --->   Operation 70 'add' 'add_ln17' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %burst.rd.header8.preheader, label %burstread.region" [gemm.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.54ns)   --->   "%i = add i10 1, %i_0" [gemm.cpp:17]   --->   Operation 72 'add' 'i' <Predicate = (!icmp_ln17)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.60ns)   --->   "%icmp_ln19 = icmp eq i10 %phi_ln19, -512" [gemm.cpp:19]   --->   Operation 73 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i10 0, i10 %phi_ln19" [gemm.cpp:17]   --->   Operation 74 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i10 %i, i10 %i_0" [gemm.cpp:17]   --->   Operation 75 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i10 %select_ln17_1 to i9" [gemm.cpp:17]   --->   Operation 76 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln19_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln17, i9 0)" [gemm.cpp:17]   --->   Operation 77 'bitconcatenate' 'shl_ln19_mid2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.54ns)   --->   "%add_ln19 = add i10 1, %select_ln17" [gemm.cpp:19]   --->   Operation 78 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %select_ln17 to i18" [gemm.cpp:19]   --->   Operation 79 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.58ns)   --->   "%add_ln19_1 = add i18 %zext_ln19, %shl_ln19_mid2" [gemm.cpp:19]   --->   Operation 80 'add' 'add_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %select_ln17 to i9" [gemm.cpp:19]   --->   Operation 81 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln19_1, i32 9, i32 17)" [gemm.cpp:19]   --->   Operation 82 'partselect' 'lshr_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 83 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_2_r_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_BUNDLE_addr_2)" [gemm.cpp:19]   --->   Operation 83 'read' 'DATA_BUNDLE_addr_2_r_1' <Predicate = (!icmp_ln17)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @prefetch1_memcpy_OC_s)"   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [gemm.cpp:19]   --->   Operation 86 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [gemm.cpp:19]   --->   Operation 87 'specpipeline' 'empty_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_a_in_s)" [gemm.cpp:19]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln, i9 %trunc_ln19)" [gemm.cpp:19]   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i18 %tmp_1 to i64" [gemm.cpp:19]   --->   Operation 90 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%a_buff_addr = getelementptr [262144 x i32]* %a_buff, i64 0, i64 %zext_ln19_1" [gemm.cpp:19]   --->   Operation 91 'getelementptr' 'a_buff_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.15ns)   --->   "store i32 %DATA_BUNDLE_addr_2_r_1, i32* %a_buff_addr, align 4" [gemm.cpp:19]   --->   Operation 92 'store' <Predicate = (!icmp_ln17)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [gemm.cpp:19]   --->   Operation 93 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 94 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 4.37>
ST_12 : Operation 95 [7/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 95 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 96 [6/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 96 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 4.37>
ST_14 : Operation 97 [5/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 97 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 98 [4/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 98 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 99 [3/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 99 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 4.37>
ST_17 : Operation 100 [2/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 100 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 4.37>
ST_18 : Operation 101 [1/7] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_BUNDLE_addr_1, i32 262144)" [gemm.cpp:24]   --->   Operation 101 'readreq' 'DATA_BUNDLE_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 102 [1/1] (0.60ns)   --->   "br label %burst.rd.header8" [gemm.cpp:24]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.60>

State 19 <SV = 16> <Delay = 1.48>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i19 [ %add_ln22, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:22]   --->   Operation 103 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%i1_0 = phi i10 [ %select_ln22_1, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:22]   --->   Operation 104 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%phi_ln24 = phi i10 [ %add_ln24, %burstread.region1 ], [ 0, %burst.rd.header8.preheader ]" [gemm.cpp:24]   --->   Operation 105 'phi' 'phi_ln24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.71ns)   --->   "%icmp_ln22 = icmp eq i19 %indvar_flatten10, -262144" [gemm.cpp:22]   --->   Operation 106 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.56ns)   --->   "%add_ln22 = add i19 %indvar_flatten10, 1" [gemm.cpp:22]   --->   Operation 107 'add' 'add_ln22' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader1.preheader, label %burstread.region1" [gemm.cpp:22]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.54ns)   --->   "%i_1 = add i10 1, %i1_0" [gemm.cpp:22]   --->   Operation 109 'add' 'i_1' <Predicate = (!icmp_ln22)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.60ns)   --->   "%icmp_ln24 = icmp eq i10 %phi_ln24, -512" [gemm.cpp:24]   --->   Operation 110 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.30ns)   --->   "%select_ln22 = select i1 %icmp_ln24, i10 0, i10 %phi_ln24" [gemm.cpp:22]   --->   Operation 111 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.30ns)   --->   "%select_ln22_1 = select i1 %icmp_ln24, i10 %i_1, i10 %i1_0" [gemm.cpp:22]   --->   Operation 112 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i10 %select_ln22_1 to i9" [gemm.cpp:22]   --->   Operation 113 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln24_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln22, i9 0)" [gemm.cpp:22]   --->   Operation 114 'bitconcatenate' 'shl_ln24_mid2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.54ns)   --->   "%add_ln24 = add i10 1, %select_ln22" [gemm.cpp:24]   --->   Operation 115 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %select_ln22 to i18" [gemm.cpp:24]   --->   Operation 116 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.58ns)   --->   "%add_ln24_1 = add i18 %zext_ln24, %shl_ln24_mid2" [gemm.cpp:24]   --->   Operation 117 'add' 'add_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %select_ln22 to i9" [gemm.cpp:24]   --->   Operation 118 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln24_1, i32 9, i32 17)" [gemm.cpp:24]   --->   Operation 119 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 4.37>
ST_20 : Operation 120 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_1_r_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_BUNDLE_addr_1)" [gemm.cpp:24]   --->   Operation 120 'read' 'DATA_BUNDLE_addr_1_r_1' <Predicate = (!icmp_ln22)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.15>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @prefetch2_memcpy_OC_s)"   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 122 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [gemm.cpp:24]   --->   Operation 123 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [gemm.cpp:24]   --->   Operation 124 'specpipeline' 'empty_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_b_in_s)" [gemm.cpp:24]   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln1, i9 %trunc_ln24)" [gemm.cpp:24]   --->   Operation 126 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i18 %tmp_5 to i64" [gemm.cpp:24]   --->   Operation 127 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%b_buff_addr = getelementptr [262144 x i32]* %b_buff, i64 0, i64 %zext_ln24_1" [gemm.cpp:24]   --->   Operation 128 'getelementptr' 'b_buff_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (1.15ns)   --->   "store i32 %DATA_BUNDLE_addr_1_r_1, i32* %b_buff_addr, align 4" [gemm.cpp:24]   --->   Operation 129 'store' <Predicate = (!icmp_ln22)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [gemm.cpp:24]   --->   Operation 130 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "br label %burst.rd.header8"   --->   Operation 131 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 0.60>
ST_22 : Operation 132 [1/1] (0.60ns)   --->   "br label %.preheader1" [gemm.cpp:28]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.60>

State 23 <SV = 18> <Delay = 4.37>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%i2_0 = phi i10 [ %i_3, %OUTER_LOOP_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 133 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.60ns)   --->   "%icmp_ln28 = icmp eq i10 %i2_0, -512" [gemm.cpp:28]   --->   Operation 134 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.54ns)   --->   "%i_3 = add i10 %i2_0, 1" [gemm.cpp:28]   --->   Operation 136 'add' 'i_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %burst.wr.header.preheader, label %OUTER_LOOP_begin" [gemm.cpp:28]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [gemm.cpp:28]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [gemm.cpp:28]   --->   Operation 139 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_6 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i2_0, i9 0)" [gemm.cpp:35]   --->   Operation 140 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i19 %tmp_6 to i20" [gemm.cpp:31]   --->   Operation 141 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.60ns)   --->   "br label %1" [gemm.cpp:31]   --->   Operation 142 'br' <Predicate = (!icmp_ln28)> <Delay = 0.60>
ST_23 : Operation 143 [1/1] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %DATA_BUNDLE_addr, i32 262144)" [gemm.cpp:43]   --->   Operation 143 'writereq' 'DATA_BUNDLE_addr_wr_s' <Predicate = (icmp_ln28)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 144 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [gemm.cpp:43]   --->   Operation 144 'br' <Predicate = (icmp_ln28)> <Delay = 0.60>

State 24 <SV = 19> <Delay = 0.72>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %OUTER_LOOP_begin ], [ %j, %INNER_LOOP1_end ]"   --->   Operation 145 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.60ns)   --->   "%icmp_ln31 = icmp eq i10 %j_0, -512" [gemm.cpp:31]   --->   Operation 146 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 147 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.54ns)   --->   "%j = add i10 %j_0, 1" [gemm.cpp:31]   --->   Operation 148 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %OUTER_LOOP_end, label %INNER_LOOP1_begin" [gemm.cpp:31]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [gemm.cpp:31]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [gemm.cpp:31]   --->   Operation 151 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_0 to i20" [gemm.cpp:32]   --->   Operation 152 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.56ns)   --->   "%add_ln32 = add i20 %zext_ln31, %zext_ln32" [gemm.cpp:32]   --->   Operation 153 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i20 %add_ln32 to i64" [gemm.cpp:32]   --->   Operation 154 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%c_buff_addr = getelementptr [262144 x i32]* %c_buff, i64 0, i64 %zext_ln32_1" [gemm.cpp:32]   --->   Operation 155 'getelementptr' 'c_buff_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.60ns)   --->   "br label %2" [gemm.cpp:34]   --->   Operation 156 'br' <Predicate = (!icmp_ln31)> <Delay = 0.60>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_2) nounwind" [gemm.cpp:38]   --->   Operation 157 'specregionend' 'empty_17' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader1" [gemm.cpp:28]   --->   Operation 158 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 1.72>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%c_buff_load_1 = phi i32 [ 0, %INNER_LOOP1_begin ], [ %add_ln35, %3 ]" [gemm.cpp:35]   --->   Operation 159 'phi' 'c_buff_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %INNER_LOOP1_begin ], [ %k, %3 ]"   --->   Operation 160 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (1.15ns)   --->   "store i32 %c_buff_load_1, i32* %c_buff_addr, align 4" [gemm.cpp:35]   --->   Operation 161 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 162 [1/1] (0.60ns)   --->   "%icmp_ln34 = icmp eq i10 %k_0, -512" [gemm.cpp:34]   --->   Operation 162 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.54ns)   --->   "%k = add i10 %k_0, 1" [gemm.cpp:34]   --->   Operation 164 'add' 'k' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %INNER_LOOP1_end, label %3" [gemm.cpp:34]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %k_0 to i20" [gemm.cpp:35]   --->   Operation 166 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.56ns)   --->   "%add_ln35_1 = add i20 %zext_ln35, %zext_ln31" [gemm.cpp:35]   --->   Operation 167 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i20 %add_ln35_1 to i64" [gemm.cpp:35]   --->   Operation 168 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%a_buff_addr_1 = getelementptr [262144 x i32]* %a_buff, i64 0, i64 %zext_ln35_1" [gemm.cpp:35]   --->   Operation 169 'getelementptr' 'a_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_9 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %k_0, i9 0)" [gemm.cpp:35]   --->   Operation 170 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i19 %tmp_9 to i20" [gemm.cpp:35]   --->   Operation 171 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.56ns)   --->   "%add_ln35_2 = add i20 %zext_ln32, %zext_ln35_2" [gemm.cpp:35]   --->   Operation 172 'add' 'add_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i20 %add_ln35_2 to i64" [gemm.cpp:35]   --->   Operation 173 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%b_buff_addr_1 = getelementptr [262144 x i32]* %b_buff, i64 0, i64 %zext_ln35_3" [gemm.cpp:35]   --->   Operation 174 'getelementptr' 'b_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (1.15ns)   --->   "%a_buff_load = load i32* %a_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 175 'load' 'a_buff_load' <Predicate = (!icmp_ln34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 176 [2/2] (1.15ns)   --->   "%b_buff_load = load i32* %b_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 176 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4) nounwind" [gemm.cpp:37]   --->   Operation 177 'specregionend' 'empty_16' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "br label %1" [gemm.cpp:31]   --->   Operation 178 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 4.32>
ST_26 : Operation 179 [1/2] (1.15ns)   --->   "%a_buff_load = load i32* %a_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 179 'load' 'a_buff_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_26 : Operation 180 [1/2] (1.15ns)   --->   "%b_buff_load = load i32* %b_buff_addr_1, align 4" [gemm.cpp:35]   --->   Operation 180 'load' 'b_buff_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_26 : Operation 181 [1/1] (3.17ns)   --->   "%mul_ln35 = mul nsw i32 %a_buff_load, %b_buff_load" [gemm.cpp:35]   --->   Operation 181 'mul' 'mul_ln35' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 0.66>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [gemm.cpp:34]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.66ns)   --->   "%add_ln35 = add nsw i32 %c_buff_load_1, %mul_ln35" [gemm.cpp:35]   --->   Operation 183 'add' 'add_ln35' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "br label %2" [gemm.cpp:34]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 2.64>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i19 [ %add_ln41, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:41]   --->   Operation 185 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%i3_0 = phi i10 [ %select_ln41_1, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:41]   --->   Operation 186 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%phi_ln43 = phi i10 [ %add_ln43, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [gemm.cpp:43]   --->   Operation 187 'phi' 'phi_ln43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.71ns)   --->   "%icmp_ln41 = icmp eq i19 %indvar_flatten21, -262144" [gemm.cpp:41]   --->   Operation 188 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.56ns)   --->   "%add_ln41 = add i19 %indvar_flatten21, 1" [gemm.cpp:41]   --->   Operation 189 'add' 'add_ln41' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %4, label %burstwrite.region" [gemm.cpp:41]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.54ns)   --->   "%i_2 = add i10 1, %i3_0" [gemm.cpp:41]   --->   Operation 191 'add' 'i_2' <Predicate = (!icmp_ln41)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp eq i10 %phi_ln43, -512" [gemm.cpp:43]   --->   Operation 192 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.30ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i10 0, i10 %phi_ln43" [gemm.cpp:41]   --->   Operation 193 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.30ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i10 %i_2, i10 %i3_0" [gemm.cpp:41]   --->   Operation 194 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i10 %select_ln41_1 to i9" [gemm.cpp:41]   --->   Operation 195 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln43_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %trunc_ln41, i9 0)" [gemm.cpp:41]   --->   Operation 196 'bitconcatenate' 'shl_ln43_mid2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.54ns)   --->   "%add_ln43 = add i10 1, %select_ln41" [gemm.cpp:43]   --->   Operation 197 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %select_ln41 to i18" [gemm.cpp:43]   --->   Operation 198 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i10 %select_ln41 to i9" [gemm.cpp:43]   --->   Operation 199 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.58ns)   --->   "%add_ln43_1 = add i18 %zext_ln43, %shl_ln43_mid2" [gemm.cpp:43]   --->   Operation 200 'add' 'add_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %add_ln43_1, i32 9, i32 17)" [gemm.cpp:43]   --->   Operation 201 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %lshr_ln2, i9 %trunc_ln43)" [gemm.cpp:43]   --->   Operation 202 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i18 %tmp_8 to i64" [gemm.cpp:43]   --->   Operation 203 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%c_buff_addr_1 = getelementptr [262144 x i32]* %c_buff, i64 0, i64 %zext_ln43_1" [gemm.cpp:43]   --->   Operation 204 'getelementptr' 'c_buff_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 205 [2/2] (1.15ns)   --->   "%c_buff_load = load i32* %c_buff_addr_1, align 4" [gemm.cpp:43]   --->   Operation 205 'load' 'c_buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 29 <SV = 20> <Delay = 1.15>
ST_29 : Operation 206 [1/2] (1.15ns)   --->   "%c_buff_load = load i32* %c_buff_addr_1, align 4" [gemm.cpp:43]   --->   Operation 206 'load' 'c_buff_load' <Predicate = (!icmp_ln41)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 30 <SV = 21> <Delay = 4.37>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @prefetch3_memcpy_OC_s)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [gemm.cpp:43]   --->   Operation 209 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [gemm.cpp:43]   --->   Operation 210 'specpipeline' 'empty_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memcpy_OC_output_OC_s)" [gemm.cpp:43]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %DATA_BUNDLE_addr, i32 %c_buff_load, i4 -1)" [gemm.cpp:43]   --->   Operation 212 'write' <Predicate = (!icmp_ln41)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [gemm.cpp:43]   --->   Operation 213 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "br label %burst.wr.header"   --->   Operation 214 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 31 <SV = 20> <Delay = 4.37>
ST_31 : Operation 215 [5/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 215 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 21> <Delay = 4.37>
ST_32 : Operation 216 [4/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 216 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 22> <Delay = 4.37>
ST_33 : Operation 217 [3/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 217 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 23> <Delay = 4.37>
ST_34 : Operation 218 [2/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 218 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 24> <Delay = 4.37>
ST_35 : Operation 219 [1/5] (4.37ns)   --->   "%DATA_BUNDLE_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_BUNDLE_addr)" [gemm.cpp:43]   --->   Operation 219 'writeresp' 'DATA_BUNDLE_addr_wr_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [gemm.cpp:45]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_r' [5]  (1 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('DATA_BUNDLE_addr_2') [16]  (0 ns)
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:19) [27]  (4.38 ns)

 <State 9>: 1.49ns
The critical path consists of the following:
	'phi' operation ('phi_ln19', gemm.cpp:19) with incoming values : ('add_ln19', gemm.cpp:19) [32]  (0 ns)
	'icmp' operation ('icmp_ln19', gemm.cpp:19) [40]  (0.605 ns)
	'select' operation ('select_ln17_1', gemm.cpp:17) [42]  (0.303 ns)
	'add' operation ('add_ln19_1', gemm.cpp:19) [50]  (0.582 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus read on port 'DATA_BUNDLE' (gemm.cpp:19) [51]  (4.38 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('a_buff_addr', gemm.cpp:19) [56]  (0 ns)
	'store' operation ('store_ln19', gemm.cpp:19) of variable 'DATA_BUNDLE_addr_2_r_1', gemm.cpp:19 on array 'a_buff', gemm.cpp:13 [57]  (1.16 ns)

 <State 12>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 13>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 14>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 15>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 16>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 17>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:24) [61]  (4.38 ns)

 <State 19>: 1.49ns
The critical path consists of the following:
	'phi' operation ('phi_ln24', gemm.cpp:24) with incoming values : ('add_ln24', gemm.cpp:24) [66]  (0 ns)
	'icmp' operation ('icmp_ln24', gemm.cpp:24) [74]  (0.605 ns)
	'select' operation ('select_ln22_1', gemm.cpp:22) [76]  (0.303 ns)
	'add' operation ('add_ln24_1', gemm.cpp:24) [84]  (0.582 ns)

 <State 20>: 4.38ns
The critical path consists of the following:
	bus read on port 'DATA_BUNDLE' (gemm.cpp:24) [85]  (4.38 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('b_buff_addr', gemm.cpp:24) [90]  (0 ns)
	'store' operation ('store_ln24', gemm.cpp:24) of variable 'DATA_BUNDLE_addr_1_r_1', gemm.cpp:24 on array 'b_buff', gemm.cpp:14 [91]  (1.16 ns)

 <State 22>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', gemm.cpp:28) [97]  (0.603 ns)

 <State 23>: 4.38ns
The critical path consists of the following:
	bus request on port 'DATA_BUNDLE' (gemm.cpp:43) [153]  (4.38 ns)

 <State 24>: 0.727ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln31', gemm.cpp:31) [110]  (0.605 ns)
	blocking operation 0.122 ns on control path)

 <State 25>: 1.73ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', gemm.cpp:34) [124]  (0 ns)
	'add' operation ('add_ln35_1', gemm.cpp:35) [133]  (0.569 ns)
	'getelementptr' operation ('a_buff_addr_1', gemm.cpp:35) [135]  (0 ns)
	'load' operation ('a_buff_load', gemm.cpp:35) on array 'a_buff', gemm.cpp:13 [141]  (1.16 ns)

 <State 26>: 4.33ns
The critical path consists of the following:
	'load' operation ('a_buff_load', gemm.cpp:35) on array 'a_buff', gemm.cpp:13 [141]  (1.16 ns)
	'mul' operation ('mul_ln35', gemm.cpp:35) [143]  (3.17 ns)

 <State 27>: 0.669ns
The critical path consists of the following:
	'add' operation ('add_ln35', gemm.cpp:35) [144]  (0.669 ns)

 <State 28>: 2.65ns
The critical path consists of the following:
	'phi' operation ('phi_ln43', gemm.cpp:43) with incoming values : ('add_ln43', gemm.cpp:43) [158]  (0 ns)
	'icmp' operation ('icmp_ln43', gemm.cpp:43) [166]  (0.605 ns)
	'select' operation ('select_ln41_1', gemm.cpp:41) [168]  (0.303 ns)
	'add' operation ('add_ln43_1', gemm.cpp:43) [177]  (0.582 ns)
	'getelementptr' operation ('c_buff_addr_1', gemm.cpp:43) [181]  (0 ns)
	'load' operation ('c_buff_load', gemm.cpp:43) on array 'c_buff', gemm.cpp:15 [182]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'load' operation ('c_buff_load', gemm.cpp:43) on array 'c_buff', gemm.cpp:15 [182]  (1.16 ns)

 <State 30>: 4.38ns
The critical path consists of the following:
	bus write on port 'DATA_BUNDLE' (gemm.cpp:43) [183]  (4.38 ns)

 <State 31>: 4.38ns
The critical path consists of the following:
	bus access on port 'DATA_BUNDLE' (gemm.cpp:43) [187]  (4.38 ns)

 <State 32>: 4.38ns
The critical path consists of the following:
	bus access on port 'DATA_BUNDLE' (gemm.cpp:43) [187]  (4.38 ns)

 <State 33>: 4.38ns
The critical path consists of the following:
	bus access on port 'DATA_BUNDLE' (gemm.cpp:43) [187]  (4.38 ns)

 <State 34>: 4.38ns
The critical path consists of the following:
	bus access on port 'DATA_BUNDLE' (gemm.cpp:43) [187]  (4.38 ns)

 <State 35>: 4.38ns
The critical path consists of the following:
	bus access on port 'DATA_BUNDLE' (gemm.cpp:43) [187]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
