Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fc1b344aadf3414b8c11d14e5628ee2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scan_7_seg_behav xil_defaultlib.scan_7_seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_generator
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.led_decoder
Compiling module xil_defaultlib.clk_1khz
Compiling module xil_defaultlib.clk_quarter_hz
Compiling module xil_defaultlib.scan_7_seg
Compiling module xil_defaultlib.glbl
Built simulation snapshot scan_7_seg_behav
