{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[19995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_cyclic_1_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[20779],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20784],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_cyclic_1_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_cyclic_2_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[21563],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[20000],"cycle_stride":[1,28,784],"dimensionality":3,"extent":[28,28,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[21568],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_cyclic_2_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_conv_stencil_cyclic_0_0_0.chain_chain_en","chain_en_const_U3.out"],
          ["ub_conv_stencil_cyclic_1_0_0.chain_chain_en","chain_en_const_U3.out"],
          ["ub_conv_stencil_cyclic_2_0_0.chain_chain_en","chain_en_const_U3.out"],
          ["ub_conv_stencil_cyclic_0_0_0.clk","self.clk"],
          ["ub_conv_stencil_cyclic_1_0_0.clk","self.clk"],
          ["ub_conv_stencil_cyclic_2_0_0.clk","self.clk"],
          ["ub_conv_stencil_cyclic_1_0_0.data_in_0","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_cyclic_2_0_0.data_in_0","self.op_hcompute_conv_stencil_2_write.0"],
          ["ub_conv_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_conv_stencil_cyclic_0_0_0.data_in_0","self.op_hcompute_conv_stencil_3_write.0"],
          ["ub_conv_stencil_cyclic_1_0_0.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_conv_stencil_cyclic_1_0_0.data_in_1","self.op_hcompute_conv_stencil_4_write.0"],
          ["ub_conv_stencil_cyclic_2_0_0.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_conv_stencil_cyclic_2_0_0.data_in_1","self.op_hcompute_conv_stencil_5_write.0"],
          ["ub_conv_stencil_cyclic_0_0_0.data_in_1","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_cyclic_2_0_0.data_out_1","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_conv_stencil_cyclic_2_0_0.stencil_valid","self.op_hcompute_hw_output_stencil_read_extra_ctrl"],
          ["ub_conv_stencil_cyclic_0_0_0.flush","self.reset"],
          ["ub_conv_stencil_cyclic_1_0_0.flush","self.reset"],
          ["ub_conv_stencil_cyclic_2_0_0.flush","self.reset"],
          ["ub_conv_stencil_cyclic_0_0_0_clk_en_const.out","ub_conv_stencil_cyclic_0_0_0.clk_en"],
          ["ub_conv_stencil_cyclic_1_0_0.chain_data_in_1","ub_conv_stencil_cyclic_0_0_0.data_out_1"],
          ["ub_conv_stencil_cyclic_0_0_0_clk_en_const.out","ub_conv_stencil_cyclic_0_0_0.rst_n"],
          ["ub_conv_stencil_cyclic_1_0_0_clk_en_const.out","ub_conv_stencil_cyclic_1_0_0.clk_en"],
          ["ub_conv_stencil_cyclic_2_0_0.chain_data_in_1","ub_conv_stencil_cyclic_1_0_0.data_out_1"],
          ["ub_conv_stencil_cyclic_1_0_0_clk_en_const.out","ub_conv_stencil_cyclic_1_0_0.rst_n"],
          ["ub_conv_stencil_cyclic_2_0_0_clk_en_const.out","ub_conv_stencil_cyclic_2_0_0.clk_en"],
          ["ub_conv_stencil_cyclic_2_0_0_clk_en_const.out","ub_conv_stencil_cyclic_2_0_0.rst_n"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__667.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$const_p0__670.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$const_p0__673.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","inner_compute$add_691_705_706.in0"],
          ["inner_compute$add_conv_stencil_1_704_705.out","inner_compute$add_691_705_706.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$add_691_705_706.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","inner_compute$add_692_703_704.in0"],
          ["inner_compute$add_693_702_703.out","inner_compute$add_692_703_704.in1"],
          ["inner_compute$add_conv_stencil_1_704_705.in1","inner_compute$add_692_703_704.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","inner_compute$add_693_702_703.in0"],
          ["inner_compute$add_694_701_702.out","inner_compute$add_693_702_703.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","inner_compute$add_694_701_702.in0"],
          ["inner_compute$add_695_700_701.out","inner_compute$add_694_701_702.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","inner_compute$add_695_700_701.in0"],
          ["inner_compute$add_696_699_700.out","inner_compute$add_695_700_701.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","inner_compute$add_696_699_700.in0"],
          ["inner_compute$add_697_698_699.out","inner_compute$add_696_699_700.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","inner_compute$add_697_698_699.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","inner_compute$add_697_698_699.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$add_conv_stencil_1_704_705.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","inner_compute$add_758_772_773.in0"],
          ["inner_compute$add_conv_stencil_2_771_772.out","inner_compute$add_758_772_773.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$add_758_772_773.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","inner_compute$add_759_770_771.in0"],
          ["inner_compute$add_760_769_770.out","inner_compute$add_759_770_771.in1"],
          ["inner_compute$add_conv_stencil_2_771_772.in1","inner_compute$add_759_770_771.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","inner_compute$add_760_769_770.in0"],
          ["inner_compute$add_761_768_769.out","inner_compute$add_760_769_770.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","inner_compute$add_761_768_769.in0"],
          ["inner_compute$add_762_767_768.out","inner_compute$add_761_768_769.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","inner_compute$add_762_767_768.in0"],
          ["inner_compute$add_763_766_767.out","inner_compute$add_762_767_768.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","inner_compute$add_763_766_767.in0"],
          ["inner_compute$add_764_765_766.out","inner_compute$add_763_766_767.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","inner_compute$add_764_765_766.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","inner_compute$add_764_765_766.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_conv_stencil_2_771_772.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","inner_compute$add_825_839_840.in0"],
          ["inner_compute$add_conv_stencil_3_838_839.out","inner_compute$add_825_839_840.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$add_825_839_840.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","inner_compute$add_826_837_838.in0"],
          ["inner_compute$add_827_836_837.out","inner_compute$add_826_837_838.in1"],
          ["inner_compute$add_conv_stencil_3_838_839.in1","inner_compute$add_826_837_838.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","inner_compute$add_827_836_837.in0"],
          ["inner_compute$add_828_835_836.out","inner_compute$add_827_836_837.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","inner_compute$add_828_835_836.in0"],
          ["inner_compute$add_829_834_835.out","inner_compute$add_828_835_836.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","inner_compute$add_829_834_835.in0"],
          ["inner_compute$add_830_833_834.out","inner_compute$add_829_834_835.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","inner_compute$add_830_833_834.in0"],
          ["inner_compute$add_831_832_833.out","inner_compute$add_830_833_834.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","inner_compute$add_831_832_833.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","inner_compute$add_831_832_833.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$add_conv_stencil_3_838_839.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[33],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[35],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.chain_chain_en","chain_disen_const_U12.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0","self.op_hcompute_conv_stencil_3_read.4"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0","self.op_hcompute_conv_stencil_3_read.5"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0","self.op_hcompute_conv_stencil_3_read.6"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0","self.op_hcompute_conv_stencil_3_read.7"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0","self.op_hcompute_conv_stencil_4_read.4"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0","self.op_hcompute_conv_stencil_4_read.5"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0","self.op_hcompute_conv_stencil_4_read.6"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_conv_stencil_4_read.7"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0","self.op_hcompute_conv_stencil_5_read.4"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0","self.op_hcompute_conv_stencil_5_read.5"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0","self.op_hcompute_conv_stencil_5_read.6"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0","self.op_hcompute_conv_stencil_5_read.7"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.stencil_valid","self.op_hcompute_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U37":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[96],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[97],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[98],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[99],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[100],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[101],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[102],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[103],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[104],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[105],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[106],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[107],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[108],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[109],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[110],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[111],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[112],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[113],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[114],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[115],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[116],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[117],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[118],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[119],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.chain_chain_en","chain_disen_const_U37.out"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.data_out_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.data_out_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.data_out_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.data_out_0","self.op_hcompute_conv_stencil_3_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.data_out_0","self.op_hcompute_conv_stencil_3_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.data_out_0","self.op_hcompute_conv_stencil_3_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.data_out_0","self.op_hcompute_conv_stencil_3_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.stencil_valid","self.op_hcompute_conv_stencil_3_read_extra_ctrl"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.data_out_0","self.op_hcompute_conv_stencil_4_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.data_out_0","self.op_hcompute_conv_stencil_4_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.data_out_0","self.op_hcompute_conv_stencil_4_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.data_out_0","self.op_hcompute_conv_stencil_4_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.data_out_0","self.op_hcompute_conv_stencil_5_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.data_out_0","self.op_hcompute_conv_stencil_5_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.data_out_0","self.op_hcompute_conv_stencil_5_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.data_out_0","self.op_hcompute_conv_stencil_5_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U46":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U42$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil$chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[19995],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20000],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_1_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[20779],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[20784],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "conv_stencil$ub_conv_stencil_cyclic_2_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[10008],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"in2agg_1":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,4,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[21563],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[20000],"cycle_stride":[1,28,784],"dimensionality":3,"extent":[28,28,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,12,0,0]},"tb2out_1":{"cycle_starting_addr":[21568],"cycle_stride":[1,4,28],"dimensionality":3,"extent":[4,7,28],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[33],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[34],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[35],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,4,32,896,2688],"dimensionality":5,"extent":[4,7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,1,0]}},"mode":"lake"}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$chain_disen_const_U37":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[96],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"stencil_valid":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[97],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[98],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[99],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[100],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[101],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[102],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[103],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[104],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[105],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[106],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[107],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[108],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[109],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[110],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[111],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[112],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[113],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[114],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[115],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[116],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[117],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[118],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[119],"cycle_stride":[96],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[24,96],"dimensionality":2,"extent":[4,3],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[9999],"cycle_stride":[2688],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[10004],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3]}},"mode":"lake"}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil$inner_compute$const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_2$inner_compute$const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U43"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,240],"dimensionality":3,"extent":[8,30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,24,72],"dimensionality":4,"extent":[8,3,3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","_U42$reg0.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","_U42$reg0.in"],
          ["self.clk","_U47$reg0.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U47$reg0.in"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0.chain_chain_en","conv_stencil$chain_en_const_U3.out"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0.chain_chain_en","conv_stencil$chain_en_const_U3.out"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0.chain_chain_en","conv_stencil$chain_en_const_U3.out"],
          ["self.clk","conv_stencil$ub_conv_stencil_cyclic_0_0_0.clk"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_0_0_0.clk_en"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_691_705_706.out","conv_stencil$ub_conv_stencil_cyclic_0_0_0.data_in_0"],
          ["op_hcompute_conv_stencil$inner_compute$const_p0__667.out","conv_stencil$ub_conv_stencil_cyclic_0_0_0.data_in_1"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_conv_stencil_1_704_705.in0","conv_stencil$ub_conv_stencil_cyclic_0_0_0.data_out_0"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0.chain_data_in_1","conv_stencil$ub_conv_stencil_cyclic_0_0_0.data_out_1"],
          ["self.reset","conv_stencil$ub_conv_stencil_cyclic_0_0_0.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_0_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_0_0_0.rst_n"],
          ["self.clk","conv_stencil$ub_conv_stencil_cyclic_1_0_0.clk"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_1_0_0.clk_en"],
          ["op_hcompute_conv_stencil_1$inner_compute$const_p0__670.out","conv_stencil$ub_conv_stencil_cyclic_1_0_0.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_758_772_773.out","conv_stencil$ub_conv_stencil_cyclic_1_0_0.data_in_1"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_conv_stencil_2_771_772.in0","conv_stencil$ub_conv_stencil_cyclic_1_0_0.data_out_0"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0.chain_data_in_1","conv_stencil$ub_conv_stencil_cyclic_1_0_0.data_out_1"],
          ["self.reset","conv_stencil$ub_conv_stencil_cyclic_1_0_0.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_1_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_1_0_0.rst_n"],
          ["self.clk","conv_stencil$ub_conv_stencil_cyclic_2_0_0.clk"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_2_0_0.clk_en"],
          ["op_hcompute_conv_stencil_2$inner_compute$const_p0__673.out","conv_stencil$ub_conv_stencil_cyclic_2_0_0.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_825_839_840.out","conv_stencil$ub_conv_stencil_cyclic_2_0_0.data_in_1"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_conv_stencil_3_838_839.in0","conv_stencil$ub_conv_stencil_cyclic_2_0_0.data_out_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","conv_stencil$ub_conv_stencil_cyclic_2_0_0.data_out_1"],
          ["self.reset","conv_stencil$ub_conv_stencil_cyclic_2_0_0.flush"],
          ["conv_stencil$ub_conv_stencil_cyclic_2_0_0_clk_en_const.out","conv_stencil$ub_conv_stencil_cyclic_2_0_0.rst_n"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","conv_stencil$ub_conv_stencil_cyclic_2_0_0.stencil_valid"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.chain_chain_en","hw_input_global_wrapper_stencil$chain_disen_const_U12.out"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_3.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_4.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_5.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_6.rst_n"],
          ["self.clk","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.clk_en"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.data_out_0"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_clk_en_const.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_cyclic_0_0_7.rst_n"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.chain_chain_en","hw_kernel_global_wrapper_stencil$chain_disen_const_U37.out"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.data_in_0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.clk"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.clk_en"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.data_out_0"],
          ["self.reset","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.flush"],
          ["hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_clk_en_const.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7.rst_n"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","op_hcompute_conv_stencil_3$inner_compute$add_691_705_706.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_conv_stencil_1_704_705.out","op_hcompute_conv_stencil_3$inner_compute$add_691_705_706.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","op_hcompute_conv_stencil_3$inner_compute$add_692_703_704.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_693_702_703.out","op_hcompute_conv_stencil_3$inner_compute$add_692_703_704.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_conv_stencil_1_704_705.in1","op_hcompute_conv_stencil_3$inner_compute$add_692_703_704.out"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","op_hcompute_conv_stencil_3$inner_compute$add_693_702_703.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_694_701_702.out","op_hcompute_conv_stencil_3$inner_compute$add_693_702_703.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","op_hcompute_conv_stencil_3$inner_compute$add_694_701_702.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_695_700_701.out","op_hcompute_conv_stencil_3$inner_compute$add_694_701_702.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","op_hcompute_conv_stencil_3$inner_compute$add_695_700_701.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_696_699_700.out","op_hcompute_conv_stencil_3$inner_compute$add_695_700_701.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","op_hcompute_conv_stencil_3$inner_compute$add_696_699_700.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_697_698_699.out","op_hcompute_conv_stencil_3$inner_compute$add_696_699_700.in1"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","op_hcompute_conv_stencil_3$inner_compute$add_697_698_699.in0"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","op_hcompute_conv_stencil_3$inner_compute$add_697_698_699.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","op_hcompute_conv_stencil_4$inner_compute$add_758_772_773.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_conv_stencil_2_771_772.out","op_hcompute_conv_stencil_4$inner_compute$add_758_772_773.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","op_hcompute_conv_stencil_4$inner_compute$add_759_770_771.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_760_769_770.out","op_hcompute_conv_stencil_4$inner_compute$add_759_770_771.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_conv_stencil_2_771_772.in1","op_hcompute_conv_stencil_4$inner_compute$add_759_770_771.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","op_hcompute_conv_stencil_4$inner_compute$add_760_769_770.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_761_768_769.out","op_hcompute_conv_stencil_4$inner_compute$add_760_769_770.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","op_hcompute_conv_stencil_4$inner_compute$add_761_768_769.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_762_767_768.out","op_hcompute_conv_stencil_4$inner_compute$add_761_768_769.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","op_hcompute_conv_stencil_4$inner_compute$add_762_767_768.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_763_766_767.out","op_hcompute_conv_stencil_4$inner_compute$add_762_767_768.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","op_hcompute_conv_stencil_4$inner_compute$add_763_766_767.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_764_765_766.out","op_hcompute_conv_stencil_4$inner_compute$add_763_766_767.in1"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","op_hcompute_conv_stencil_4$inner_compute$add_764_765_766.in0"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","op_hcompute_conv_stencil_4$inner_compute$add_764_765_766.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","op_hcompute_conv_stencil_5$inner_compute$add_825_839_840.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_conv_stencil_3_838_839.out","op_hcompute_conv_stencil_5$inner_compute$add_825_839_840.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","op_hcompute_conv_stencil_5$inner_compute$add_826_837_838.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_827_836_837.out","op_hcompute_conv_stencil_5$inner_compute$add_826_837_838.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_conv_stencil_3_838_839.in1","op_hcompute_conv_stencil_5$inner_compute$add_826_837_838.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","op_hcompute_conv_stencil_5$inner_compute$add_827_836_837.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_828_835_836.out","op_hcompute_conv_stencil_5$inner_compute$add_827_836_837.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","op_hcompute_conv_stencil_5$inner_compute$add_828_835_836.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_829_834_835.out","op_hcompute_conv_stencil_5$inner_compute$add_828_835_836.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","op_hcompute_conv_stencil_5$inner_compute$add_829_834_835.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_830_833_834.out","op_hcompute_conv_stencil_5$inner_compute$add_829_834_835.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","op_hcompute_conv_stencil_5$inner_compute$add_830_833_834.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_831_832_833.out","op_hcompute_conv_stencil_5$inner_compute$add_830_833_834.in1"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","op_hcompute_conv_stencil_5$inner_compute$add_831_832_833.in0"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","op_hcompute_conv_stencil_5$inner_compute$add_831_832_833.in1"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
