% Author: Connor Baker
% Date Created: January 20, 2016
% Last Edited: January 20, 2016
% Version: 0.1c

% Declare type of document
\documentclass[10pt]{article}

% Import Packages
\usepackage[utf8]{inputenc}
\usepackage{amsfonts,amsmath,amssymb,amsthm}
\usepackage{mathtools,mathdots}
\usepackage{enumitem}
\usepackage{array}
\usepackage{longtable}

% Page Formatting
\usepackage[left=0.75in,right=0.75in,top=0.75in,bottom=0.75in]{geometry}

% Make special command
\newcommand{\bcf}{\begin{center}\bfseries}
\newcommand{\bct}{\begin{center}\ttfamily}
\newcommand{\bc}{\begin{center}}
\newcommand{\ec}{\end{center}}

% Begin the document
\begin{document}

% Create the Header
\begin{center}
  \subsection*{MIPS Instruction Reference Data\\Connor Baker, January 20$^\text{th}$ 2017}
\end{center}

\subsection*{Core Instruction Set}
\begin{center}
  \begin{longtable}{>{\bc}m{9em}<{\ec}|>{\bct}m{5em}<{\ec}|>{\bc}m{4em}<{\ec}|>{\bc}m{13em}<{\ec}|>{\bc$}m{13em}<{$\ec}}
    Name & Mnemonic & Format & Operation (in Verilog) & $OPCODE/Funct (Hex)$ \tabularnewline \hline \endhead

    Add & add & R & R[rd]=R[rs]+R[rt] & (1)\ 0/20_{16} \tabularnewline

    Add Immediate & addi & I & R[rt]=R[rs]+SigExtImm & (1,2)\ 8_{16} \tabularnewline

    Add Imm. Unsigned & addiu & I & R[rt]=R[rs]+SigExtImm & (2)\ 9_{16} \tabularnewline

    Add Unsigned & addu & R & R[rd]=R[rs]+R[rt] & 0/21_{16} \tabularnewline

    And & and & R & R[rd]=R[rs]\&R[rt] & (1)\ 0/24_{16} \tabularnewline

    And Immediate & andi & I & R[rt]=R[rs]\&ZeroExtImm & (3)\ $C$_{16} \tabularnewline

    Branch On Equal & beq & I & if(R[rs]==R[rt]) PC=PC+4+BranchAddr & (4)\ 4_{16} \tabularnewline

    Branch On Not Equal & bne & I & if(R[rs]!=R[rt]) PC=PC+4+BranchAddr & (4)\ 5_{16} \tabularnewline

    Jump & j & J & PC=JumpAddr & (5)\ 2_{16} \tabularnewline

    Jump And Link & jal & J & R[31]=PC+8; PC=JumpAddr & (5)\ 3_{16} \tabularnewline

    Jump Register & jr & R & PC=R[rs] & 0/08_{16} \tabularnewline

    Load Byte Unsigned & lbu & I & R[rt]=\{24'b0,M[R[rs]] +SignExtImm](7:0)\} & (2)\ 24_{16} \tabularnewline

    Load Halfword Unsigned & lhu & I & R[rt]=\{16'b0,M[R[rs]] +SignExtImm](15:0)\} & (2)\ 25_{16} \tabularnewline

    Load Linked & ll & I & R[rt]=M[R[rs]] +SignExtImm] & (2,7)\ 30_{16} \tabularnewline

    Load Upper Imm. & lui & I & R[rt]=\{imm, 16'b0\} & $F$_{16} \tabularnewline

    Load Word & lw & I & R[rt]=M[R[rs] +SignExtImm] & (2)\ 23_{16} \tabularnewline

    Nor & nor & R & R[rd]=$\sim (R[rs]\ \ |\left\right R[rt])$ & 0/27_{16} \tabularnewline

    Or & or & R & R[rd]=$\text{(R[rs]}\ \ |\left\right\text{R[rt])}$ & 0/25_{16} \tabularnewline

    Or Immediate & ori & I & R[rt]=$\text{R[rs]}\ \ |\left\right\text{ZeroExtImm}$ & (3)\ $D$_{16} \tabularnewline

    Set Less Than & slt & R & R[rd]=(R[rs]$<$R[rt])? 1 : 0 & 0/$2A$_{16} \tabularnewline

    Set Less Than Imm. & slti & I & R[rt]=(R[rs]$<$SignExtImm) ? 1 : 0 & (2)\ $A$_{16} \tabularnewline

    Set Less Than Imm. Unsigned & sltiu & I & R[rt]=(R[rs]$<$SignExtImm) ? 1 : 0 & (2,6)\ $B$_{16} \tabularnewline

    Set Less Than Unsigned & sltu & R & R[rd]=(R[rs]$<$R[rt]) ? 1 : 0 & (6)\ 0/$2B$_{16} \tabularnewline

    Shift Left Logical & sll & R & R[rd]=R[rt]$<<$shamt & 0/00_{16} \tabularnewline

    Shift Right Logical & srl & R & R[rd]=R[rt]$>>>$shamt & 0/02_{16} \tabularnewline

    Store Byte & sb & I & M[R[rs]+SignExtImm](7:0) =R[rt](7:0) & (2)\ 28_{16} \tabularnewline

    Store Conditional & sc & I & M[R[rs]+SignExtImm]=R[rt]; R[rt]=($atomic$) ? 1 : 0 & (2,7)\ 38_{16} \tabularnewline

    Store Halfword & sh & I & M[R[rs]+SignExtImm](15:0) =R[rt](15:0) & (2)\ 29_{16} \tabularnewline

    Store Word & sw & I & M[R[rs]+SignExtImm]=R[rt] & (2)\ 2$B$_{16} \tabularnewline

    Subtract & sub & R & R[rd]=R[rs]-R[rt] & (1)\ 0/22_{16} \tabularnewline

    Subtract Unsigned & subu & R & R[rd]=R[rs]-R[rt] & 0/23_{16} \tabularnewline
  \end{longtable}
\end{center}



\subsection*{Basic Instruction Formats}



\subsection*{Arithmetic Core Instruction Set}
\begin{center}
  \begin{longtable}{>{\bc}m{9em}<{\ec}|>{\bct}m{5em}<{\ec}|>{\bc}m{4em}<{\ec}|>{\bc}m{13em}<{\ec}|>{\bc$}m{13em}<{$\ec}}
    Name & Mnemonic & Format & Operation & $OPCODE/FMT/FT/Funct (Hex)$ \tabularnewline \hline \endhead

    Branch On FP True & bolt & FI & if(FPcond)PC=PC+4 +BranchAddr & (4)\ 11/8/1/-- \tabularnewline

    Branch On FP False & bolf & FI & if(!FPcond)PC=PC+4 +BranchAddr & (4)\ 11/8/0/-- \tabularnewline

    Divide & div & R & Lo=R[rs]/R[rt]; Hi=R[rs]\%R[rt] & 0/--/--/$la$ \tabularnewline

    Divide Unsigned & divu & R & Lo=R[rs]/R[rt]; Hi=R[rs]\%R[rt] & (6)\ 0/--/--/$la$ \tabularnewline

    FP Add Single & add.s & FR & F[fd]=F[fs]+F[ft] & 11/10/--/0 \tabularnewline

    FP Add Double & add.d & FR & \{F[fd], F[fd+1]\} = \{F[fs]+F[fs+1]\} + \{F[ft]+F[ft+1]\} & 11/11/--/0 \tabularnewline

    FP Compare Single & c.x.s$^{*}$ & FR & FPcond = (F[fs] $op$ F[ft]) ? 1 : 0 & 11/10/--/y \tabularnewline

    FP Compare Double & c.x.d$^{*}$ & FR & FPcond = (\{F[fs], F[fs+1]\} $op$ \{F[ft], F[ft+1]\}) ? 1 : 0 & 11/11/--/y \tabularnewline

  \end{longtable}
\end{center}



\subsection*{Floating-Point Instruction Formats}



\subsection*{Pseudoinstruction Set}



\subsection*{Register Name, Number, Use, Call Convention}



\subsection*{Opcodes, Base Conversion, ASCII Symbols}



\subsection*{IEEE 754 Floating-Point Standard}



\subsection*{IEEE Single and Double Precision Formats}



\subsection*{Memory Allocation}



\subsection*{Stack Frame}



\subsection*{Data Alignment}



\subsection*{Exception Control Registers: Cause and Status}



\subsection*{Exception Codes}



\subsection*{Size Prefixes}



% Explain what the warnings mean
\begin{enumerate}
  {\setlength\itemindent{125pt} \item[] $^{*}$}($x$ is \texttt{eq}, \texttt{lt}, or \texttt{le}) ($op$ is $==$, $<$, or $\leq$) ($y$ is 32, 3C, or 3E)
  {\setlength\itemindent{125pt} \item[(1)] May cause overflow exception}
  {\setlength\itemindent{125pt} \item[(2)] SignExtImm = \{16\{immediate[15], immediate\}\}}
  {\setlength\itemindent{125pt} \item[(3)] ZeroExtImm = \{16\{1B'0\}, immediate\}}
  {\setlength\itemindent{125pt} \item[(4)] BranchAddr = \{14\{immediate[15]\}, immediate, 2'B0\}}
  {\setlength\itemindent{125pt} \item[(5)] JumpAddr = \{PC+4[31:28], address, 2'B0\}}
  {\setlength\itemindent{125pt} \item[(6)] Operands considered unsigned numbers (vs. 2's comp.)}
  {\setlength\itemindent{125pt} \item[(7)] Atomic test \& set pair; R[rt]=1 if pair atomic, 0 if pair not atomic}
\end{enumerate}


\end{document}
