# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work 
# Reading /opt/quartus/intelFPGA_lite/22.1.1/questa_fse/linux_x86_64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:07 on Nov 24,2025
# vlog -lint alu.sv alu8_tb.sv 
# -- Compiling module alu
# -- Compiling module testbench
# ** Warning: alu8_tb.sv(9): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	testbench
# End time: 20:29:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 20:29:07 on Nov 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.alu(fast)
# Beginning test number           0
# Beginning test number           1
# Beginning test number           2
# Beginning test number           3
# Beginning test number           4
# Beginning test number           5
# Beginning test number           6
# Beginning test number           7
# Beginning test number           8
# Beginning test number           9
# Beginning test number          10
# Beginning test number          11
# Beginning test number          12
# Beginning test number          13
# Beginning test number          14
# Beginning test number          15
# Beginning test number          16
# Beginning test number          17
# Beginning test number          18
# Beginning test number          19
# Beginning test number          20
# Beginning test number          21
# Beginning test number          22
# Beginning test number          23
# Beginning test number          24
# Beginning test number          25
# Beginning test number          26
# Beginning test number          27
# Beginning test number          28
# Beginning test number          29
# Simulation Complete:           0 out of          30 tests failed
# Break in Module testbench at alu8_tb.sv line 96
# Stopped at alu8_tb.sv line 96
# Break key hit
# [H[2J[3J
# End time: 20:33:15 on Nov 24,2025, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
