git clone --depth 1 --no-tags https://github.com/lj06872/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/632535125
git clone --depth 1 --no-tags https://github.com/sxwkl2/shiny-engine.git f:/verilog_sva_gh_scraper/data/full_repos/633773717
git clone --depth 1 --no-tags https://github.com/AniketShukla14/UVM_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/647098031
git clone --depth 1 --no-tags https://github.com/lenguyen8888/Engr85.git f:/verilog_sva_gh_scraper/data/full_repos/646257851
git clone --depth 1 --no-tags https://github.com/Salma-Yassin/Implementation_of_ARM_Single_Cycle_Processor_Control_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/645473815
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Mux_2to1-using-SV-Day-054-.git f:/verilog_sva_gh_scraper/data/full_repos/648691923
git clone --depth 1 --no-tags https://github.com/Raymond0429/risc-v5sp.git f:/verilog_sva_gh_scraper/data/full_repos/652518861
git clone --depth 1 --no-tags https://github.com/eceboy/uvm_projects.git f:/verilog_sva_gh_scraper/data/full_repos/652891748
git clone --depth 1 --no-tags https://github.com/MayaBrito/codesSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/638515619
git clone --depth 1 --no-tags https://github.com/CSCE689-SP23/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/629746187
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/fault-attack-monitors.git f:/verilog_sva_gh_scraper/data/full_repos/644800629
git clone --depth 1 --no-tags https://github.com/abbmir/alu_usecoemu.proj.git f:/verilog_sva_gh_scraper/data/full_repos/640758526
git clone --depth 1 --no-tags https://github.com/shahpankti2302/ProjectFinal.git f:/verilog_sva_gh_scraper/data/full_repos/641673607
git clone --depth 1 --no-tags https://github.com/pogoreli/HealthMonitorFinal.git f:/verilog_sva_gh_scraper/data/full_repos/641599113
git clone --depth 1 --no-tags https://github.com/ShayanNadeem08/UART-Transmitter-with-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/648768721
git clone --depth 1 --no-tags https://github.com/jiaowenlong/RRArbiter.git f:/verilog_sva_gh_scraper/data/full_repos/631275962
git clone --depth 1 --no-tags https://github.com/zts92929/ECE_3058.git f:/verilog_sva_gh_scraper/data/full_repos/631759904
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/SaSS.git f:/verilog_sva_gh_scraper/data/full_repos/656677526
git clone --depth 1 --no-tags https://github.com/ManosMorf97/QueuePrioritization_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/656542479
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-Dual-Port-Ram.git f:/verilog_sva_gh_scraper/data/full_repos/656519310
git clone --depth 1 --no-tags https://github.com/cmordi/TugofWar.git f:/verilog_sva_gh_scraper/data/full_repos/634341590
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-Sequential-adder-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/634742843
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-271.git f:/verilog_sva_gh_scraper/data/full_repos/637253715
git clone --depth 1 --no-tags https://github.com/advancedengineering/EECS627_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/634392810
git clone --depth 1 --no-tags https://github.com/gabizon103/riscv-filament.git f:/verilog_sva_gh_scraper/data/full_repos/634297374
git clone --depth 1 --no-tags https://github.com/CreeKee/CPE333_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/630315465
git clone --depth 1 --no-tags https://github.com/MohanSardar01/Complete-Testbench-8-bit-AND-Gate.git f:/verilog_sva_gh_scraper/data/full_repos/641868636
git clone --depth 1 --no-tags https://github.com/Cindysu123/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/641580254
git clone --depth 1 --no-tags https://github.com/mrBitman/int2fp.git f:/verilog_sva_gh_scraper/data/full_repos/643947206
git clone --depth 1 --no-tags https://github.com/axyrai/adderSV.git f:/verilog_sva_gh_scraper/data/full_repos/653491312
git clone --depth 1 --no-tags https://github.com/Anuki16/uart-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/652729675
git clone --depth 1 --no-tags https://github.com/raymond-chii/ECE251.git f:/verilog_sva_gh_scraper/data/full_repos/653426592
git clone --depth 1 --no-tags https://github.com/HalaAbduljalil/Verification-fifthLab.git f:/verilog_sva_gh_scraper/data/full_repos/654967061
git clone --depth 1 --no-tags https://github.com/thinhgvo/sp23-cse141-project.git f:/verilog_sva_gh_scraper/data/full_repos/655095395
git clone --depth 1 --no-tags https://github.com/Ravenwater/sabana-examples-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/654345078
git clone --depth 1 --no-tags https://github.com/ajinkyaj238/RISC-V_Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/650678465
git clone --depth 1 --no-tags https://github.com/droodhub/ECE551.git f:/verilog_sva_gh_scraper/data/full_repos/651174782
git clone --depth 1 --no-tags https://github.com/AmirEfi/SingleCycle-Processor-of-RISC-V-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/650569758
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/652611763
git clone --depth 1 --no-tags https://github.com/stevenknyazher/Vending-Machine-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/651045775
git clone --depth 1 --no-tags https://github.com/shaharfri/COURSES.git f:/verilog_sva_gh_scraper/data/full_repos/629073200
git clone --depth 1 --no-tags https://github.com/pradyumna-d/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/639910390
git clone --depth 1 --no-tags https://github.com/kek-sick/PRIS_2022.git f:/verilog_sva_gh_scraper/data/full_repos/639844270
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-nachi.git f:/verilog_sva_gh_scraper/data/full_repos/638687305
git clone --depth 1 --no-tags https://github.com/ArgyroP/CFI-landing-pad-shadow-stack.git f:/verilog_sva_gh_scraper/data/full_repos/652717930
git clone --depth 1 --no-tags https://github.com/Collin-Lambert/HBM_HEATING.git f:/verilog_sva_gh_scraper/data/full_repos/647867331
git clone --depth 1 --no-tags https://github.com/sampathnaveen/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629089672
git clone --depth 1 --no-tags https://github.com/TianfengChen/SystemVerilog_notecode.git f:/verilog_sva_gh_scraper/data/full_repos/640076449
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/637899352
git clone --depth 1 --no-tags https://github.com/bushbecky/AI-Robotics.git f:/verilog_sva_gh_scraper/data/full_repos/637988710
git clone --depth 1 --no-tags https://github.com/bushbecky/Verilog-SystemVerilog-Guide.git f:/verilog_sva_gh_scraper/data/full_repos/637987667
git clone --depth 1 --no-tags https://github.com/MIET-SoCDesignChallenge/verification_hacks.git f:/verilog_sva_gh_scraper/data/full_repos/630861104
git clone --depth 1 --no-tags https://github.com/adinavale/ee_287_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/633958384
git clone --depth 1 --no-tags https://github.com/georgec7/Microarchitecture-SPU-Lite-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/636061233
git clone --depth 1 --no-tags https://github.com/SriVemulapalli22/18624_Project_16-bit-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/636753782
git clone --depth 1 --no-tags https://github.com/davidlacayo12/Pitfall.git f:/verilog_sva_gh_scraper/data/full_repos/636911631
git clone --depth 1 --no-tags https://github.com/gabriela4321/aluralivros.git f:/verilog_sva_gh_scraper/data/full_repos/642381203
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/rv32i-single-cycle-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/633536118
git clone --depth 1 --no-tags https://github.com/yttnn/sv_book.git f:/verilog_sva_gh_scraper/data/full_repos/633317572
git clone --depth 1 --no-tags https://github.com/adinderosier/DE1-SOC-SDES.git f:/verilog_sva_gh_scraper/data/full_repos/631096166
git clone --depth 1 --no-tags https://github.com/cevero/ftm.git f:/verilog_sva_gh_scraper/data/full_repos/640744423
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/645367849
git clone --depth 1 --no-tags https://github.com/yiyanghe0/p6-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/653896508
git clone --depth 1 --no-tags https://github.com/axyrai/ALU_sv.git f:/verilog_sva_gh_scraper/data/full_repos/653966464
git clone --depth 1 --no-tags https://github.com/raymond-chii/nachi.git f:/verilog_sva_gh_scraper/data/full_repos/653418428
git clone --depth 1 --no-tags https://github.com/z4chh/FPGA_Slot_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/651340990
git clone --depth 1 --no-tags https://github.com/Usman8511/State_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/653211910
git clone --depth 1 --no-tags https://github.com/bbnoir/2D-convolution.git f:/verilog_sva_gh_scraper/data/full_repos/655243972
git clone --depth 1 --no-tags https://github.com/Masooma82/Full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/654959779
git clone --depth 1 --no-tags https://github.com/Carlos12001/ARM_SingleCycle_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/652383530
git clone --depth 1 --no-tags https://github.com/Jetoson/pipline_adder.git f:/verilog_sva_gh_scraper/data/full_repos/646814987
git clone --depth 1 --no-tags https://github.com/zymason/austin-ooo.git f:/verilog_sva_gh_scraper/data/full_repos/646331118
git clone --depth 1 --no-tags https://github.com/icuic/UnarySim.git f:/verilog_sva_gh_scraper/data/full_repos/650176114
git clone --depth 1 --no-tags https://github.com/AreebHabib/verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/647658585
git clone --depth 1 --no-tags https://github.com/DancauRares-Andrei/ImplementareSimulatorRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/655340563
git clone --depth 1 --no-tags https://github.com/Shan-yi-shuai/pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/657471427
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Full-Adder-using-SV-Day-053-.git f:/verilog_sva_gh_scraper/data/full_repos/648242933
git clone --depth 1 --no-tags https://github.com/VigneshB19/spi_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/649747049
git clone --depth 1 --no-tags https://github.com/VarunCypherV/VarunCypherV.git f:/verilog_sva_gh_scraper/data/full_repos/652089288
git clone --depth 1 --no-tags https://github.com/MohitKumarS/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/648704135
git clone --depth 1 --no-tags https://github.com/harsha-challagulla/Win_23_I2C.git f:/verilog_sva_gh_scraper/data/full_repos/647952055
git clone --depth 1 --no-tags https://github.com/rabiut/Hardware-Implementation-of-Image-Decompression.git f:/verilog_sva_gh_scraper/data/full_repos/638540105
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Timer.git f:/verilog_sva_gh_scraper/data/full_repos/640644148
git clone --depth 1 --no-tags https://github.com/roshanprusty/GRE.git f:/verilog_sva_gh_scraper/data/full_repos/640505802
git clone --depth 1 --no-tags https://github.com/SeboThaGawd/SPI_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/641288775
git clone --depth 1 --no-tags https://github.com/deepblue597/hw_1_uart.git f:/verilog_sva_gh_scraper/data/full_repos/639081527
git clone --depth 1 --no-tags https://github.com/dnmanalo/carrd-vector-coprocessor-dimple.git f:/verilog_sva_gh_scraper/data/full_repos/644688391
git clone --depth 1 --no-tags https://github.com/bushbecky/InferenceInFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/637988586
git clone --depth 1 --no-tags https://github.com/MohammadFarrahi/DLD-projects.git f:/verilog_sva_gh_scraper/data/full_repos/637769107
git clone --depth 1 --no-tags https://github.com/TakeoutSpace18/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/636751831
git clone --depth 1 --no-tags https://github.com/yadavashi/ashish_practice.git f:/verilog_sva_gh_scraper/data/full_repos/638153232
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/636572182
git clone --depth 1 --no-tags https://github.com/keterbasary1/APB-watchdog.git f:/verilog_sva_gh_scraper/data/full_repos/638813673
git clone --depth 1 --no-tags https://github.com/varunven/ee371.git f:/verilog_sva_gh_scraper/data/full_repos/638621857
git clone --depth 1 --no-tags https://github.com/j1ah0ng/turtle.git f:/verilog_sva_gh_scraper/data/full_repos/645094033
git clone --depth 1 --no-tags https://github.com/sid-anand98/32x8-Dual-Port-RAM-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/653993793
git clone --depth 1 --no-tags https://github.com/omarv10/UART-verification-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/654816745
git clone --depth 1 --no-tags https://github.com/Anushka1809/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/649092319
git clone --depth 1 --no-tags https://github.com/RitwikRishabh/Spiking-Neural-Network-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/629284504
git clone --depth 1 --no-tags https://github.com/Felastian/Lab_Sistemas_Digitales_2023.git f:/verilog_sva_gh_scraper/data/full_repos/633193387
