// Seed: 3121851712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(id_4)
  );
  tri id_6 = 1;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    assert (1)
    else;
    id_2 <= id_2;
    disable id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.type_9 = 0;
endmodule
