
---------- Begin Simulation Statistics ----------
final_tick                                  264692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95843                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850776                       # Number of bytes of host memory used
host_op_rate                                   108768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.22                       # Real time elapsed on the host
host_tick_rate                               50729222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500007                       # Number of instructions simulated
sim_ops                                        567519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000265                       # Number of seconds simulated
sim_ticks                                   264692500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.730970                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46369                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46965                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               771                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             91817                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1546                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              202                       # Number of indirect misses.
system.cpu.branchPred.lookups                  114935                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        58884                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        30226                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        58216                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        30894                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           42                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         3273                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         2056                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1471                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2100                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          297                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          593                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          627                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          291                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          110                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           69                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           31                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        77073                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          346                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          583                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2687                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          893                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2025                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          295                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2419                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          594                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          293                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          627                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          299                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          291                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          111                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          181                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          118                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        11403                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           38                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    5848                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    234708                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   222669                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               529                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     111003                       # Number of branches committed
system.cpu.commit.bw_lim_events                 31353                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             640                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11839                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500326                       # Number of instructions committed
system.cpu.commit.committedOps                 567838                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       466917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.216143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.306191                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       304830     65.29%     65.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        56068     12.01%     77.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        29315      6.28%     83.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15284      3.27%     86.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12901      2.76%     89.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3887      0.83%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7528      1.61%     92.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5751      1.23%     93.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31353      6.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       466917                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5524                       # Number of function calls committed.
system.cpu.commit.int_insts                    493938                       # Number of committed integer instructions.
system.cpu.commit.loads                         85388                       # Number of loads committed
system.cpu.commit.membars                         626                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          413      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           385176     67.83%     67.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2986      0.53%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             947      0.17%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             945      0.17%     68.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             834      0.15%     68.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1130      0.20%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           85388     15.04%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          90016     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            567838                       # Class of committed instruction
system.cpu.commit.refs                         175404                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      9935                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500007                       # Number of Instructions Simulated
system.cpu.committedOps                        567519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.058757                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.058757                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                185113                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   245                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                46419                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 583641                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   173231                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    104879                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    610                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   919                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  4907                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      114935                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     76589                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        258777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   495                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         519644                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.217110                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             209058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              53763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.981598                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             468740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.257497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.532477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   352356     75.17%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12153      2.59%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10797      2.30%     80.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14664      3.13%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18956      4.04%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10263      2.19%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3350      0.71%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5147      1.10%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    41054      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               468740                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           60646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  619                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   112177                       # Number of branches executed
system.cpu.iew.exec_nop                           351                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.108307                       # Inst execution rate
system.cpu.iew.exec_refs                       188762                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      91174                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1890                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 87046                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                660                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                91807                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              579979                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 97588                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               742                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                586722                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5541                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    610                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5552                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5366                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         8309                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1654                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1787                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            132                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    551526                       # num instructions consuming a value
system.cpu.iew.wb_count                        574836                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.512792                       # average fanout of values written-back
system.cpu.iew.wb_producers                    282818                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.085854                       # insts written-back per cycle
system.cpu.iew.wb_sent                         575392                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   666101                       # number of integer regfile reads
system.cpu.int_regfile_writes                  383834                       # number of integer regfile writes
system.cpu.ipc                               0.944504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.944504                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               431      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                390886     66.54%     66.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2989      0.51%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1003      0.17%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1000      0.17%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  872      0.15%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1166      0.20%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                97779     16.64%     84.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               91338     15.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 587467                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14351                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024429                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3069     21.39%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     21.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3994     27.83%     49.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7284     50.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 590368                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1636373                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       564649                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            580732                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     578968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    587467                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 660                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                75                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        468740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.253290                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.968210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              284816     60.76%     60.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               43908      9.37%     70.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               36692      7.83%     77.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               32332      6.90%     84.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               25095      5.35%     90.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19973      4.26%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13658      2.91%     97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7142      1.52%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5124      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          468740                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.109714                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11019                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              21724                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        10187                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             11023                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8057                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3889                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                87046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               91807                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  400377                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2505                       # number of misc regfile writes
system.cpu.numCycles                           529386                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    6229                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605477                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2973                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   175253                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                936864                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 581793                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              619189                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    108011                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  47886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    610                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 53244                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13681                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           661666                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         125393                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1958                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     19550                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            661                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            12901                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1014591                       # The number of ROB reads
system.cpu.rob.rob_writes                     1161200                       # The number of ROB writes
system.cpu.timesIdled                            3889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    12450                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    5202                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2656                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        16467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                948                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1693                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           948                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       169024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  169024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2656                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2656    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2656                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3131000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13728250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5906                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1040                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        17359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 25136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       732992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       292864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1025856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8668     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15608500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4129500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8859000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  627                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6013                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5386                       # number of overall hits
system.l2.overall_hits::.cpu.data                 627                       # number of overall hits
system.l2.overall_hits::total                    6013                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2121                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2641                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data              2121                       # number of overall misses
system.l2.overall_misses::total                  2641                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    183916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        224806500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40890000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    183916500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       224806500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2748                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2748                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.088046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.305177                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.088046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.305177                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78634.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86712.164074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85121.734192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78634.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86712.164074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85121.734192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    162706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    198396500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    162706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    198396500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.088046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.088046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305177                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76712.164074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75121.734192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76712.164074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75121.734192                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5546                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5546                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1693                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    143068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     143068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84505.611341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84505.611341                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    126138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    126138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74505.611341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74505.611341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.088046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.088046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78634.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78634.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.088046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.088046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68634.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40848500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.411538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.411538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95440.420561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95440.420561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.411538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.411538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85440.420561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85440.420561                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1531.745481                       # Cycle average of tags in use
system.l2.tags.total_refs                       16451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2654                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.198568                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.752263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       486.606587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1035.386630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.080994                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    134382                       # Number of tag accesses
system.l2.tags.data_accesses                   134382                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         135744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             169024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2641                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         125730801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         512836593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638567394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    125730801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        125730801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        125730801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        512836593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            638567394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5276                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39623500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                89142250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15003.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33753.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2307                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2641                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    506.426426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.531063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.329271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     18.92%     18.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           84     25.23%     44.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      5.71%     49.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      5.11%     54.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      4.20%     59.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.30%     62.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.40%     64.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      5.71%     70.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           98     29.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 169024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  169024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     264198000                       # Total gap between requests
system.mem_ctrls.avgGap                     100037.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       135744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 125730800.834931105375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 512836593.405555546284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14303500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     74838750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27506.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35284.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8296680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        108620340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         10172160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          149085300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.239608                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     25543500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    230569000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10560060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         84573180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         30422400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          147774255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.286521                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     78300500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    177812000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        70528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            70528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        70528                       # number of overall hits
system.cpu.icache.overall_hits::total           70528                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6061                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6061                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6061                       # number of overall misses
system.cpu.icache.overall_misses::total          6061                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126174498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126174498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126174498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126174498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        76589                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        76589                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        76589                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        76589                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.079137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.079137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20817.439036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20817.439036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20817.439036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20817.439036                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          700                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5547                       # number of writebacks
system.cpu.icache.writebacks::total              5547                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5906                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111036498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111036498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111036498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111036498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.077113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.077113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18800.626143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18800.626143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18800.626143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18800.626143                       # average overall mshr miss latency
system.cpu.icache.replacements                   5547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        70528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           70528                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6061                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6061                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126174498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126174498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        76589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        76589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.079137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20817.439036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20817.439036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111036498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111036498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.077113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18800.626143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18800.626143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.681361                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76434                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.941754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.681361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            159084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           159084                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       165374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           165374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       165693                       # number of overall hits
system.cpu.dcache.overall_hits::total          165693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5330                       # number of overall misses
system.cpu.dcache.overall_misses::total          5330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    368532117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    368532117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    368532117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    368532117                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69495.024892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69495.024892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69142.986304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69142.986304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        56469                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               714                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.088235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1828                       # number of writebacks
system.cpu.dcache.writebacks::total              1828                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2762                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    195792945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    195792945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    195977445                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    195977445                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016150                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70939.472826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70939.472826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70954.904055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70954.904055                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    104431500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    104431500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        81283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        81283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54306.552262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54306.552262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47034.648701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47034.648701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        86014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          86014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    263688622                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    263688622                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89381                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78315.599050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78315.599050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    146524950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146524950                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85787.441452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85787.441452                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          346                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          346                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.078035                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.078035                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005780                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005780                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          337                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          299                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          299                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      4322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4322000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.470126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.470126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14454.849498                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14454.849498                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data          298                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          298                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001572                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001572                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          626                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          626                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           439.742165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              169419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.317047                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   439.742165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.858871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            347333                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           347333                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264692500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    264692500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
