module srff(clk,S,R,Q,Qbar)
input clk,rst,S,R;
output reg Q,Qbar;
always@(posedge clk)
begin
case({S,R})
2'b00: Q<=Q;
2'b01: Q<=0;
2'b10: Q<=1;
2'b11: Q<=1'x;
endcase
Qbar<=~Q;
end
endmodule