Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/loopback/loopback.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/loopback/loopback --family="Arria 10" --part=10AX115U1F45I1SG
Info: loopback: "Transforming system: loopback"
Info: loopback: "Naming system components in system: loopback"
Info: loopback: "Processing generation queue"
Info: loopback: "Generating: loopback"
Info: loopback: "Generating: loopback_internal"
Info: loopback: Done "loopback" with 2 modules, 533 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/loopback/loopback.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/loopback/loopback --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
