////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : main.vf
// /___/   /\     Timestamp : 11/23/2021 15:58:00
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/xilinx__workspace/test2/main.vf -w C:/xilinx__workspace/test2/main.sch
//Design Name: main
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale  100 ps / 10 ps

module OR6_HXILINX_main (O, I0, I1, I2, I3, I4, I5);
    

   output O;

   input I0;
   input I1;
   input I2;
   input I3;
   input I4;
   input I5;

assign O = (I0 || I1 || I2 || I3 || I4 || I5);

endmodule
`timescale 100 ps / 10 ps

module CD4CE_HXILINX_main(CEO, Q0, Q1, Q2, Q3, TC, C, CE, CLR);
   
   parameter TERMINAL_COUNT = 4'b1001;
   
   output             CEO;
   output             Q0;
   output             Q1;
   output             Q2;
   output             Q3;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg                Q0;
   reg                Q1;
   reg                Q2;
   reg                Q3;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  {Q3, Q2, Q1, Q0} <= 4'b0000;

	else if (CE)
          begin
             if ({Q3,Q2,Q1,Q0} == 4'b1001)
               {Q3,Q2,Q1,Q0} <= 4'b0000;
             else if({Q3,Q2,Q1,Q0} == 4'b1011)
               {Q3,Q2,Q1,Q0} <= 4'b0110;
             else if({Q3,Q2,Q1,Q0} == 4'b1101)
               {Q3,Q2,Q1,Q0} <= 4'b0100;
             else if({Q3,Q2,Q1,Q0} == 4'b1111)
               {Q3,Q2,Q1,Q0} <= 4'b0010;
            
             else
	      {Q3, Q2, Q1,Q0} <= {Q3, Q2, Q1,Q0} + 1;
          end
     end
   
   assign CEO = TC & CE;
   assign TC = CLR ? 1'b0 : ({Q3, Q2, Q1, Q0} == TERMINAL_COUNT);
   
endmodule
`timescale 100 ps / 10 ps

module FJKC_HXILINX_main(Q, C, CLR, J, K);
   
   output             Q;

   input 	      C;	
   input 	      CLR;	
   input              J;
   input              K;
   
   parameter INIT = 1'b0;
   reg                Q = INIT;


   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 1'b0;
	else
        begin
           if(!J)
           begin
              if(K)
              Q <= 1'b0;
           end
           else
           begin
              if(!K)
              Q <= 1'b1;
              else 
              Q <= !Q;
           end
        end
     end
   
endmodule
`timescale  100 ps / 10 ps

module D2_4E_HXILINX_main (D0, D1, D2, D3, A0, A1, E);
    

   output D0;
   output D1;
   output D2;
   output D3;

   input  A0;
   input  A1;
   input  E;
  
   reg D0;
   reg D1;
   reg D2;
   reg D3;

      always @ (A0 or A1 or E)
      begin
         if(!E)
           {D3, D2, D1, D0} <= 4'b0000;
        else
        begin
           case({A1,A0})
             2'b00 : {D3,D2,D1,D0} <= 4'b0001;
             2'b01 : {D3,D2,D1,D0} <= 4'b0010;
             2'b10 : {D3,D2,D1,D0} <= 4'b0100;
             2'b11 : {D3,D2,D1,D0} <= 4'b1000;
          endcase
        end
     end 

endmodule
`timescale  100 ps / 10 ps

module M2_1_HXILINX_main (O, D0, D1, S0);
    

   output O;

   input  D0;
   input  D1;
   input  S0;

   reg O;

   always @ ( D0 or D1 or S0)
   begin
      case(S0)
      1'b0 : O <= D0;
      1'b1 : O <= D1;
      endcase
   end
    
endmodule
`timescale 1ns / 1ps

module to_1_2_10_100_1000Hz_MUSER_main(clockIn, 
                                       to1hz, 
                                       to2hz, 
                                       to10hz, 
                                       to100hz, 
                                       to1000hz);

    input clockIn;
   output to1hz;
   output to2hz;
   output to10hz;
   output to100hz;
   output to1000hz;
   
   wire XLXN_43;
   wire XLXN_44;
   wire XLXN_49;
   wire XLXN_50;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_54;
   wire XLXN_73;
   wire XLXN_88;
   wire XLXN_101;
   wire XLXN_115;
   wire XLXN_215;
   wire XLXN_217;
   wire XLXN_233;
   wire XLXN_238;
   wire XLXN_239;
   wire XLXN_240;
   wire XLXN_243;
   
   (* HU_SET = "XLXI_31_0" *) 
   CD4CE_HXILINX_main  XLXI_31 (.C(clockIn), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_43));
   INV  XLXI_32 (.I(XLXN_43), 
                .O(XLXN_49));
   (* HU_SET = "XLXI_33_1" *) 
   CD4CE_HXILINX_main  XLXI_33 (.C(XLXN_49), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_44));
   INV  XLXI_34 (.I(XLXN_44), 
                .O(XLXN_50));
   (* HU_SET = "XLXI_36_2" *) 
   CD4CE_HXILINX_main  XLXI_36 (.C(XLXN_50), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_52));
   INV  XLXI_37 (.I(XLXN_52), 
                .O(XLXN_54));
   (* HU_SET = "XLXI_38_3" *) 
   CD4CE_HXILINX_main  XLXI_38 (.C(XLXN_54), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_53));
   INV  XLXI_39 (.I(XLXN_53), 
                .O(XLXN_101));
   (* HU_SET = "XLXI_52_4" *) 
   CD4CE_HXILINX_main  XLXI_52 (.C(XLXN_101), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_88));
   INV  XLXI_53 (.I(XLXN_88), 
                .O(XLXN_238));
   (* HU_SET = "XLXI_54_5" *) 
   CD4CE_HXILINX_main  XLXI_54 (.C(XLXN_238), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_73));
   INV  XLXI_55 (.I(XLXN_73), 
                .O(XLXN_215));
   (* HU_SET = "XLXI_63_7" *) 
   FJKC_HXILINX_main  XLXI_63 (.C(XLXN_243), 
                              .CLR(), 
                              .J(XLXN_240), 
                              .K(XLXN_240), 
                              .Q(to1hz));
   VCC  XLXI_64 (.P(XLXN_240));
   (* HU_SET = "XLXI_67_6" *) 
   CD4CE_HXILINX_main  XLXI_67 (.C(XLXN_215), 
                               .CE(XLXN_240), 
                               .CLR(), 
                               .CEO(), 
                               .Q0(), 
                               .Q1(), 
                               .Q2(), 
                               .Q3(), 
                               .TC(XLXN_115));
   INV  XLXI_68 (.I(XLXN_115), 
                .O(XLXN_243));
   BUF  XLXI_69 (.I(XLXN_243), 
                .O(to2hz));
   BUF  XLXI_70 (.I(XLXN_217), 
                .O(to10hz));
   BUF  XLXI_71 (.I(XLXN_233), 
                .O(to100hz));
   BUF  XLXI_72 (.I(XLXN_239), 
                .O(to1000hz));
   (* HU_SET = "XLXI_137_8" *) 
   FJKC_HXILINX_main  XLXI_137 (.C(XLXN_215), 
                               .CLR(), 
                               .J(XLXN_240), 
                               .K(XLXN_240), 
                               .Q(XLXN_217));
   (* HU_SET = "XLXI_138_9" *) 
   FJKC_HXILINX_main  XLXI_138 (.C(XLXN_238), 
                               .CLR(), 
                               .J(XLXN_240), 
                               .K(XLXN_240), 
                               .Q(XLXN_233));
   (* HU_SET = "XLXI_139_10" *) 
   FJKC_HXILINX_main  XLXI_139 (.C(XLXN_101), 
                               .CLR(), 
                               .J(XLXN_240), 
                               .K(XLXN_240), 
                               .Q(XLXN_239));
endmodule
`timescale 1ns / 1ps

module bcd_to7seg_hex_MUSER_main(SCLK, 
                                 X, 
                                 Y, 
                                 a, 
                                 b, 
                                 c, 
                                 Com0, 
                                 Com1, 
                                 d, 
                                 e, 
                                 f, 
                                 g);

    input SCLK;
    input [3:0] X;
    input [3:0] Y;
   output a;
   output b;
   output c;
   output Com0;
   output Com1;
   output d;
   output e;
   output f;
   output g;
   
   wire D0;
   wire D1;
   wire D2;
   wire D3;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_25;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_37;
   wire XLXN_38;
   wire XLXN_39;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_42;
   wire XLXN_43;
   wire XLXN_44;
   wire XLXN_45;
   wire XLXN_46;
   wire XLXN_47;
   wire XLXN_48;
   wire XLXN_49;
   wire XLXN_51;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_54;
   wire XLXN_55;
   wire XLXN_56;
   wire XLXN_57;
   wire XLXN_58;
   wire XLXN_59;
   wire XLXN_60;
   wire XLXN_61;
   wire XLXN_64;
   wire XLXN_65;
   wire XLXN_66;
   wire XLXN_67;
   wire XLXN_68;
   wire XLXN_69;
   wire XLXN_70;
   wire XLXN_71;
   wire XLXN_72;
   wire XLXN_73;
   wire XLXN_74;
   wire XLXN_75;
   wire XLXN_77;
   wire XLXN_78;
   wire XLXN_79;
   wire XLXN_80;
   wire XLXN_81;
   wire XLXN_82;
   wire XLXN_83;
   wire XLXN_85;
   wire XLXN_86;
   wire XLXN_87;
   wire XLXN_88;
   wire XLXN_89;
   wire XLXN_90;
   wire XLXN_91;
   wire XLXN_92;
   wire XLXN_93;
   wire XLXN_94;
   wire XLXN_95;
   wire XLXN_96;
   wire XLXN_97;
   wire XLXN_99;
   wire XLXN_100;
   wire XLXN_101;
   wire XLXN_102;
   wire XLXN_103;
   wire XLXN_104;
   wire XLXN_108;
   wire XLXN_110;
   wire XLXN_113;
   wire XLXN_114;
   
   (* HU_SET = "XLXI_1_11" *) 
   M2_1_HXILINX_main  XLXI_1 (.D0(X[3]), 
                             .D1(Y[3]), 
                             .S0(SCLK), 
                             .O(D3));
   INV  XLXI_2 (.I(D2), 
               .O(XLXN_21));
   INV  XLXI_3 (.I(D0), 
               .O(XLXN_22));
   INV  XLXI_4 (.I(D3), 
               .O(XLXN_23));
   INV  XLXI_5 (.I(D3), 
               .O(XLXN_24));
   AND2  XLXI_6 (.I0(XLXN_22), 
                .I1(XLXN_21), 
                .O(XLXN_27));
   AND2  XLXI_7 (.I0(D1), 
                .I1(XLXN_23), 
                .O(XLXN_28));
   AND3  XLXI_8 (.I0(D0), 
                .I1(D2), 
                .I2(XLXN_24), 
                .O(XLXN_29));
   AND2  XLXI_9 (.I0(D1), 
                .I1(D2), 
                .O(XLXN_30));
   AND3  XLXI_11 (.I0(XLXN_26), 
                 .I1(XLXN_25), 
                 .I2(D3), 
                 .O(XLXN_31));
   INV  XLXI_12 (.I(D2), 
                .O(XLXN_25));
   INV  XLXI_13 (.I(D1), 
                .O(XLXN_26));
   OR5  XLXI_14 (.I0(XLXN_31), 
                .I1(XLXN_30), 
                .I2(XLXN_29), 
                .I3(XLXN_28), 
                .I4(XLXN_27), 
                .O(a));
   AND2  XLXI_15 (.I0(XLXN_34), 
                 .I1(XLXN_33), 
                 .O(XLXN_44));
   INV  XLXI_16 (.I(D3), 
                .O(XLXN_33));
   INV  XLXI_17 (.I(D2), 
                .O(XLXN_34));
   AND3  XLXI_18 (.I0(XLXN_37), 
                 .I1(XLXN_36), 
                 .I2(XLXN_35), 
                 .O(XLXN_45));
   INV  XLXI_19 (.I(D3), 
                .O(XLXN_35));
   INV  XLXI_20 (.I(D1), 
                .O(XLXN_36));
   INV  XLXI_21 (.I(D0), 
                .O(XLXN_37));
   AND2  XLXI_22 (.I0(XLXN_39), 
                 .I1(XLXN_38), 
                 .O(XLXN_46));
   INV  XLXI_23 (.I(D1), 
                .O(XLXN_39));
   INV  XLXI_24 (.I(D2), 
                .O(XLXN_38));
   AND2  XLXI_25 (.I0(XLXN_41), 
                 .I1(XLXN_40), 
                 .O(XLXN_47));
   INV  XLXI_26 (.I(D0), 
                .O(XLXN_41));
   INV  XLXI_27 (.I(D2), 
                .O(XLXN_40));
   AND3  XLXI_28 (.I0(D0), 
                 .I1(D1), 
                 .I2(XLXN_42), 
                 .O(XLXN_48));
   INV  XLXI_29 (.I(D3), 
                .O(XLXN_42));
   AND3  XLXI_30 (.I0(D0), 
                 .I1(XLXN_43), 
                 .I2(D3), 
                 .O(XLXN_49));
   INV  XLXI_31 (.I(D1), 
                .O(XLXN_43));
   (* HU_SET = "XLXI_32_12" *) 
   OR6_HXILINX_main  XLXI_32 (.I0(XLXN_49), 
                             .I1(XLXN_48), 
                             .I2(XLXN_47), 
                             .I3(XLXN_46), 
                             .I4(XLXN_45), 
                             .I5(XLXN_44), 
                             .O(b));
   AND2  XLXI_33 (.I0(XLXN_52), 
                 .I1(XLXN_51), 
                 .O(XLXN_57));
   INV  XLXI_34 (.I(D3), 
                .O(XLXN_51));
   INV  XLXI_35 (.I(D1), 
                .O(XLXN_52));
   AND2  XLXI_36 (.I0(D0), 
                 .I1(XLXN_53), 
                 .O(XLXN_58));
   INV  XLXI_37 (.I(D3), 
                .O(XLXN_53));
   AND2  XLXI_38 (.I0(D0), 
                 .I1(XLXN_54), 
                 .O(XLXN_59));
   INV  XLXI_39 (.I(D1), 
                .O(XLXN_54));
   AND2  XLXI_40 (.I0(D2), 
                 .I1(XLXN_55), 
                 .O(XLXN_60));
   INV  XLXI_41 (.I(D3), 
                .O(XLXN_55));
   AND2  XLXI_42 (.I0(D3), 
                 .I1(XLXN_56), 
                 .O(XLXN_61));
   INV  XLXI_43 (.I(D2), 
                .O(XLXN_56));
   OR5  XLXI_44 (.I0(XLXN_61), 
                .I1(XLXN_60), 
                .I2(XLXN_59), 
                .I3(XLXN_58), 
                .I4(XLXN_57), 
                .O(c));
   AND3  XLXI_45 (.I0(XLXN_66), 
                 .I1(XLXN_65), 
                 .I2(XLXN_64), 
                 .O(XLXN_71));
   INV  XLXI_46 (.I(D3), 
                .O(XLXN_64));
   INV  XLXI_47 (.I(D2), 
                .O(XLXN_65));
   INV  XLXI_48 (.I(D0), 
                .O(XLXN_66));
   AND3  XLXI_49 (.I0(D0), 
                 .I1(D1), 
                 .I2(XLXN_67), 
                 .O(XLXN_72));
   INV  XLXI_50 (.I(D2), 
                .O(XLXN_67));
   AND3  XLXI_51 (.I0(D0), 
                 .I1(XLXN_68), 
                 .I2(D2), 
                 .O(XLXN_73));
   INV  XLXI_52 (.I(D1), 
                .O(XLXN_68));
   AND3  XLXI_53 (.I0(XLXN_69), 
                 .I1(D1), 
                 .I2(D2), 
                 .O(XLXN_74));
   INV  XLXI_54 (.I(D0), 
                .O(XLXN_69));
   AND2  XLXI_55 (.I0(XLXN_70), 
                 .I1(D3), 
                 .O(XLXN_75));
   INV  XLXI_56 (.I(D1), 
                .O(XLXN_70));
   OR5  XLXI_57 (.I0(XLXN_75), 
                .I1(XLXN_74), 
                .I2(XLXN_73), 
                .I3(XLXN_72), 
                .I4(XLXN_71), 
                .O(d));
   AND2  XLXI_58 (.I0(XLXN_78), 
                 .I1(XLXN_77), 
                 .O(XLXN_80));
   INV  XLXI_59 (.I(D2), 
                .O(XLXN_77));
   INV  XLXI_60 (.I(D0), 
                .O(XLXN_78));
   AND2  XLXI_61 (.I0(XLXN_79), 
                 .I1(D1), 
                 .O(XLXN_81));
   INV  XLXI_62 (.I(D0), 
                .O(XLXN_79));
   AND2  XLXI_63 (.I0(D1), 
                 .I1(D3), 
                 .O(XLXN_82));
   AND2  XLXI_64 (.I0(D2), 
                 .I1(D3), 
                 .O(XLXN_83));
   OR4  XLXI_65 (.I0(XLXN_83), 
                .I1(XLXN_82), 
                .I2(XLXN_81), 
                .I3(XLXN_80), 
                .O(e));
   AND3  XLXI_66 (.I0(XLXN_86), 
                 .I1(XLXN_87), 
                 .I2(XLXN_85), 
                 .O(XLXN_93));
   INV  XLXI_67 (.I(D3), 
                .O(XLXN_85));
   INV  XLXI_68 (.I(D1), 
                .O(XLXN_87));
   INV  XLXI_69 (.I(D0), 
                .O(XLXN_86));
   AND3  XLXI_70 (.I0(XLXN_89), 
                 .I1(D2), 
                 .I2(XLXN_88), 
                 .O(XLXN_94));
   INV  XLXI_71 (.I(D3), 
                .O(XLXN_88));
   INV  XLXI_72 (.I(D1), 
                .O(XLXN_89));
   AND3  XLXI_73 (.I0(XLXN_90), 
                 .I1(D2), 
                 .I2(XLXN_91), 
                 .O(XLXN_95));
   INV  XLXI_74 (.I(D3), 
                .O(XLXN_91));
   INV  XLXI_75 (.I(D0), 
                .O(XLXN_90));
   AND2  XLXI_76 (.I0(XLXN_92), 
                 .I1(D3), 
                 .O(XLXN_96));
   INV  XLXI_77 (.I(D2), 
                .O(XLXN_92));
   AND2  XLXI_78 (.I0(D1), 
                 .I1(D3), 
                 .O(XLXN_97));
   OR5  XLXI_79 (.I0(XLXN_97), 
                .I1(XLXN_96), 
                .I2(XLXN_95), 
                .I3(XLXN_94), 
                .I4(XLXN_93), 
                .O(f));
   AND2  XLXI_80 (.I0(D1), 
                 .I1(XLXN_99), 
                 .O(XLXN_102));
   INV  XLXI_81 (.I(D2), 
                .O(XLXN_99));
   AND2  XLXI_82 (.I0(XLXN_100), 
                 .I1(D2), 
                 .O(XLXN_103));
   INV  XLXI_83 (.I(D1), 
                .O(XLXN_100));
   AND2  XLXI_84 (.I0(XLXN_101), 
                 .I1(D2), 
                 .O(XLXN_104));
   INV  XLXI_85 (.I(D0), 
                .O(XLXN_101));
   OR4  XLXI_86 (.I0(D3), 
                .I1(XLXN_104), 
                .I2(XLXN_103), 
                .I3(XLXN_102), 
                .O(g));
   (* HU_SET = "XLXI_89_13" *) 
   D2_4E_HXILINX_main  XLXI_89 (.A0(SCLK), 
                               .A1(XLXN_108), 
                               .E(XLXN_110), 
                               .D0(XLXN_113), 
                               .D1(XLXN_114), 
                               .D2(), 
                               .D3());
   GND  XLXI_90 (.G(XLXN_108));
   VCC  XLXI_91 (.P(XLXN_110));
   INV  XLXI_92 (.I(XLXN_113), 
                .O(Com0));
   INV  XLXI_93 (.I(XLXN_114), 
                .O(Com1));
   (* HU_SET = "XLXI_94_14" *) 
   M2_1_HXILINX_main  XLXI_94 (.D0(X[2]), 
                              .D1(Y[2]), 
                              .S0(SCLK), 
                              .O(D2));
   (* HU_SET = "XLXI_95_15" *) 
   M2_1_HXILINX_main  XLXI_95 (.D0(X[1]), 
                              .D1(Y[1]), 
                              .S0(SCLK), 
                              .O(D1));
   (* HU_SET = "XLXI_96_16" *) 
   M2_1_HXILINX_main  XLXI_96 (.D0(X[0]), 
                              .D1(Y[0]), 
                              .S0(SCLK), 
                              .O(D0));
endmodule
`timescale 1ns / 1ps

module Counter0_15_MUSER_main(Clk, 
                              O);

    input Clk;
   output [3:0] O;
   
   wire XLXN_2;
   wire XLXN_12;
   wire XLXN_15;
   wire XLXN_19;
   wire [3:0] O_DUMMY;
   
   assign O[3:0] = O_DUMMY[3:0];
   (* HU_SET = "XLXI_1_17" *) 
   FJKC_HXILINX_main  XLXI_1 (.C(Clk), 
                             .CLR(XLXN_19), 
                             .J(XLXN_2), 
                             .K(XLXN_2), 
                             .Q(O_DUMMY[0]));
   (* HU_SET = "XLXI_2_18" *) 
   FJKC_HXILINX_main  XLXI_2 (.C(Clk), 
                             .CLR(XLXN_19), 
                             .J(O_DUMMY[0]), 
                             .K(O_DUMMY[0]), 
                             .Q(O_DUMMY[1]));
   (* HU_SET = "XLXI_3_19" *) 
   FJKC_HXILINX_main  XLXI_3 (.C(Clk), 
                             .CLR(XLXN_19), 
                             .J(XLXN_12), 
                             .K(XLXN_12), 
                             .Q(O_DUMMY[2]));
   (* HU_SET = "XLXI_4_20" *) 
   FJKC_HXILINX_main  XLXI_4 (.C(Clk), 
                             .CLR(XLXN_19), 
                             .J(XLXN_15), 
                             .K(XLXN_15), 
                             .Q(O_DUMMY[3]));
   AND2  XLXI_5 (.I0(O_DUMMY[1]), 
                .I1(O_DUMMY[0]), 
                .O(XLXN_12));
   AND3  XLXI_6 (.I0(O_DUMMY[0]), 
                .I1(O_DUMMY[1]), 
                .I2(O_DUMMY[2]), 
                .O(XLXN_15));
   VCC  XLXI_7 (.P(XLXN_2));
   GND  XLXI_8 (.G(XLXN_19));
endmodule
`timescale 1ns / 1ps

module main(CLK, 
            P83, 
            P84, 
            A, 
            B, 
            C, 
            Com0, 
            Com1, 
            Com2, 
            Com3, 
            D, 
            E, 
            F, 
            G);

    input CLK;
    input P83;
    input P84;
   output A;
   output B;
   output C;
   output Com0;
   output Com1;
   output Com2;
   output Com3;
   output D;
   output E;
   output F;
   output G;
   
   wire XLXN_2;
   wire XLXN_14;
   wire XLXN_16;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_41;
   wire [3:0] XLXN_44;
   wire [3:0] XLXN_45;
   wire XLXN_87;
   wire XLXN_90;
   wire XLXN_91;
   wire XLXN_100;
   wire XLXN_101;
   wire XLXN_102;
   wire XLXN_104;
   
   (* HU_SET = "XLXI_2_21" *) 
   FJKC_HXILINX_main  XLXI_2 (.C(XLXN_101), 
                             .CLR(), 
                             .J(XLXN_2), 
                             .K(XLXN_2), 
                             .Q(XLXN_23));
   VCC  XLXI_3 (.P(XLXN_2));
   (* HU_SET = "XLXI_5_23" *) 
   FJKC_HXILINX_main  XLXI_5 (.C(XLXN_104), 
                             .CLR(), 
                             .J(XLXN_16), 
                             .K(XLXN_16), 
                             .Q(XLXN_24));
   (* HU_SET = "XLXI_6_22" *) 
   FJKC_HXILINX_main  XLXI_6 (.C(XLXN_87), 
                             .CLR(), 
                             .J(XLXN_14), 
                             .K(XLXN_14), 
                             .Q(XLXN_41));
   VCC  XLXI_7 (.P(XLXN_14));
   VCC  XLXI_8 (.P(XLXN_16));
   Counter0_15_MUSER_main  XLXI_13 (.Clk(XLXN_23), 
                                   .O(XLXN_44[3:0]));
   Counter0_15_MUSER_main  XLXI_14 (.Clk(XLXN_24), 
                                   .O(XLXN_45[3:0]));
   VCC  XLXI_15 (.P(Com2));
   VCC  XLXI_16 (.P(Com3));
   bcd_to7seg_hex_MUSER_main  XLXI_17 (.SCLK(XLXN_41), 
                                      .X(XLXN_45[3:0]), 
                                      .Y(XLXN_44[3:0]), 
                                      .a(A), 
                                      .b(B), 
                                      .c(C), 
                                      .Com0(Com0), 
                                      .Com1(Com1), 
                                      .d(D), 
                                      .e(E), 
                                      .f(F), 
                                      .g(G));
   to_1_2_10_100_1000Hz_MUSER_main  XLXI_20 (.clockIn(CLK), 
                                            .to1hz(), 
                                            .to2hz(), 
                                            .to10hz(), 
                                            .to100hz(), 
                                            .to1000hz(XLXN_87));
   VCC  XLXI_39 (.P(XLXN_90));
   AND3  XLXI_40 (.I0(XLXN_90), 
                 .I1(CLK), 
                 .I2(P83), 
                 .O(XLXN_100));
   AND3  XLXI_43 (.I0(XLXN_91), 
                 .I1(CLK), 
                 .I2(P84), 
                 .O(XLXN_102));
   VCC  XLXI_44 (.P(XLXN_91));
   to_1_2_10_100_1000Hz_MUSER_main  XLXI_45 (.clockIn(XLXN_100), 
                                            .to1hz(), 
                                            .to2hz(XLXN_101), 
                                            .to10hz(), 
                                            .to100hz(), 
                                            .to1000hz());
   to_1_2_10_100_1000Hz_MUSER_main  XLXI_46 (.clockIn(XLXN_102), 
                                            .to1hz(), 
                                            .to2hz(XLXN_104), 
                                            .to10hz(), 
                                            .to100hz(), 
                                            .to1000hz());
endmodule
