<html>
<p><b>tWTR - Write to Read Delay</b></p>
<p>&nbsp;</p>
<p>
"The amount of cycles required between a valid write command and the next read command. Lower is better<br>
performance, but can cause instability."
</p><br>
<p><b>NOTE: </b><b>tWTRL</b> is the version of this timing when doing a write then a read on the same bank group</p><br>
<p><b>SOURCE:</b> https://www.techpowerup.com/articles/overclocking/AMD/memory/131/2</p>
</html>