vendor_name = ModelSim
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/testRegistros.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/xorGateTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/xorGate.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/srlTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/srl.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/sllTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/sll.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/multiplyTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/moduleTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/divisionTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/multiplicacion.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/modulo.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/andN.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/division.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/decoderBCD.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/adder1bit.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/adder4bits.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/muxN.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/orN.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/sub4bits.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/alu.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/topLevel.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/orTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/adderTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/subTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/muxTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/compA2.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/compA2Test.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/aluTest.sv
source_file = 1, register.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/testFrequency.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/andTest.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/flagGenerator.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/RegisterP.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/mainHz.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/adderP.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/testregister.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/mainFPGA.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/topReg.sv
source_file = 1, C:/Github/TallerDigitales/taller_logico-laboratorio_3/alu/db/ALU.cbx.xml
design_name = mainHz
instance = comp, \y[0]~output , y[0]~output, mainHz, 1
instance = comp, \y[1]~output , y[1]~output, mainHz, 1
instance = comp, \y[2]~output , y[2]~output, mainHz, 1
instance = comp, \y[3]~output , y[3]~output, mainHz, 1
instance = comp, \y[4]~output , y[4]~output, mainHz, 1
instance = comp, \y[5]~output , y[5]~output, mainHz, 1
instance = comp, \y[6]~output , y[6]~output, mainHz, 1
instance = comp, \y[7]~output , y[7]~output, mainHz, 1
instance = comp, \y[8]~output , y[8]~output, mainHz, 1
instance = comp, \y[9]~output , y[9]~output, mainHz, 1
instance = comp, \clk~input , clk~input, mainHz, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, mainHz, 1
instance = comp, \data[0]~input , data[0]~input, mainHz, 1
instance = comp, \rst~input , rst~input, mainHz, 1
instance = comp, \reg1|value[0] , reg1|value[0], mainHz, 1
instance = comp, \data[5]~input , data[5]~input, mainHz, 1
instance = comp, \reg1|value[5]~feeder , reg1|value[5]~feeder, mainHz, 1
instance = comp, \reg1|value[5] , reg1|value[5], mainHz, 1
instance = comp, \aluT|orGate|S[0] , aluT|orGate|S[0], mainHz, 1
instance = comp, \reg2|value[0] , reg2|value[0], mainHz, 1
instance = comp, \data[1]~input , data[1]~input, mainHz, 1
instance = comp, \reg1|value[1]~feeder , reg1|value[1]~feeder, mainHz, 1
instance = comp, \reg1|value[1] , reg1|value[1], mainHz, 1
instance = comp, \data[6]~input , data[6]~input, mainHz, 1
instance = comp, \reg1|value[6]~feeder , reg1|value[6]~feeder, mainHz, 1
instance = comp, \reg1|value[6] , reg1|value[6], mainHz, 1
instance = comp, \aluT|orGate|S[1] , aluT|orGate|S[1], mainHz, 1
instance = comp, \reg2|value[1] , reg2|value[1], mainHz, 1
instance = comp, \data[2]~input , data[2]~input, mainHz, 1
instance = comp, \reg1|value[2] , reg1|value[2], mainHz, 1
instance = comp, \data[7]~input , data[7]~input, mainHz, 1
instance = comp, \reg1|value[7]~feeder , reg1|value[7]~feeder, mainHz, 1
instance = comp, \reg1|value[7] , reg1|value[7], mainHz, 1
instance = comp, \aluT|orGate|S[2] , aluT|orGate|S[2], mainHz, 1
instance = comp, \reg2|value[2] , reg2|value[2], mainHz, 1
instance = comp, \data[3]~input , data[3]~input, mainHz, 1
instance = comp, \reg1|value[3]~feeder , reg1|value[3]~feeder, mainHz, 1
instance = comp, \reg1|value[3] , reg1|value[3], mainHz, 1
instance = comp, \data[8]~input , data[8]~input, mainHz, 1
instance = comp, \reg1|value[8] , reg1|value[8], mainHz, 1
instance = comp, \aluT|orGate|S[3] , aluT|orGate|S[3], mainHz, 1
instance = comp, \reg2|value[3] , reg2|value[3], mainHz, 1
instance = comp, \data[9]~input , data[9]~input, mainHz, 1
instance = comp, \reg1|value[9] , reg1|value[9], mainHz, 1
instance = comp, \data[4]~input , data[4]~input, mainHz, 1
instance = comp, \reg1|value[4]~feeder , reg1|value[4]~feeder, mainHz, 1
instance = comp, \reg1|value[4] , reg1|value[4], mainHz, 1
instance = comp, \aluT|orGate|S[4] , aluT|orGate|S[4], mainHz, 1
instance = comp, \reg2|value[4] , reg2|value[4], mainHz, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, mainHz, 1
