5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (monitor1.1.vcd) 2 -o (monitor1.1.cdd) 2 -v (monitor1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 monitor1.1.v 9 31 1
2 1 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 13 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 monitor1.1.v 0 20 1
2 2 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 3 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 4 0 16 50008 1 21004 0 0 1 16 0 0
2 5 1 16 10001 0 1410 0 0 1 1 a
2 6 37 16 10008 1 16 4 5
2 7 0 17 20002 1 1008 0 0 32 48 5 0
2 8 2c 17 10002 2 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 10 0 19 50008 1 21008 0 0 1 16 1 0
2 11 1 19 10001 0 1410 0 0 1 1 a
2 12 37 19 10008 1 1a 10 11
4 2 14 0 11 3 3 2
4 3 15 0 0 6 6 2
4 6 16 1 0 8 8 2
4 8 17 1 0 9 0 2
4 9 18 0 0 12 12 2
4 12 19 1 0 0 0 2
3 1 main.$u1 "main.$u1" 0 monitor1.1.v 0 29 1
