Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 14:53:32 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.613      -54.556                     20                  483       -2.967     -157.219                    191                  483        4.500        0.000                       0                   210  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.613      -54.527                     16                  235       -2.967       -2.967                      1                  235        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  9.597        0.000                      0                   13       -2.374      -24.269                     13                   13  
clk            virtual_clock       -0.011       -0.029                      4                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.677        0.000                      0                  205       -1.796     -129.983                    177                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -3.613ns,  Total Violation      -54.527ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -2.967ns,  Total Violation       -2.967ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.613ns  (logic 9.616ns (70.638%)  route 3.997ns (29.362%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.839 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.839    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.953 r  fir_filter_i4/o_data_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.953    fir_filter_i4/o_data_reg[14]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.176 r  fir_filter_i4/o_data_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.176    fir_filter_i4/p_0_in[15]
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.437    14.201    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.335    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)        0.062    14.563    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -18.176    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.608ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.610ns  (logic 9.613ns (70.632%)  route 3.997ns (29.368%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.839 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.839    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.173 r  fir_filter_i4/o_data_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.173    fir_filter_i4/p_0_in[12]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.335    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    14.565    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                 -3.608    

Slack (VIOLATED) :        -3.587ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.589ns  (logic 9.592ns (70.586%)  route 3.997ns (29.414%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.839 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.839    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.152 r  fir_filter_i4/o_data_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.152    fir_filter_i4/p_0_in[14]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.335    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    14.565    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                 -3.587    

Slack (VIOLATED) :        -3.513ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.515ns  (logic 9.518ns (70.425%)  route 3.997ns (29.575%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.839 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.839    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.078 r  fir_filter_i4/o_data_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.078    fir_filter_i4/p_0_in[13]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.335    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    14.565    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 -3.513    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.499ns  (logic 9.502ns (70.390%)  route 3.997ns (29.610%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.839 r  fir_filter_i4/o_data_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.839    fir_filter_i4/o_data_reg[10]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.062 r  fir_filter_i4/o_data_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.062    fir_filter_i4/p_0_in[11]
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.439    14.203    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.335    14.538    
                         clock uncertainty           -0.035    14.503    
    SLICE_X11Y21         FDCE (Setup_fdce_C_D)        0.062    14.565    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -18.062    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.493ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.496ns  (logic 9.499ns (70.384%)  route 3.997ns (29.616%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.059 r  fir_filter_i4/o_data_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.059    fir_filter_i4/p_0_in[8]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.335    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.566    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -18.059    
  -------------------------------------------------------------------
                         slack                                 -3.493    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 9.478ns (70.337%)  route 3.997ns (29.663%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.038 r  fir_filter_i4/o_data_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.038    fir_filter_i4/p_0_in[10]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.335    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.566    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -18.038    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.401ns  (logic 9.404ns (70.174%)  route 3.997ns (29.826%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.964 r  fir_filter_i4/o_data_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.964    fir_filter_i4/p_0_in[9]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.335    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.566    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                 -3.398    

Slack (VIOLATED) :        -3.382ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 9.388ns (70.138%)  route 3.997ns (29.862%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.725 r  fir_filter_i4/o_data_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.725    fir_filter_i4/o_data_reg[6]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.948 r  fir_filter_i4/o_data_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.948    fir_filter_i4/p_0_in[7]
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.335    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X11Y20         FDCE (Setup_fdce_C_D)        0.062    14.566    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 -3.382    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 fir_filter_i4/p_data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 9.385ns (70.131%)  route 3.997ns (29.869%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.518     5.081 r  fir_filter_i4/p_data_reg[0][6]/Q
                         net (fo=2, routed)           1.138     6.219    fir_filter_i4/p_data_reg[0][6]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.255 r  fir_filter_i4/RESIZE0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    10.257    fir_filter_i4/RESIZE0__6_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    11.775 r  fir_filter_i4/RESIZE0__7/P[22]
                         net (fo=26, routed)          1.502    13.277    fir_filter_i4/RESIZE0__7_n_83
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      2.077    15.354 r  fir_filter_i4/RESIZE0__8/P[1]
                         net (fo=2, routed)           1.355    16.709    fir_filter_i4/RESIZE0__8_n_104
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.833 r  fir_filter_i4/o_data[2]_i_14/O
                         net (fo=1, routed)           0.000    16.833    fir_filter_i4/o_data[2]_i_14_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.383 r  fir_filter_i4/o_data_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.383    fir_filter_i4/o_data_reg[2]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.497 r  fir_filter_i4/o_data_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.497    fir_filter_i4/o_data_reg[2]_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.611 r  fir_filter_i4/o_data_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.611    fir_filter_i4/o_data_reg[2]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.945 r  fir_filter_i4/o_data_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.945    fir_filter_i4/p_0_in[4]
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.337    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X11Y19         FDCE (Setup_fdce_C_D)        0.062    14.568    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -17.945    
  -------------------------------------------------------------------
                         slack                                 -3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.967ns  (arrival time - required time)
  Source:                 sync_reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.802ns (42.208%)  route 1.098ns (57.792%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    U16                                               0.000     0.000 r  sync_reset (IN)
                         net (fo=0)                   0.000     0.000    sync_reset
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  sync_reset_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.899    dds_sine_i3/sync_reset_IBUF
    SLICE_X0Y13          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.633     4.639    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y13          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     4.639    
                         clock uncertainty            0.035     4.674    
    SLICE_X0Y13          FDPE (Hold_fdpe_C_D)         0.192     4.866    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.866    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  dds_sine_i3/r_nco_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/r_nco_reg[28]/Q
                         net (fo=4, routed)           0.156     1.707    dds_sine_i3/sel[9]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  dds_sine_i3/r_nco_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/r_nco_reg[25]/Q
                         net (fo=4, routed)           0.156     1.707    dds_sine_i3/sel[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.561     1.388    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164     1.552 r  dds_sine_i3/r_nco_reg[30]/Q
                         net (fo=4, routed)           0.156     1.708    dds_sine_i3/sel[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.665%)  route 0.212ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  dds_sine_i3/r_nco_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/r_nco_reg[24]/Q
                         net (fo=4, routed)           0.212     1.762    dds_sine_i3/sel[5]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  dds_sine_i3/r_nco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/r_nco_reg[19]/Q
                         net (fo=4, routed)           0.218     1.771    dds_sine_i3/sel[0]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.442    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.625    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.698%)  route 0.254ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/r_nco_reg[27]/Q
                         net (fo=4, routed)           0.254     1.810    dds_sine_i3/sel[8]
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.869     1.943    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.480     1.462    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.645    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.556     1.383    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  dds_sine_i3/o_sine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.164     1.547 r  dds_sine_i3/o_sine_reg[2]/Q
                         net (fo=1, routed)           0.110     1.657    fir_filter_i4/D[2]
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.823     1.896    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  fir_filter_i4/p_data_reg[0][2]/C
                         clock pessimism             -0.500     1.396    
    SLICE_X11Y22         FDCE (Hold_fdce_C_D)         0.075     1.471    fir_filter_i4/p_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  fir_filter_i4/p_data_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[2][1]/Q
                         net (fo=2, routed)           0.122     1.651    fir_filter_i4/p_data_reg[2][1]
    SLICE_X12Y15         FDCE                                         r  fir_filter_i4/p_data_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.903    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  fir_filter_i4/p_data_reg[3][1]/C
                         clock pessimism             -0.500     1.403    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.059     1.462    fir_filter_i4/p_data_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.486%)  route 0.262ns (61.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  dds_sine_i3/r_nco_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.551 r  dds_sine_i3/r_nco_reg[28]/Q
                         net (fo=4, routed)           0.262     1.813    dds_sine_i3/sel[9]
    RAMB36_X0Y4          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.863     1.937    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.436    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.619    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y18   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y20   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y21   fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y21   fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y21   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y22   fir_filter_i4/o_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18   fir_filter_i4/o_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y19   fir_filter_i4/o_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y20   fir_filter_i4/o_data_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    fir_filter_i4/p_data_reg[5][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y10   fir_filter_i4/p_data_reg[5][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[5][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y10   fir_filter_i4/p_data_reg[5][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[5][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    fir_filter_i4/p_data_reg[6][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y10   fir_filter_i4/p_data_reg[6][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y9    fir_filter_i4/p_data_reg[6][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[6][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   fir_filter_i4/p_data_reg[6][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.597ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -2.374ns,  Total Violation      -24.269ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.405ns (23.186%)  route 1.340ns (76.814%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 11.386 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.856     1.745    dds_sine_i3/start_phase[31]
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559    11.386    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[23]/C
                         clock pessimism              0.000    11.386    
                         clock uncertainty           -0.025    11.361    
    SLICE_X9Y18          FDCE (Setup_fdce_C_D)       -0.019    11.342    dds_sine_i3/r_start_phase_reg[23]
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.405ns (23.114%)  route 1.346ns (76.886%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 11.387 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.862     1.750    dds_sine_i3/start_phase[31]
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560    11.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[28]/C
                         clock pessimism              0.000    11.387    
                         clock uncertainty           -0.025    11.362    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)       -0.014    11.348    dds_sine_i3/r_start_phase_reg[28]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.405ns (24.081%)  route 1.275ns (75.919%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 11.387 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.792     1.680    dds_sine_i3/start_phase[31]
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560    11.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[25]/C
                         clock pessimism              0.000    11.387    
                         clock uncertainty           -0.025    11.362    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)       -0.019    11.343    dds_sine_i3/r_start_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.405ns (24.158%)  route 1.270ns (75.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 11.386 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.786     1.675    dds_sine_i3/start_phase[31]
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559    11.386    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000    11.386    
                         clock uncertainty           -0.025    11.361    
    SLICE_X9Y18          FDCE (Setup_fdce_C_D)       -0.014    11.347    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.405ns (25.132%)  route 1.205ns (74.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 11.387 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.721     1.610    dds_sine_i3/start_phase[31]
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560    11.387    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000    11.387    
                         clock uncertainty           -0.025    11.362    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)       -0.014    11.348    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.405ns (25.202%)  route 1.201ns (74.798%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 11.388 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.717     1.605    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.561    11.388    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    11.388    
                         clock uncertainty           -0.025    11.363    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)       -0.019    11.344    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.405ns (25.221%)  route 1.199ns (74.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 11.389 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.716     1.604    dds_sine_i3/start_phase[31]
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562    11.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000    11.389    
                         clock uncertainty           -0.025    11.364    
    SLICE_X9Y14          FDCE (Setup_fdce_C_D)       -0.014    11.350    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.783ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.405ns (25.780%)  route 1.165ns (74.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.681     1.569    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588    11.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000    11.415    
                         clock uncertainty           -0.025    11.390    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.038    11.352    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.405ns (26.356%)  route 1.130ns (73.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 11.388 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.647     1.535    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.561    11.388    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000    11.388    
                         clock uncertainty           -0.025    11.363    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)       -0.014    11.349    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.853ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.405ns (26.988%)  route 1.094ns (73.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 11.415 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.832    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.056     0.888 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.611     1.499    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588    11.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000    11.415    
                         clock uncertainty           -0.025    11.390    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)       -0.038    11.352    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  9.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.374ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.903ns (36.431%)  route 1.576ns (63.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.738     2.479    dds_sine_i3/start_phase[31]
    SLICE_X3Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.630     4.636    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.025     4.661    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.192     4.853    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.288ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.903ns (34.560%)  route 1.710ns (65.440%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          0.872     2.613    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.025     4.658    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.243     4.901    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.901    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                 -2.288    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.903ns (32.587%)  route 1.868ns (67.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.030     2.771    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.025     4.658    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.232     4.890    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.890    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -1.974ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.903ns (30.826%)  route 2.027ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.189     2.930    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.025     4.658    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.246     4.904    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.940ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.903ns (31.759%)  route 1.941ns (68.241%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.103     2.844    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.561     4.567    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[30]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.025     4.592    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.192     4.784    dds_sine_i3/r_start_phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.823ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.903ns (30.472%)  route 2.061ns (69.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.223     2.964    dds_sine_i3/start_phase[31]
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.564     4.570    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  dds_sine_i3/r_start_phase_reg[19]/C
                         clock pessimism              0.000     4.570    
                         clock uncertainty            0.025     4.595    
    SLICE_X9Y14          FDCE (Hold_fdce_C_D)         0.192     4.787    dds_sine_i3/r_start_phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.816ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.903ns (29.246%)  route 2.185ns (70.754%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.347     3.088    dds_sine_i3/start_phase[31]
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.025     4.658    
    SLICE_X6Y16          FDCE (Hold_fdce_C_D)         0.246     4.904    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.812ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.903ns (30.393%)  route 2.068ns (69.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.230     2.971    dds_sine_i3/start_phase[31]
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.560     4.566    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  dds_sine_i3/r_start_phase_reg[24]/C
                         clock pessimism              0.000     4.566    
                         clock uncertainty            0.025     4.591    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.192     4.783    dds_sine_i3/r_start_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.783    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                 -1.812    

Slack (VIOLATED) :        -1.770ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.903ns (30.084%)  route 2.099ns (69.916%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.261     3.002    dds_sine_i3/start_phase[31]
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.561     4.567    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     4.567    
                         clock uncertainty            0.025     4.592    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.180     4.772    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.772    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.692ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.903ns (29.234%)  route 2.186ns (70.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           0.838     1.641    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.100     1.741 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=13, routed)          1.348     3.089    dds_sine_i3/start_phase[31]
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558     4.564    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  dds_sine_i3/r_start_phase_reg[22]/C
                         clock pessimism              0.000     4.564    
                         clock uncertainty            0.025     4.589    
    SLICE_X9Y18          FDCE (Hold_fdce_C_D)         0.192     4.781    dds_sine_i3/r_start_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.781    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                 -1.692    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            4  Failing Endpoints,  Worst Slack       -0.011ns,  Total Violation       -0.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 3.063ns (56.504%)  route 2.358ns (43.496%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.358     7.378    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.986 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.986    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.063ns (56.495%)  route 2.358ns (43.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.358     7.378    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.985 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.985    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 3.054ns (56.368%)  route 2.364ns (43.632%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.558     4.564    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.020 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.364     7.384    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.981 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.981    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 3.070ns (56.696%)  route 2.345ns (43.304%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.345     7.364    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.978 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.978    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 3.068ns (57.047%)  route 2.310ns (42.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.310     7.329    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.940 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.940    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 3.065ns (57.137%)  route 2.299ns (42.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.556     4.562    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.299     7.317    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.926 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.926    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 3.055ns (58.040%)  route 2.208ns (41.960%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.208     7.227    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.826 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.826    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 3.057ns (58.446%)  route 2.173ns (41.554%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.556     4.562    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.173     7.191    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.792 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.792    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 3.052ns (58.464%)  route 2.169ns (41.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.557     4.563    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     5.019 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.169     7.187    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.784 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.784    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.056ns (58.668%)  route 2.153ns (41.332%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.556     4.562    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.456     5.018 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.153     7.171    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.771 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.771    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.926ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.400%)  route 0.286ns (18.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.951 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.951    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.979ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.265ns (79.469%)  route 0.327ns (20.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.880    lopt_6
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.004 r  sine_in_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    sine_in[2]
    P18                                                               r  sine_in[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 1.247ns (78.245%)  route 0.347ns (21.755%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.901    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.007 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.007    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.996ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 1.248ns (77.551%)  route 0.361ns (22.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.361     1.914    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.021 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.021    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.048ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 1.244ns (74.922%)  route 0.416ns (25.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.416     1.970    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.073 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.073    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.052ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 1.270ns (76.338%)  route 0.394ns (23.662%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.394     1.948    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.077 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.077    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.053ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 1.254ns (75.089%)  route 0.416ns (24.911%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.416     1.966    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     3.078 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.078    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 1.254ns (75.084%)  route 0.416ns (24.916%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.416     1.966    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     3.080 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.080    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  3.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.677ns,  Total Violation        0.000ns
Hold  :          177  Failing Endpoints,  Worst Slack       -1.796ns,  Total Violation     -129.983ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.058ns (17.386%)  route 5.028ns (82.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.816     6.087    fir_filter_i4/rstb
    SLICE_X11Y30         FDCE                                         f  fir_filter_i4/r_coeff_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/r_coeff_reg[1][2]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/r_coeff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.058ns (17.386%)  route 5.028ns (82.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.816     6.087    fir_filter_i4/rstb
    SLICE_X11Y30         FDCE                                         f  fir_filter_i4/r_coeff_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  fir_filter_i4/r_coeff_reg[1][3]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/r_coeff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.058ns (17.791%)  route 4.890ns (82.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.678     5.948    fir_filter_i4/rstb
    SLICE_X11Y29         FDCE                                         f  fir_filter_i4/p_data_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.440    14.204    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y29         FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/C
                         clock pessimism              0.000    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405    13.764    fir_filter_i4/p_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.058ns (18.280%)  route 4.731ns (81.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.519     5.789    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X8Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.436    14.200    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    13.846    dds_sine_i3/o_sine_reg[11]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.058ns (18.280%)  route 4.731ns (81.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.519     5.789    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X8Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.436    14.200    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[12]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    13.846    dds_sine_i3/o_sine_reg[12]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.058ns (18.280%)  route 4.731ns (81.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.519     5.789    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X8Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.436    14.200    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    13.846    dds_sine_i3/o_sine_reg[9]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.058ns (18.700%)  route 4.601ns (81.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.389     5.659    fir_filter_i4/rstb
    SLICE_X11Y27         FDCE                                         f  fir_filter_i4/p_data_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.437    14.201    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][11]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.761    fir_filter_i4/p_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.058ns (18.700%)  route 4.601ns (81.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.389     5.659    fir_filter_i4/rstb
    SLICE_X11Y27         FDCE                                         f  fir_filter_i4/p_data_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.437    14.201    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][12]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.761    fir_filter_i4/p_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.058ns (18.700%)  route 4.601ns (81.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.389     5.659    fir_filter_i4/rstb
    SLICE_X11Y27         FDCE                                         f  fir_filter_i4/p_data_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.437    14.201    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.761    fir_filter_i4/p_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.058ns (18.700%)  route 4.601ns (81.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.146    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     2.270 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         3.389     5.659    fir_filter_i4/rstb
    SLICE_X10Y27         FDCE                                         f  fir_filter_i4/p_data_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.437    14.201    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism              0.000    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X10Y27         FDCE (Recov_fdce_C_CLR)     -0.319    13.847    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  8.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.796ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.901ns (33.746%)  route 1.769ns (66.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         0.746     2.670    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y13          FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.633     4.639    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y13          FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     4.639    
                         clock uncertainty            0.035     4.674    
    SLICE_X0Y13          FDPE (Remov_fdpe_C_PRE)     -0.208     4.466    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                 -1.796    

Slack (VIOLATED) :        -1.487ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.901ns (30.271%)  route 2.075ns (69.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.052     2.976    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X3Y16          FDCE                                         f  dds_sine_i3/r_start_phase_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.630     4.636    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[21]/C
                         clock pessimism              0.000     4.636    
                         clock uncertainty            0.035     4.671    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.463    dds_sine_i3/r_start_phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.460ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.901ns (30.064%)  route 2.096ns (69.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.073     2.997    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624     4.630    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                         clock pessimism              0.000     4.630    
                         clock uncertainty            0.035     4.665    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.208     4.457    dds_sine_i3/o_sine_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.457    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.460ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.901ns (30.064%)  route 2.096ns (69.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.073     2.997    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624     4.630    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[2]_lopt_replica/C
                         clock pessimism              0.000     4.630    
                         clock uncertainty            0.035     4.665    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.208     4.457    dds_sine_i3/o_sine_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.457    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.460ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.901ns (30.064%)  route 2.096ns (69.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.073     2.997    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X0Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624     4.630    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                         clock pessimism              0.000     4.630    
                         clock uncertainty            0.035     4.665    
    SLICE_X0Y21          FDCE (Remov_fdce_C_CLR)     -0.208     4.457    dds_sine_i3/o_sine_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -4.457    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.401ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.901ns (28.951%)  route 2.211ns (71.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.188     3.112    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_start_phase_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[20]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.035     4.668    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.155     4.513    dds_sine_i3/r_start_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.401ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.901ns (28.951%)  route 2.211ns (71.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.188     3.112    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_start_phase_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[26]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.035     4.668    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.155     4.513    dds_sine_i3/r_start_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.401ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.901ns (28.951%)  route 2.211ns (71.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.188     3.112    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_start_phase_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[27]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.035     4.668    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.155     4.513    dds_sine_i3/r_start_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.401ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.901ns (28.951%)  route 2.211ns (71.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.188     3.112    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X6Y16          FDCE                                         f  dds_sine_i3/r_start_phase_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  dds_sine_i3/r_start_phase_reg[29]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.035     4.668    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.155     4.513    dds_sine_i3/r_start_phase_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.386ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.901ns (29.311%)  route 2.173ns (70.689%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.801     0.801 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.824    fir_filter_i4/rstb_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.100     1.924 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=205, routed)         1.150     3.074    dds_sine_i3/r_nco_reg[19]_0
    SLICE_X4Y16          FDCE                                         f  dds_sine_i3/r_nco_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.627     4.633    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  dds_sine_i3/r_nco_reg[21]/C
                         clock pessimism              0.000     4.633    
                         clock uncertainty            0.035     4.668    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.460    dds_sine_i3/r_nco_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.460    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                 -1.386    





