$date
	Sun Oct 23 09:42:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#454632
b10111 !
1"
#454634
b10111 &
b10111 %
1$
#454635
0"
#454638
b1000110 &
b1000110 %
#454642
b100011 &
b100011 %
#454646
b1101010 &
b1101010 %
#454650
b110101 &
b110101 %
#454654
b10100000 &
b10100000 %
#454658
b1010000 &
b1010000 %
#454662
b101000 &
b101000 %
#454666
b10100 &
b10100 %
#454670
b1010 &
b1010 %
#454674
b101 &
b101 %
#454678
b10000 &
b10000 %
#454682
b1000 &
b1000 %
#454686
b100 &
b100 %
#454690
b10 &
b10 %
#454694
b1 &
1#
b1 %
#454698
b0 &
b0 %
0#
0$
#1445594
b1 &
b1 %
1$
b1 !
1"
#1445595
0"
#1445598
1#
#1445602
b0 &
b0 %
0#
0$
#2483726
b101 &
b101 %
1$
b101 !
1"
#2483727
0"
#2483730
b10000 &
b10000 %
#2483734
b1000 &
b1000 %
#2483738
b100 &
b100 %
#2483742
b10 &
b10 %
#2483746
b1 &
b1 %
1#
#2483750
b0 &
0#
b0 %
0$
#4500012
