<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p286" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_286{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_286{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_286{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_286{left:69px;bottom:1088px;letter-spacing:-0.14px;}
#t5_286{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_286{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t7_286{left:69px;bottom:1046px;letter-spacing:-0.14px;}
#t8_286{left:95px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_286{left:95px;bottom:1030px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#ta_286{left:69px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_286{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tc_286{left:501px;bottom:995px;}
#td_286{left:516px;bottom:988px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#te_286{left:69px;bottom:972px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#tf_286{left:69px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tg_286{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_286{left:69px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_286{left:69px;bottom:855px;letter-spacing:0.13px;}
#tj_286{left:151px;bottom:855px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_286{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tl_286{left:69px;bottom:814px;letter-spacing:-0.18px;word-spacing:-1.25px;}
#tm_286{left:69px;bottom:797px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tn_286{left:69px;bottom:773px;letter-spacing:-0.14px;}
#to_286{left:95px;bottom:773px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tp_286{left:69px;bottom:749px;letter-spacing:-0.13px;}
#tq_286{left:95px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_286{left:69px;bottom:724px;letter-spacing:-0.14px;}
#ts_286{left:95px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tt_286{left:95px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tu_286{left:728px;bottom:714px;}
#tv_286{left:744px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tw_286{left:95px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_286{left:95px;bottom:674px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#ty_286{left:69px;bottom:649px;letter-spacing:-0.15px;}
#tz_286{left:95px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_286{left:95px;bottom:625px;}
#t11_286{left:121px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t12_286{left:121px;bottom:608px;letter-spacing:-0.14px;}
#t13_286{left:95px;bottom:584px;}
#t14_286{left:121px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_286{left:121px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t16_286{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_286{left:69px;bottom:525px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t18_286{left:69px;bottom:509px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_286{left:69px;bottom:450px;letter-spacing:0.13px;}
#t1a_286{left:151px;bottom:450px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1b_286{left:69px;bottom:426px;letter-spacing:-0.17px;word-spacing:-1.17px;}
#t1c_286{left:69px;bottom:409px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1d_286{left:69px;bottom:383px;}
#t1e_286{left:95px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_286{left:69px;bottom:360px;}
#t1g_286{left:95px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_286{left:69px;bottom:337px;}
#t1i_286{left:95px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_286{left:69px;bottom:314px;}
#t1k_286{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_286{left:69px;bottom:291px;}
#t1m_286{left:95px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1n_286{left:95px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1o_286{left:69px;bottom:252px;}
#t1p_286{left:95px;bottom:255px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1q_286{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_286{left:226px;bottom:221px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1s_286{left:312px;bottom:221px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1t_286{left:207px;bottom:199px;letter-spacing:-0.13px;}
#t1u_286{left:426px;bottom:199px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_286{left:696px;bottom:199px;letter-spacing:-0.12px;}
#t1w_286{left:78px;bottom:174px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1x_286{left:471px;bottom:174px;letter-spacing:-0.13px;}
#t1y_286{left:574px;bottom:174px;letter-spacing:-0.14px;}
#t1z_286{left:78px;bottom:150px;letter-spacing:-0.16px;}
#t20_286{left:464px;bottom:150px;letter-spacing:-0.15px;}
#t21_286{left:574px;bottom:150px;letter-spacing:-0.13px;}

.s1_286{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_286{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_286{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_286{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_286{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_286{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_286{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_286{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s9_286{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts286" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg286Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg286" style="-webkit-user-select: none;"><object width="935" height="1210" data="286/286.svg" type="image/svg+xml" id="pdf286" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_286" class="t s1_286">11-20 </span><span id="t2_286" class="t s1_286">Vol. 1 </span>
<span id="t3_286" class="t s2_286">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_286" class="t s3_286">1. </span><span id="t5_286" class="t s3_286">Check that the processor supports the CPUID instruction. Bit 21 of the EFLAGS register can be used to check </span>
<span id="t6_286" class="t s3_286">processor’s support the CPUID instruction. </span>
<span id="t7_286" class="t s3_286">2. </span><span id="t8_286" class="t s3_286">Check that the processor supports Intel SSE and/or SSE2 (true if CPUID.01H:EDX.SSE[bit 25] = 1 and/or </span>
<span id="t9_286" class="t s3_286">CPUID.01H:EDX.SSE2[bit 26] = 1). </span>
<span id="ta_286" class="t s3_286">The operating system must provide system level support for handling SSE state, exceptions before an application </span>
<span id="tb_286" class="t s3_286">can use Intel SSE and/or Intel SSE2; see Chapter 14 in the Intel </span>
<span id="tc_286" class="t s4_286">® </span>
<span id="td_286" class="t s3_286">64 and IA-32 Architectures Software Developer’s </span>
<span id="te_286" class="t s3_286">Manual, Volume 3A. </span>
<span id="tf_286" class="t s3_286">If the processor attempts to execute an unsupported Intel SSE or SSE2 instruction, the processor will generate an </span>
<span id="tg_286" class="t s3_286">invalid-opcode exception (#UD). If an operating system did not provide adequate system level support for Intel </span>
<span id="th_286" class="t s3_286">SSE, executing an Intel SSE or SSE2 instructions can also generate #UD. </span>
<span id="ti_286" class="t s5_286">11.6.3 </span><span id="tj_286" class="t s5_286">Checking for the DAZ Flag in the MXCSR Register </span>
<span id="tk_286" class="t s3_286">The denormals-are-zero flag in the MXCSR register is available in most of the Pentium 4 processors and in the Intel </span>
<span id="tl_286" class="t s3_286">Xeon processor, with the exception of some early steppings. To check for the presence of the DAZ flag in the MXCSR </span>
<span id="tm_286" class="t s3_286">register, do the following: </span>
<span id="tn_286" class="t s3_286">1. </span><span id="to_286" class="t s3_286">Establish a 512-byte FXSAVE area in memory. </span>
<span id="tp_286" class="t s3_286">2. </span><span id="tq_286" class="t s3_286">Clear the FXSAVE area to all 0s. </span>
<span id="tr_286" class="t s3_286">3. </span><span id="ts_286" class="t s3_286">Execute the FXSAVE instruction, using the address of the first byte of the cleared FXSAVE area as a source </span>
<span id="tt_286" class="t s3_286">operand. See “FXSAVE—Save x87 FPU, MMX, SSE, and SSE2 State” in Chapter 3 of the Intel </span>
<span id="tu_286" class="t s4_286">® </span>
<span id="tv_286" class="t s3_286">64 and IA-32 </span>
<span id="tw_286" class="t s3_286">Architectures Software Developer’s Manual, Volume 2A, for a description of the FXSAVE instruction and the </span>
<span id="tx_286" class="t s3_286">layout of the FXSAVE image. </span>
<span id="ty_286" class="t s3_286">4. </span><span id="tz_286" class="t s3_286">Check the value in the MXCSR_MASK field in the FXSAVE image (bytes 28 through 31). </span>
<span id="t10_286" class="t s3_286">— </span><span id="t11_286" class="t s3_286">If the value of the MXCSR_MASK field is 00000000H, the DAZ flag and denormals-are-zero mode are not </span>
<span id="t12_286" class="t s3_286">supported. </span>
<span id="t13_286" class="t s3_286">— </span><span id="t14_286" class="t s3_286">If the value of the MXCSR_MASK field is non-zero and bit 6 is set, the DAZ flag and denormals-are-zero </span>
<span id="t15_286" class="t s3_286">mode are supported. </span>
<span id="t16_286" class="t s3_286">If the DAZ flag is not supported, then it is a reserved bit and attempting to write a 1 to it will cause a general- </span>
<span id="t17_286" class="t s3_286">protection exception (#GP). See Section 11.6.6, “Guidelines for Writing to the MXCSR Register,” for general guide- </span>
<span id="t18_286" class="t s3_286">lines for preventing general-protection exceptions when writing to the MXCSR register. </span>
<span id="t19_286" class="t s5_286">11.6.4 </span><span id="t1a_286" class="t s5_286">Initialization of Intel® SSE and SSE2 </span>
<span id="t1b_286" class="t s3_286">The SSE and SSE2 state is contained in the XMM and MXCSR registers. Upon a hardware reset of the processor, this </span>
<span id="t1c_286" class="t s3_286">state is initialized as follows (see Table 11-2): </span>
<span id="t1d_286" class="t s6_286">• </span><span id="t1e_286" class="t s3_286">All SIMD floating-point exceptions are masked (bits 7 through 12 of the MXCSR register is set to 1). </span>
<span id="t1f_286" class="t s6_286">• </span><span id="t1g_286" class="t s3_286">All SIMD floating-point exception flags are cleared (bits 0 through 5 of the MXCSR register is set to 0). </span>
<span id="t1h_286" class="t s6_286">• </span><span id="t1i_286" class="t s3_286">The rounding control is set to round-nearest (bits 13 and 14 of the MXCSR register are set to 00B). </span>
<span id="t1j_286" class="t s6_286">• </span><span id="t1k_286" class="t s3_286">The flush-to-zero mode is disabled (bit 15 of the MXCSR register is set to 0). </span>
<span id="t1l_286" class="t s6_286">• </span><span id="t1m_286" class="t s3_286">The denormals-are-zeros mode is disabled (bit 6 of the MXCSR register is set to 0). If the denormals-are-zeros </span>
<span id="t1n_286" class="t s3_286">mode is not supported, this bit is reserved and will be set to 0 on initialization. </span>
<span id="t1o_286" class="t s6_286">• </span><span id="t1p_286" class="t s3_286">Each of the XMM registers is cleared (set to all zeros). </span>
<span id="t1q_286" class="t s3_286">If the processor is reset by asserting the INIT# pin, the SSE and SSE2 state is not changed. </span>
<span id="t1r_286" class="t s7_286">Table 11-2. </span><span id="t1s_286" class="t s7_286">SSE and SSE2 State Following a Power-up/Reset or INIT </span>
<span id="t1t_286" class="t s8_286">Registers </span><span id="t1u_286" class="t s8_286">Power-Up or Reset </span><span id="t1v_286" class="t s8_286">INIT </span>
<span id="t1w_286" class="t s9_286">XMM0 through XMM7 </span><span id="t1x_286" class="t s9_286">+0.0 </span><span id="t1y_286" class="t s9_286">Unchanged </span>
<span id="t1z_286" class="t s9_286">MXCSR </span><span id="t20_286" class="t s9_286">1F80H </span><span id="t21_286" class="t s9_286">Unchanged </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
