/*
 *  ARM helper functions for M-Profile Vector Extension (MVE)
 *
 *  Copyright (c) Antmicro
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#ifdef TARGET_PROTO_ARM_M

#include "cpu.h"
#include "helper.h"
#include "common.h"
#include "vec_common.h"
#include "softfloat-2.h"

#define DO_ADD(N, M) ((N) + (M))
#define DO_SUB(N, M) ((N) - (M))
#define DO_MUL(N, M) ((N) * (M))
#define DO_MAX(N, M) ((N) >= (M) ? (N) : (M))
#define DO_MIN(N, M) ((N) >= (M) ? (M) : (N))
#define DO_ABS(N)    ((N) < 0 ? -(N) : (N))
#define DO_NEG(N)    (-(N))
#define DO_EQ(N, M)  ((N) == (M))
#define DO_NE(N, M)  ((N) != (M))
#define DO_GE(N, M)  ((N) >= (M))
#define DO_LT(N, M)  ((N) < (M))
#define DO_GT(N, M)  ((N) > (M))
#define DO_LE(N, M)  ((N) <= (M))
#define DO_ABD(N, M) ((N) >= (M) ? (N) - (M) : (M) - (N))

static uint16_t mve_eci_mask(CPUState *env)
{
    /*
     * Return the mask of which elements in the MVE vector correspond
     * to beats being executed. The mask has 1 bits for executed lanes
     * and 0 bits where ECI says this beat was already executed.
     */
    uint32_t eci = env->condexec_bits;

    if((eci & 0xf) != 0) {
        return 0xffff;
    }

    switch(eci >> 4) {
        case ECI_NONE:
            return 0xffff;
        case ECI_A0:
            return 0xfff0;
        case ECI_A0A1:
            return 0xff00;
        case ECI_A0A1A2:
        case ECI_A0A1A2B0:
            return 0xf000;
        default:
            g_assert_not_reached();
    }
}

static uint16_t mve_element_mask(CPUState *env)
{
    /*
     * Return the mask of which elements in the MVE vector should be
     * updated. This is a combination of multiple things:
     *  (1) by default, we update every lane in the vector
     *  (2) VPT predication stores its state in the VPR register;
     *  (3) low-overhead-branch tail predication will mask out part
     *      the vector on the final iteration of the loop
     *  (4) if EPSR.ECI is set then we must execute only some beats
     *      of the insn
     * We combine all these into a 16-bit result with the same semantics
     * as VPR.P0: 0 to mask the lane, 1 if it is active.
     * 8-bit vector ops will look at all bits of the result;
     * 16-bit ops will look at bits 0, 2, 4, ...;
     * 32-bit ops will look at bits 0, 4, 8 and 12.
     * Compare pseudocode GetCurInstrBeat(), though that only returns
     * the 4-bit slice of the mask corresponding to a single beat.
     */
    uint16_t mask = FIELD_EX32(env->v7m.vpr, V7M_VPR, P0);

    if(!(env->v7m.vpr & __REGISTER_V7M_VPR_MASK01_MASK)) {
        mask |= 0xff;
    }
    if(!(env->v7m.vpr & __REGISTER_V7M_VPR_MASK23_MASK)) {
        mask |= 0xff00;
    }

    if(env->v7m.ltpsize < 4 && env->regs[14] <= (1 << (4 - env->v7m.ltpsize))) {
        /*
         * Tail predication active, and this is the last loop iteration.
         * The element size is (1 << ltpsize), and we only want to process
         * loopcount elements, so we want to retain the least significant
         * (loopcount * esize) predicate bits and zero out bits above that.
         */
        int masklen = env->regs[14] << env->v7m.ltpsize;
        assert(masklen <= 16);
        mask &= masklen ? MAKE_64BIT_MASK(0, masklen) : 0;
    }

    /*
     * ECI bits indicate which beats are already executed;
     * we handle this by effectively predicating them out.
     */
    mask &= mve_eci_mask(env);
    return mask;
}

static void mve_advance_vpt(CPUState *env)
{
    /* Advance the VPT and ECI state if necessary */
    uint32_t vpr = env->v7m.vpr;
    unsigned mask01, mask23;
    uint16_t inv_mask;
    uint16_t eci_mask = mve_eci_mask(env);

    if((env->condexec_bits & 0xf) == 0) {
        env->condexec_bits = (env->condexec_bits == (ECI_A0A1A2B0 << 4)) ? (ECI_A0 << 4) : (ECI_NONE << 4);
    }

    if(!(vpr & (__REGISTER_V7M_VPR_MASK01_MASK | __REGISTER_V7M_VPR_MASK23_MASK))) {
        /* VPT not enabled, nothing to do */
        return;
    }

    /* Invert P0 bits if needed, but only for beats we actually executed */
    mask01 = FIELD_EX32(vpr, V7M_VPR, MASK01);
    mask23 = FIELD_EX32(vpr, V7M_VPR, MASK23);
    /* Start by assuming we invert all bits corresponding to executed beats */
    inv_mask = eci_mask;
    if(mask01 <= 8) {
        /* MASK01 says don't invert low half of P0 */
        inv_mask &= ~0xff;
    }
    if(mask23 <= 8) {
        /* MASK23 says don't invert high half of P0 */
        inv_mask &= ~0xff00;
    }
    vpr ^= inv_mask;
    /* Only update MASK01 if beat 1 executed */
    if(eci_mask & 0xf0) {
        vpr = FIELD_DP32(vpr, V7M_VPR, MASK01, mask01 << 1);
    }
    /* Beat 3 always executes, so update MASK23 */
    vpr = FIELD_DP32(vpr, V7M_VPR, MASK23, mask23 << 1);
    env->v7m.vpr = vpr;
}

/*
 * The mergemask(D, R, M) macro performs the operation "*D = R" but
 * storing only the bytes which correspond to 1 bits in M,
 * leaving other bytes in *D unchanged. We use _Generic
 * to select the correct implementation based on the type of D.
 */

static void mergemask_ub(uint8_t *d, uint8_t r, uint16_t mask)
{
    if(mask & 1) {
        *d = r;
    }
}

static void mergemask_sb(int8_t *d, int8_t r, uint16_t mask)
{
    mergemask_ub((uint8_t *)d, r, mask);
}

static void mergemask_uh(uint16_t *d, uint16_t r, uint16_t mask)
{
    uint16_t bmask = expand_pred_b(mask);
    *d = (*d & ~bmask) | (r & bmask);
}

static void mergemask_sh(int16_t *d, int16_t r, uint16_t mask)
{
    mergemask_uh((uint16_t *)d, r, mask);
}

static void mergemask_uw(uint32_t *d, uint32_t r, uint16_t mask)
{
    uint32_t bmask = expand_pred_b(mask);
    *d = (*d & ~bmask) | (r & bmask);
}

static void mergemask_sw(int32_t *d, int32_t r, uint16_t mask)
{
    mergemask_uw((uint32_t *)d, r, mask);
}

static void mergemask_uq(uint64_t *d, uint64_t r, uint16_t mask)
{
    uint64_t bmask = expand_pred_b(mask);
    *d = (*d & ~bmask) | (r & bmask);
}

static void mergemask_sq(int64_t *d, int64_t r, uint16_t mask)
{
    mergemask_uq((uint64_t *)d, r, mask);
}

#define mergemask(D, R, M)        \
    _Generic(D,                   \
        uint8_t *: mergemask_ub,  \
        int8_t *: mergemask_sb,   \
        uint16_t *: mergemask_uh, \
        int16_t *: mergemask_sh,  \
        uint32_t *: mergemask_uw, \
        int32_t *: mergemask_sw,  \
        uint64_t *: mergemask_uq, \
        int64_t *: mergemask_sq)(D, R, M)

#define DO_2OP(OP, ESIZE, TYPE, FN)                                               \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)     \
    {                                                                             \
        TYPE *d = vd, *n = vn, *m = vm;                                           \
        uint16_t mask = mve_element_mask(env);                                    \
        unsigned int e;                                                           \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                         \
            mergemask(&d[H##ESIZE(e)], FN(n[H##ESIZE(e)], m[H##ESIZE(e)]), mask); \
        }                                                                         \
        mve_advance_vpt(env);                                                     \
    }

/* provide unsigned 2-op helpers for all sizes */
#define DO_2OP_U(OP, FN)           \
    DO_2OP(OP##b, 1, uint8_t, FN)  \
    DO_2OP(OP##h, 2, uint16_t, FN) \
    DO_2OP(OP##w, 4, uint32_t, FN)

/* provide signed 2-op helpers for all sizes */
#define DO_2OP_S(OP, FN)          \
    DO_2OP(OP##b, 1, int8_t, FN)  \
    DO_2OP(OP##h, 2, int16_t, FN) \
    DO_2OP(OP##w, 4, int32_t, FN)

DO_2OP_U(vadd, DO_ADD)
DO_2OP_U(vsub, DO_SUB)
DO_2OP_U(vmul, DO_MUL)
DO_2OP_S(vabds, DO_ABD)
DO_2OP_U(vabdu, DO_ABD)

#define DO_AND(N, M) ((N) & (M))
#define DO_BIC(N, M) ((N) & ~(M))
#define DO_ORR(N, M) ((N) | (M))
#define DO_ORN(N, M) ((N) | ~(M))
#define DO_EOR(N, M) ((N) ^ (M))

DO_2OP(vand, 8, uint64_t, DO_AND)
DO_2OP(vbic, 8, uint64_t, DO_BIC)
DO_2OP(vorr, 8, uint64_t, DO_ORR)
DO_2OP(vorn, 8, uint64_t, DO_ORN)
DO_2OP(veor, 8, uint64_t, DO_EOR)

static inline uint32_t do_vhadd_u(uint32_t n, uint32_t m)
{
    return ((uint64_t)n + m) >> 1;
}

static inline int32_t do_vhadd_s(int32_t n, int32_t m)
{
    return ((int64_t)n + m) >> 1;
}

static inline uint32_t do_vhsub_u(uint32_t n, uint32_t m)
{
    return ((uint64_t)n - m) >> 1;
}

static inline int32_t do_vhsub_s(int32_t n, int32_t m)
{
    return ((int64_t)n - m) >> 1;
}

DO_2OP_S(vhadds, do_vhadd_s)
DO_2OP_U(vhaddu, do_vhadd_u)
DO_2OP_S(vhsubs, do_vhsub_s)
DO_2OP_U(vhsubu, do_vhsub_u)

/*
 * Because the computation type is at least twice as large as required,
 * these work for both signed and unsigned source types.
 */
static inline uint8_t do_mulh_b(int32_t n, int32_t m)
{
    return (n * m) >> 8;
}

static inline uint16_t do_mulh_h(int32_t n, int32_t m)
{
    return (n * m) >> 16;
}

static inline uint32_t do_mulh_w(int64_t n, int64_t m)
{
    return (n * m) >> 32;
}

static inline uint8_t do_rmulh_b(int32_t n, int32_t m)
{
    return (n * m + (1U << 7)) >> 8;
}

static inline uint16_t do_rmulh_h(int32_t n, int32_t m)
{
    return (n * m + (1U << 15)) >> 16;
}

static inline uint32_t do_rmulh_w(int64_t n, int64_t m)
{
    return (n * m + (1U << 31)) >> 32;
}

DO_2OP(vmulhsb, 1, int8_t, do_mulh_b)
DO_2OP(vmulhsh, 2, int16_t, do_mulh_h)
DO_2OP(vmulhsw, 4, int32_t, do_mulh_w)
DO_2OP(vmulhub, 1, uint8_t, do_mulh_b)
DO_2OP(vmulhuh, 2, uint16_t, do_mulh_h)
DO_2OP(vmulhuw, 4, uint32_t, do_mulh_w)

DO_2OP(vrmulhsb, 1, int8_t, do_rmulh_b)
DO_2OP(vrmulhsh, 2, int16_t, do_rmulh_h)
DO_2OP(vrmulhsw, 4, int32_t, do_rmulh_w)
DO_2OP(vrmulhub, 1, uint8_t, do_rmulh_b)
DO_2OP(vrmulhuh, 2, uint16_t, do_rmulh_h)
DO_2OP(vrmulhuw, 4, uint32_t, do_rmulh_w)

#define DO_2OP_SCALAR(OP, ESIZE, TYPE, FN)                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, uint32_t rm) \
    {                                                                            \
        TYPE *d = vd, *n = vn;                                                   \
        TYPE m = rm;                                                             \
        uint16_t mask = mve_element_mask(env);                                   \
        unsigned int e;                                                          \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                        \
            mergemask(&d[H##ESIZE(e)], FN(n[H##ESIZE(e)], m), mask);             \
        }                                                                        \
        mve_advance_vpt(env);                                                    \
    }

#define DO_2OP_SAT_SCALAR(OP, ESIZE, TYPE, FN)                                   \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, uint32_t rm) \
    {                                                                            \
        TYPE *d = vd, *n = vn;                                                   \
        TYPE m = rm;                                                             \
        uint16_t mask = mve_element_mask(env);                                   \
        unsigned int e;                                                          \
        bool qc = false;                                                         \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                        \
            bool sat = false;                                                    \
            mergemask(&d[H##ESIZE(e)], FN(n[H##ESIZE(e)], m, &sat), mask);       \
            qc |= sat & mask & 1;                                                \
        }                                                                        \
        if(qc) {                                                                 \
            env->vfp.qc = qc;                                                    \
        }                                                                        \
        mve_advance_vpt(env);                                                    \
    }

/* provide unsigned 2-op scalar helpers for all sizes */
#define DO_2OP_SCALAR_U(OP, FN)           \
    DO_2OP_SCALAR(OP##b, 1, uint8_t, FN)  \
    DO_2OP_SCALAR(OP##h, 2, uint16_t, FN) \
    DO_2OP_SCALAR(OP##w, 4, uint32_t, FN)

/* provide signed 2-op scalar helpers for all sizes */
#define DO_2OP_SCALAR_S(OP, FN)          \
    DO_2OP_SCALAR(OP##b, 1, int8_t, FN)  \
    DO_2OP_SCALAR(OP##h, 2, int16_t, FN) \
    DO_2OP_SCALAR(OP##w, 4, int32_t, FN)

DO_2OP_SCALAR_U(vadd_scalar, DO_ADD)
DO_2OP_SCALAR_U(vsub_scalar, DO_SUB)
DO_2OP_SCALAR_U(vmul_scalar, DO_MUL)
DO_2OP_SCALAR_S(vhadds_scalar, do_vhadd_s)
DO_2OP_SCALAR_U(vhaddu_scalar, do_vhadd_u)
DO_2OP_SCALAR_S(vhsubs_scalar, do_vhsub_s)
DO_2OP_SCALAR_U(vhsubu_scalar, do_vhsub_u)

/*
 * Polynomial multiply. We can always do this generating 64 bits
 * of the result at a time, so we don't need to use DO_2OP_L.
 */
#define VMULLPH_MASK      0x00ff00ff00ff00ffULL
#define VMULLPW_MASK      0x0000ffff0000ffffULL
#define DO_VMULLPBH(N, M) pmull_h((N) & VMULLPH_MASK, (M) & VMULLPH_MASK)
#define DO_VMULLPTH(N, M) DO_VMULLPBH((N) >> 8, (M) >> 8)
#define DO_VMULLPBW(N, M) pmull_w((N) & VMULLPW_MASK, (M) & VMULLPW_MASK)
#define DO_VMULLPTW(N, M) DO_VMULLPBW((N) >> 16, (M) >> 16)

DO_2OP(vmullpbh, 8, uint64_t, DO_VMULLPBH)
DO_2OP(vmullpth, 8, uint64_t, DO_VMULLPTH)
DO_2OP(vmullpbw, 8, uint64_t, DO_VMULLPBW)
DO_2OP(vmullptw, 8, uint64_t, DO_VMULLPTW)

/* For loads, predicated lanes are zeroed instead of keeping their old values */
#define DO_VLDR(OP, MTYPE, MSIZE, ETYPE, ESIZE, LD_TYPE)                                                    \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, uint32_t addr)                                    \
    {                                                                                                       \
        ETYPE *d = vd;                                                                                      \
        uint16_t mask = mve_element_mask(env);                                                              \
        uint16_t eci_mask = mve_eci_mask(env);                                                              \
        unsigned int e;                                                                                     \
        /*                                                                                                  \
         * R_SXTM allows the dest reg to become UNKNOWN for abandoned                                       \
         * beats so we don't care if we update part of the dest and                                         \
         * then take an exception.                                                                          \
         */                                                                                                 \
        for(e = 0; e < (16 / ESIZE); e++) {                                                                 \
            if(eci_mask & 1) {                                                                              \
                if(mask & 1) {                                                                              \
                    /* MTYPE: Used to cast the softmmu return type to signed int if widening is expected */ \
                    /* ETYPE: Size after widening */                                                        \
                    MTYPE loaded = __inner_##LD_TYPE##_err_mmu(addr, cpu_mmu_index(env), NULL, GETPC());    \
                    ETYPE result = (ETYPE)loaded;                                                           \
                    d[e] = result;                                                                          \
                } else {                                                                                    \
                    d[e] = 0;                                                                               \
                }                                                                                           \
            }                                                                                               \
            addr += MSIZE;                                                                                  \
            mask >>= ESIZE;                                                                                 \
            eci_mask >>= ESIZE;                                                                             \
        }                                                                                                   \
        mve_advance_vpt(env);                                                                               \
    }

DO_VLDR(vldrb, uint8_t, 1, uint8_t, 1, ldb)
DO_VLDR(vldrh, uint16_t, 2, uint16_t, 2, ldw)
DO_VLDR(vldrw, uint32_t, 4, uint32_t, 4, ldl)

/* Widening loads, interpret as: load a byte to signed half-word */
DO_VLDR(vldrb_sh, int8_t, 1, int16_t, 2, ldb)
DO_VLDR(vldrb_sw, int8_t, 1, int32_t, 4, ldb)
DO_VLDR(vldrb_uh, uint8_t, 1, uint16_t, 2, ldb)
DO_VLDR(vldrb_uw, uint8_t, 1, uint32_t, 4, ldb)
DO_VLDR(vldrh_sw, int16_t, 2, int32_t, 4, ldw)
DO_VLDR(vldrh_uw, uint16_t, 2, uint32_t, 4, ldw)

#define DO_VSTR(OP, TYPE, MSIZE, ESIZE, ST_TYPE)                                  \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, uint32_t addr)          \
    {                                                                             \
        TYPE *d = vd;                                                             \
        uint16_t mask = mve_element_mask(env);                                    \
        unsigned int e;                                                           \
        for(e = 0; e < (16 / ESIZE); e++) {                                       \
            if(mask & 1) {                                                        \
                __inner_##ST_TYPE##_mmu(addr, d[e], cpu_mmu_index(env), GETPC()); \
            }                                                                     \
            addr += MSIZE;                                                        \
            mask >>= ESIZE;                                                       \
        }                                                                         \
        mve_advance_vpt(env);                                                     \
    }

DO_VSTR(vstrb, uint8_t, 1, 1, stb)
DO_VSTR(vstrh, uint16_t, 2, 2, stw)
DO_VSTR(vstrw, uint32_t, 4, 4, stl)

/* Narrowing stores, interpret as: store half-word in a byte */
DO_VSTR(vstrb_h, int16_t, 1, 2, stb)
DO_VSTR(vstrb_w, int32_t, 1, 4, stb)
DO_VSTR(vstrh_w, int32_t, 2, 4, stw)

#undef DO_VSTR
#undef DO_VLDR

#define DO_VLD4B(OP, O1, O2, O3, O4)                                          \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qnindx, TCGv_i32 base) \
    {                                                                         \
        TCGv_i32 data;                                                        \
        TCGv_i32 addr = tcg_temp_new_i32();                                   \
        uint16_t mask = mve_eci_mask(env);                                    \
        static const uint8_t off[4] = { O1, O2, O3, O4 };                     \
        uint32_t e, qn_offset, beat;                                          \
        for(beat = 0; beat < 4; beat++, mask >>= 4) {                         \
            if((mask & 1) == 0) {                                             \
                /* ECI says skip this beat */                                 \
                continue;                                                     \
            }                                                                 \
            tcg_gen_addi_i32(addr, base, off[beat] * 4);                      \
            data = gen_ld32(addr, context_to_mmu_index(s));                   \
            for(e = 0; e < 4; e++) {                                          \
                qn_offset = mve_qreg_lane_offset_b(qnindx + e, off[beat]);    \
                tcg_gen_st8_i32(data, cpu_env, qn_offset);                    \
                tcg_gen_shri_i32(data, data, 8);                              \
            }                                                                 \
            tcg_temp_free_i32(data);                                          \
        }                                                                     \
        tcg_temp_free_i32(addr);                                              \
    }

DO_VLD4B(vld40b, 0, 1, 10, 11)
DO_VLD4B(vld41b, 2, 3, 12, 13)
DO_VLD4B(vld42b, 4, 5, 14, 15)
DO_VLD4B(vld43b, 6, 7, 8, 9)

#define DO_VLD4H(OP, O1, O2)                                                  \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qnindx, TCGv_i32 base) \
    {                                                                         \
        TCGv_i32 data;                                                        \
        TCGv_i32 addr = tcg_temp_new_i32();                                   \
        uint16_t mask = mve_eci_mask(env);                                    \
        static const uint8_t off[4] = { O1, O1, O2, O2 };                     \
        uint32_t y, qn_offset, beat;                                          \
        /* y counts 0 2 0 2 */                                                \
        for(beat = 0, y = 0; beat < 4; beat++, mask >>= 4, y ^= 2) {          \
            if((mask & 1) == 0) {                                             \
                /* ECI says skip this beat */                                 \
                continue;                                                     \
            }                                                                 \
            tcg_gen_addi_i32(addr, base, off[beat] * 8 + (beat & 1) * 4);     \
            data = gen_ld32(addr, context_to_mmu_index(s));                   \
                                                                              \
            qn_offset = mve_qreg_lane_offset_h(qnindx + y, off[beat]);        \
            tcg_gen_st16_i32(data, cpu_env, qn_offset);                       \
                                                                              \
            tcg_gen_shri_i32(data, data, 16);                                 \
                                                                              \
            qn_offset = mve_qreg_lane_offset_h(qnindx + y + 1, off[beat]);    \
            tcg_gen_st16_i32(data, cpu_env, qn_offset);                       \
            tcg_temp_free_i32(data);                                          \
        }                                                                     \
        tcg_temp_free_i32(addr);                                              \
    }

DO_VLD4H(vld40h, 0, 5)
DO_VLD4H(vld41h, 1, 6)
DO_VLD4H(vld42h, 2, 7)
DO_VLD4H(vld43h, 3, 4)

#define DO_VLD4W(OP, O1, O2, O3, O4)                                          \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qnindx, TCGv_i32 base) \
    {                                                                         \
        TCGv_i32 data;                                                        \
        TCGv_i32 addr = tcg_temp_new_i32();                                   \
        uint16_t mask = mve_eci_mask(env);                                    \
        static const uint8_t off[4] = { O1, O2, O3, O4 };                     \
        uint32_t y, qn_offset, beat;                                          \
        for(beat = 0; beat < 4; beat++, mask >>= 4) {                         \
            if((mask & 1) == 0) {                                             \
                /* ECI says skip this beat */                                 \
                continue;                                                     \
            }                                                                 \
            tcg_gen_addi_i32(addr, base, off[beat] * 4);                      \
            data = gen_ld32(addr, context_to_mmu_index(s));                   \
            y = (beat + (O1 & 2)) & 3;                                        \
            qn_offset = mve_qreg_lane_offset_w(qnindx + y, off[beat] >> 2);   \
            tcg_gen_st_i32(data, cpu_env, qn_offset);                         \
            tcg_temp_free_i32(data);                                          \
        }                                                                     \
        tcg_temp_free_i32(addr);                                              \
    }

DO_VLD4W(vld40w, 0, 1, 10, 11)
DO_VLD4W(vld41w, 2, 3, 12, 13)
DO_VLD4W(vld42w, 4, 5, 14, 15)
DO_VLD4W(vld43w, 6, 7, 8, 9)

#undef DO_VLD4W
#undef DO_VLD4H
#undef DO_VLD4B

#define DO_VLD2B(OP, O1, O2, O3, O4)                                                   \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qdidx, TCGv_i32 base)           \
    {                                                                                  \
        uint16_t mask = mve_eci_mask(env);                                             \
        int mmu_idx = context_to_mmu_index(s);                                         \
        static const uint8_t off[4] = { O1, O2, O3, O4 };                              \
        TCGv_i32 addr = tcg_temp_local_new_i32();                                      \
        TCGv_i32 data = tcg_temp_local_new_i32();                                      \
        uint32_t qdoff;                                                                \
        for(int beat = 0; beat < 4; beat++, mask >>= 4) {                              \
            if((mask & 1) == 0) {                                                      \
                /* ECI says skip this beat */                                          \
                continue;                                                              \
            }                                                                          \
            tcg_gen_addi_i32(addr, base, off[beat] * 2);                               \
            tcg_gen_qemu_ld32u(data, addr, mmu_idx);                                   \
            for(int e = 0; e < 4; e++) {                                               \
                qdoff = mve_qreg_lane_offset_b(qdidx + (e & 1), off[beat] + (e >> 1)); \
                tcg_gen_st8_i32(data, cpu_env, qdoff);                                 \
                tcg_gen_shri_i32(data, data, 8);                                       \
            }                                                                          \
        }                                                                              \
        tcg_temp_free_i32(addr);                                                       \
        tcg_temp_free_i32(data);                                                       \
    }

#define DO_VLD2H(OP, O1, O2, O3, O4)                                         \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qdidx, TCGv_i32 base) \
    {                                                                        \
        uint16_t mask = mve_eci_mask(env);                                   \
        int mmu_idx = context_to_mmu_index(s);                               \
        static const uint8_t off[4] = { O1, O2, O3, O4 };                    \
        TCGv_i32 addr = tcg_temp_local_new_i32();                            \
        TCGv_i32 data = tcg_temp_local_new_i32();                            \
        uint32_t qdoff;                                                      \
        for(int beat = 0; beat < 4; beat++, mask >>= 4) {                    \
            if((mask & 1) == 0) {                                            \
                /* ECI says skip this beat */                                \
                continue;                                                    \
            }                                                                \
            tcg_gen_addi_i32(addr, base, off[beat] * 4);                     \
            tcg_gen_qemu_ld32u(data, addr, mmu_idx);                         \
            qdoff = mve_qreg_lane_offset_h(qdidx, off[beat]);                \
            tcg_gen_st16_i32(data, cpu_env, qdoff);                          \
            tcg_gen_shri_i32(data, data, 16);                                \
            qdoff = mve_qreg_lane_offset_h(qdidx + 1, off[beat]);            \
            tcg_gen_st16_i32(data, cpu_env, qdoff);                          \
        }                                                                    \
        tcg_temp_free_i32(addr);                                             \
        tcg_temp_free_i32(data);                                             \
    }

#define DO_VLD2W(OP, O1, O2, O3, O4)                                            \
    void glue(gen_mve_, OP)(DisasContext * s, uint32_t qdidx, TCGv_i32 base)    \
    {                                                                           \
        uint16_t mask = mve_eci_mask(env);                                      \
        int mmu_idx = context_to_mmu_index(s);                                  \
        static const uint8_t off[4] = { O1, O2, O3, O4 };                       \
        TCGv_i32 addr = tcg_temp_local_new_i32();                               \
        TCGv_i32 data = tcg_temp_local_new_i32();                               \
        uint32_t qdoff;                                                         \
        for(int beat = 0; beat < 4; beat++, mask >>= 4) {                       \
            if((mask & 1) == 0) {                                               \
                /* ECI says skip this beat */                                   \
                continue;                                                       \
            }                                                                   \
            tcg_gen_addi_i32(addr, base, off[beat]);                            \
            tcg_gen_qemu_ld32u(data, addr, mmu_idx);                            \
            qdoff = mve_qreg_lane_offset_w(qdidx + (beat & 1), off[beat] >> 3); \
            tcg_gen_st_i32(data, cpu_env, qdoff);                               \
        }                                                                       \
        tcg_temp_free_i32(addr);                                                \
        tcg_temp_free_i32(data);                                                \
    }

DO_VLD2B(vld20b, 0, 2, 12, 14)
DO_VLD2B(vld21b, 4, 6, 8, 10)

DO_VLD2H(vld20h, 0, 1, 6, 7)
DO_VLD2H(vld21h, 2, 3, 4, 5)

DO_VLD2W(vld20w, 0, 4, 24, 28)
DO_VLD2W(vld21w, 8, 12, 16, 20)

#undef DO_VLD2W
#undef DO_VLD2H
#undef DO_VLD2B

#define DO_2OP_FP_SCALAR(OP, ESIZE, TYPE, FN)                                    \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, uint32_t rm) \
    {                                                                            \
        TYPE *d = vd, *n = vn;                                                   \
        TYPE r, m = rm;                                                          \
        uint16_t mask = mve_element_mask(env);                                   \
        unsigned int e;                                                          \
        float_status *fpst;                                                      \
        float_status scratch_fpst;                                               \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                        \
            if((mask & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                        \
                continue;                                                        \
            }                                                                    \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status;   \
            if(!(mask & 1)) {                                                    \
                /* We need the result but without updating flags */              \
                scratch_fpst = *fpst;                                            \
                fpst = &scratch_fpst;                                            \
            }                                                                    \
            r = FN(n[e], m, fpst);                                               \
            mergemask(&d[e], r, mask);                                           \
        }                                                                        \
        mve_advance_vpt(env);                                                    \
    }

DO_2OP_FP_SCALAR(vfadd_scalars, 4, float32, float32_add)
DO_2OP_FP_SCALAR(vfsub_scalars, 4, float32, float32_sub)
DO_2OP_FP_SCALAR(vfmul_scalars, 4, float32, float32_mul)

#define DO_2OP_FP(OP, ESIZE, TYPE, FN)                                                           \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)                    \
    {                                                                                            \
        TYPE *d = vd, *n = vn, *m = vm;                                                          \
        TYPE r;                                                                                  \
        uint16_t mask = mve_element_mask(env);                                                   \
        unsigned int e;                                                                          \
        float_status *fpst;                                                                      \
        float_status scratch_fpst;                                                               \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                                        \
            if((mask & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                                        \
                continue;                                                                        \
            }                                                                                    \
            fpst = ESIZE == 2 ? &env->vfp.standard_fp_status_f16 : &env->vfp.standard_fp_status; \
            if(!(mask & 1)) {                                                                    \
                /* We need the result but without updating flags */                              \
                scratch_fpst = *fpst;                                                            \
                fpst = &scratch_fpst;                                                            \
            }                                                                                    \
            r = FN(n[e], m[e], fpst);                                                            \
            mergemask(&d[e], r, mask);                                                           \
        }                                                                                        \
        mve_advance_vpt(env);                                                                    \
    }

DO_2OP_FP(vfadds, 4, float32, float32_add)
DO_2OP_FP(vfsubs, 4, float32, float32_sub)
DO_2OP_FP(vfmuls, 4, float32, float32_mul)
DO_2OP_FP(vmaxnms, 4, float32, float32_maxnum)
DO_2OP_FP(vminnms, 4, float32, float32_minnum)

static inline float32 float32_maxnuma(float32 a, float32 b, float_status *s)
{
    return float32_maxnum(float32_abs(a), float32_abs(b), s);
}

static inline float32 float32_minnuma(float32 a, float32 b, float_status *s)
{
    return float32_minnum(float32_abs(a), float32_abs(b), s);
}

DO_2OP_FP(vmaxnmas, 4, float32, float32_maxnuma)
DO_2OP_FP(vminnmas, 4, float32, float32_minnuma)

static inline float32 float32_abd(float32 a, float32 b, float_status *s)
{
    return float32_abs(float32_sub(a, b, s));
}

DO_2OP_FP(vfabds, 4, float32, float32_abd)

#define DO_2OP_FP_ACC_SCALAR(OP, ESIZE, TYPE, FN)                                \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, uint32_t rm) \
    {                                                                            \
        TYPE *d = vd, *n = vn;                                                   \
        TYPE r, m = rm;                                                          \
        uint16_t mask = mve_element_mask(env);                                   \
        unsigned int e;                                                          \
        float_status *fpst;                                                      \
        float_status scratch_fpst;                                               \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                        \
            if((mask & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                        \
                continue;                                                        \
            }                                                                    \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status;   \
            if(!(mask & 1)) {                                                    \
                /* We need the result but without updating flags */              \
                scratch_fpst = *fpst;                                            \
                fpst = &scratch_fpst;                                            \
            }                                                                    \
            r = FN(n[e], m, d[e], 0, fpst);                                      \
            mergemask(&d[e], r, mask);                                           \
        }                                                                        \
        mve_advance_vpt(env);                                                    \
    }

/* VFMAS is vector * vector + scalar, so swap op2 and op3 */
#define DO_VFMAS_SCALARS(N, M, D, F, S) float32_muladd(N, D, M, F, S)

DO_2OP_FP_ACC_SCALAR(vfma_scalars, 4, float32, float32_muladd)
DO_2OP_FP_ACC_SCALAR(vfmas_scalars, 4, float32, DO_VFMAS_SCALARS)

#undef DO_2OP_FP_ACC_SCALAR
#undef DO_VFMAS_SCALARS
#undef DO_2OP_FP

void HELPER(mve_vdup)(CPUState *env, void *vd, uint32_t val)
{
    /*
     * The generated code already replicated an 8 or 16 bit constant
     * into the 32-bit value, so we only need to write the 32-bit
     * value to all elements of the Qreg, allowing for predication.
     */
    uint32_t *d = vd;
    uint16_t mask = mve_element_mask(env);
    unsigned int e;
    for(e = 0; e < 16 / 4; e++, mask >>= 4) {
        mergemask(&d[e], val, mask);
    }
    mve_advance_vpt(env);
}

/*
 * VCTP: P0 unexecuted bits unchanged, predicated bits zeroed,
 * otherwise set according to value of Rn. The calculation of
 * newmask here works in the same way as the calculation of the
 * ltpmask in mve_element_mask(), but we have pre-calculated
 * the masklen in the generated code.
 */
void HELPER(mve_vctp)(CPUState *env, uint32_t masklen)
{
    uint16_t mask = mve_element_mask(env);
    uint16_t eci_mask = mve_eci_mask(env);
    uint16_t newmask;

    assert(masklen <= 16);
    newmask = masklen ? MAKE_64BIT_MASK(0, masklen) : 0;
    newmask &= mask;
    env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (newmask & eci_mask);
    mve_advance_vpt(env);
}

void gen_mve_vpst(DisasContext *s, uint32_t mask)
{
    /*
     * Set the VPR mask fields. We take advantage of MASK01 and MASK23
     * being adjacent fields in the register.
     *
     * Updating the masks is not predicated, but it is subject to beat-wise
     * execution, and the mask is updated on the odd-numbered beats.
     * So if PSR.ECI says we should skip beat 1, we mustn't update the
     * 01 mask field.
     */
    TCGv_i32 vpr = load_cpu_field(v7m.vpr);
    TCGv_i32 m = tcg_temp_new_i32();

    switch(s->eci) {
        case ECI_NONE:
        case ECI_A0:
            tcg_gen_movi_i32(m, mask | (mask << 4));
            tcg_gen_deposit_i32(vpr, vpr, m, __REGISTER_V7M_VPR_MASK01_START,
                                __REGISTER_V7M_VPR_MASK01_WIDTH + __REGISTER_V7M_VPR_MASK23_WIDTH);
            break;
        case ECI_A0A1:
        case ECI_A0A1A2:
        case ECI_A0A1A2B0:
            /* Update only the 23 mask field */
            tcg_gen_movi_i32(m, mask);
            tcg_gen_deposit_i32(vpr, vpr, m, __REGISTER_V7M_VPR_MASK23_START, __REGISTER_V7M_VPR_MASK23_WIDTH);
            break;
        default:
            g_assert_not_reached();
    }
    tcg_temp_free_i32(m);
    store_cpu_field(vpr, v7m.vpr);
}

/* FP compares; note that all comparisons signal InvalidOp for QNaNs */
#define DO_VCMP_FP(OP, ESIZE, TYPE, FN)                                              \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vn, void *vm)                  \
    {                                                                                \
        TYPE *n = vn, *m = vm;                                                       \
        uint16_t mask = mve_element_mask(env);                                       \
        uint16_t eci_mask = mve_eci_mask(env);                                       \
        uint16_t beatpred = 0;                                                       \
        uint16_t emask = MAKE_64BIT_MASK(0, ESIZE);                                  \
        unsigned int e;                                                              \
        float_status *fpst;                                                          \
        float_status scratch_fpst;                                                   \
        bool r;                                                                      \
        for(e = 0; e < 16 / ESIZE; e++, emask <<= ESIZE) {                           \
            if((mask & emask) == 0) {                                                \
                continue;                                                            \
            }                                                                        \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status;       \
            if(!(mask & (1 << (e * ESIZE)))) {                                       \
                /* We need the result but without updating flags */                  \
                scratch_fpst = *fpst;                                                \
                fpst = &scratch_fpst;                                                \
            }                                                                        \
            r = FN(n[e], m[e], fpst);                                                \
            /* Comparison sets 0/1 bits for each byte in the element */              \
            beatpred |= r * emask;                                                   \
        }                                                                            \
        beatpred &= mask;                                                            \
        env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (beatpred & eci_mask); \
        mve_advance_vpt(env);                                                        \
    }

#define DO_VCMP_FP_SCALAR(OP, ESIZE, TYPE, FN)                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vn, uint32_t rm)               \
    {                                                                                \
        TYPE *n = vn;                                                                \
        uint16_t mask = mve_element_mask(env);                                       \
        uint16_t eci_mask = mve_eci_mask(env);                                       \
        uint16_t beatpred = 0;                                                       \
        uint16_t emask = MAKE_64BIT_MASK(0, ESIZE);                                  \
        unsigned int e;                                                              \
        float_status *fpst;                                                          \
        float_status scratch_fpst;                                                   \
        bool r;                                                                      \
        for(e = 0; e < 16 / ESIZE; e++, emask <<= ESIZE) {                           \
            if((mask & emask) == 0) {                                                \
                continue;                                                            \
            }                                                                        \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status;       \
            if(!(mask & (1 << (e * ESIZE)))) {                                       \
                /* We need the result but without updating flags */                  \
                scratch_fpst = *fpst;                                                \
                fpst = &scratch_fpst;                                                \
            }                                                                        \
            r = FN(n[e], (float32)rm, fpst);                                         \
            /* Comparison sets 0/1 bits for each byte in the element */              \
            beatpred |= r * emask;                                                   \
        }                                                                            \
        beatpred &= mask;                                                            \
        env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (beatpred & eci_mask); \
                                                                                     \
        mve_advance_vpt(env);                                                        \
    }

#define DO_VCMP_FP_BOTH(VOP, SOP, ESIZE, TYPE, FN) \
    DO_VCMP_FP(VOP, ESIZE, TYPE, FN)               \
    DO_VCMP_FP_SCALAR(SOP, ESIZE, TYPE, FN)

/*
 * Vector comparison.
 * P0 bits for non-executed beats (where eci_mask is 0) are unchanged.
 * P0 bits for predicated lanes in executed beats (where mask is 0) are 0.
 * P0 bits otherwise are updated with the results of the comparisons.
 * We must also keep unchanged the MASK fields at the top of v7m.vpr.
 */
#define DO_VCMP(OP, ESIZE, TYPE, FN)                                                 \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vn, void *vm)                  \
    {                                                                                \
        TYPE *n = vn, *m = vm;                                                       \
        uint16_t mask = mve_element_mask(env);                                       \
        uint16_t eci_mask = mve_eci_mask(env);                                       \
        uint16_t beatpred = 0;                                                       \
        uint16_t emask = MAKE_64BIT_MASK(0, ESIZE);                                  \
        unsigned e;                                                                  \
        for(e = 0; e < 16 / ESIZE; e++) {                                            \
            bool r = FN(n[H##ESIZE(e)], m[H##ESIZE(e)]);                             \
            /* Comparison sets 0/1 bits for each byte in the element */              \
            beatpred |= r * emask;                                                   \
            emask <<= ESIZE;                                                         \
        }                                                                            \
        beatpred &= mask;                                                            \
        env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (beatpred & eci_mask); \
        mve_advance_vpt(env);                                                        \
    }

#define DO_VCMP_SCALAR(OP, ESIZE, TYPE, FN)                                          \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vn, uint32_t rm)               \
    {                                                                                \
        TYPE *n = vn;                                                                \
        uint16_t mask = mve_element_mask(env);                                       \
        uint16_t eci_mask = mve_eci_mask(env);                                       \
        uint16_t beatpred = 0;                                                       \
        uint16_t emask = MAKE_64BIT_MASK(0, ESIZE);                                  \
        unsigned e;                                                                  \
        for(e = 0; e < 16 / ESIZE; e++) {                                            \
            bool r = FN(n[H##ESIZE(e)], (TYPE)rm);                                   \
            /* Comparison sets 0/1 bits for each byte in the element */              \
            beatpred |= r * emask;                                                   \
            emask <<= ESIZE;                                                         \
        }                                                                            \
        beatpred &= mask;                                                            \
        env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (beatpred & eci_mask); \
        mve_advance_vpt(env);                                                        \
    }

#define DO_VCMP_S(OP, FN)                        \
    DO_VCMP(OP##b, 1, int8_t, FN)                \
    DO_VCMP(OP##h, 2, int16_t, FN)               \
    DO_VCMP(OP##w, 4, int32_t, FN)               \
    DO_VCMP_SCALAR(OP##_scalarb, 1, int8_t, FN)  \
    DO_VCMP_SCALAR(OP##_scalarh, 2, int16_t, FN) \
    DO_VCMP_SCALAR(OP##_scalarw, 4, int32_t, FN)

#define DO_VCMP_U(OP, FN)                         \
    DO_VCMP(OP##b, 1, uint8_t, FN)                \
    DO_VCMP(OP##h, 2, uint16_t, FN)               \
    DO_VCMP(OP##w, 4, uint32_t, FN)               \
    DO_VCMP_SCALAR(OP##_scalarb, 1, uint8_t, FN)  \
    DO_VCMP_SCALAR(OP##_scalarh, 2, uint16_t, FN) \
    DO_VCMP_SCALAR(OP##_scalarw, 4, uint32_t, FN)

DO_VCMP_U(vcmpeq, DO_EQ)
DO_VCMP_U(vcmpne, DO_NE)
DO_VCMP_U(vcmpcs, DO_GE)
DO_VCMP_U(vcmphi, DO_GT)
DO_VCMP_S(vcmpge, DO_GE)
DO_VCMP_S(vcmplt, DO_LT)
DO_VCMP_S(vcmpgt, DO_GT)
DO_VCMP_S(vcmple, DO_LE)

/*
 * Some care is needed here to get the correct result for the unordered case.
 * Architecturally EQ, GE and GT are defined to be false for unordered, but
 * the NE, LT and LE comparisons are defined as simple logical inverses of
 * EQ, GE and GT and so they must return true for unordered. The softfloat
 * comparison functions float*_{eq,le,lt} all return false for unordered.
 */
#define DO_GE16(X, Y, S) float16_le(Y, X, S)
#define DO_GE32(X, Y, S) float32_le(Y, X, S)
#define DO_GT16(X, Y, S) float16_lt(Y, X, S)
#define DO_GT32(X, Y, S) float32_lt(Y, X, S)

DO_VCMP_FP_BOTH(vfcmp_eqs, vfcmp_eq_scalars, 4, float32, float32_eq)
DO_VCMP_FP_BOTH(vfcmp_nes, vfcmp_ne_scalars, 4, float32, !float32_eq)
DO_VCMP_FP_BOTH(vfcmp_ges, vfcmp_ge_scalars, 4, float32, DO_GE32)
DO_VCMP_FP_BOTH(vfcmp_lts, vfcmp_lt_scalars, 4, float32, !DO_GE32)
DO_VCMP_FP_BOTH(vfcmp_gts, vfcmp_gt_scalars, 4, float32, DO_GT32)
DO_VCMP_FP_BOTH(vfcmp_les, vfcmp_le_scalars, 4, float32, !DO_GT32)

#undef DO_GT32
#undef DO_GT16
#undef DO_GE32
#undef DO_GE16
#undef DO_VCMP_FP_BOTH
#undef DO_VCMP_FP_SCALAR
#undef DO_VCMP_FP

#define DO_VIDUP(OP, ESIZE, TYPE, FN)                                                        \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vd, uint32_t offset, uint32_t imm) \
    {                                                                                        \
        TYPE *d = vd;                                                                        \
        uint16_t mask = mve_element_mask(env);                                               \
        unsigned int e;                                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                                    \
            mergemask(&d[e], offset, mask);                                                  \
            offset = FN(offset, imm);                                                        \
        }                                                                                    \
        mve_advance_vpt(env);                                                                \
        return offset;                                                                       \
    }

#define DO_VIWDUP(OP, ESIZE, TYPE, FN)                                                                      \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vd, uint32_t offset, uint32_t wrap, uint32_t imm) \
    {                                                                                                       \
        TYPE *d = vd;                                                                                       \
        uint16_t mask = mve_element_mask(env);                                                              \
        unsigned int e;                                                                                     \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                                                   \
            mergemask(&d[e], offset, mask);                                                                 \
            offset = FN(offset, wrap, imm);                                                                 \
        }                                                                                                   \
        mve_advance_vpt(env);                                                                               \
        return offset;                                                                                      \
    }

#define DO_VIDUP_ALL(OP, FN)        \
    DO_VIDUP(OP##b, 1, int8_t, FN)  \
    DO_VIDUP(OP##h, 2, int16_t, FN) \
    DO_VIDUP(OP##w, 4, int32_t, FN)

#define DO_VIWDUP_ALL(OP, FN)        \
    DO_VIWDUP(OP##b, 1, int8_t, FN)  \
    DO_VIWDUP(OP##h, 2, int16_t, FN) \
    DO_VIWDUP(OP##w, 4, int32_t, FN)

static uint32_t do_add_wrap(uint32_t offset, uint32_t wrap, uint32_t imm)
{
    offset += imm;
    if(offset == wrap) {
        offset = 0;
    }
    return offset;
}

static uint32_t do_sub_wrap(uint32_t offset, uint32_t wrap, uint32_t imm)
{
    if(offset == 0) {
        offset = wrap;
    }
    offset -= imm;
    return offset;
}

DO_VIDUP_ALL(vidup, DO_ADD)
DO_VIWDUP_ALL(viwdup, do_add_wrap)
DO_VIWDUP_ALL(vdwdup, do_sub_wrap)

#define DO_VMAXMINV(OP, ESIZE, TYPE, RATYPE, FN)                              \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vm, uint32_t ra_in) \
    {                                                                         \
        uint16_t mask = mve_element_mask(env);                                \
        unsigned int e;                                                       \
        TYPE *m = vm;                                                         \
        int64_t ra = (RATYPE)ra_in;                                           \
        for(e = 0; e < (16 / ESIZE); e++) {                                   \
            if(mask & 1) {                                                    \
                ra = FN(ra, m[e]);                                            \
            }                                                                 \
            mask >>= ESIZE;                                                   \
        }                                                                     \
        mve_advance_vpt(env);                                                 \
        return ra;                                                            \
    }

#define DO_VMAXMINV_U(INSN, FN)                     \
    DO_VMAXMINV(INSN##b, 1, uint8_t, uint8_t, FN)   \
    DO_VMAXMINV(INSN##h, 2, uint16_t, uint16_t, FN) \
    DO_VMAXMINV(INSN##w, 4, uint32_t, uint32_t, FN)
#define DO_VMAXMINV_S(INSN, FN)                   \
    DO_VMAXMINV(INSN##b, 1, int8_t, int8_t, FN)   \
    DO_VMAXMINV(INSN##h, 2, int16_t, int16_t, FN) \
    DO_VMAXMINV(INSN##w, 4, int32_t, int32_t, FN)

/*
 * Helpers for max and min of absolute values across vector:
 * note that we only take the absolute value of 'm', not 'n'
 */
static int64_t do_maxa(int64_t n, int64_t m)
{
    if(m < 0) {
        m = -m;
    }
    return MAX(n, m);
}

static int64_t do_mina(int64_t n, int64_t m)
{
    if(m < 0) {
        m = -m;
    }
    return MIN(n, m);
}

DO_VMAXMINV_S(vmaxvs, DO_MAX)
DO_VMAXMINV_U(vmaxvu, DO_MAX)
DO_VMAXMINV_S(vminvs, DO_MIN)
DO_VMAXMINV_U(vminvu, DO_MIN)

DO_2OP_S(vmaxs, DO_MAX)
DO_2OP_U(vmaxu, DO_MAX)
DO_2OP_S(vmins, DO_MIN)
DO_2OP_U(vminu, DO_MIN)

/*
 * VMAXAV, VMINAV treat the general purpose input as unsigned
 * and the vector elements as signed.
 */
DO_VMAXMINV(vmaxavb, 1, int8_t, uint8_t, do_maxa)
DO_VMAXMINV(vmaxavh, 2, int16_t, uint16_t, do_maxa)
DO_VMAXMINV(vmaxavw, 4, int32_t, uint32_t, do_maxa)
DO_VMAXMINV(vminavb, 1, int8_t, uint8_t, do_mina)
DO_VMAXMINV(vminavh, 2, int16_t, uint16_t, do_mina)
DO_VMAXMINV(vminavw, 4, int32_t, uint32_t, do_mina)

#define float32_silence_nan(a, fpst) float32_maybe_silence_nan(a, fpst)

#define DO_FP_VMAXMINV(OP, ESIZE, TYPE, ABS, FN)                                         \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vm, uint32_t ra_in)            \
    {                                                                                    \
        uint16_t mask = mve_element_mask(env);                                           \
        unsigned int e;                                                                  \
        TYPE *m = vm;                                                                    \
        TYPE ra = (TYPE)ra_in;                                                           \
        float_status *fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status; \
        for(e = 0; e < (16 / ESIZE); e++) {                                              \
            if(mask & 1) {                                                               \
                TYPE v = m[e];                                                           \
                if(glue(TYPE, _is_signaling_nan)(ra, fpst)) {                            \
                    ra = glue(TYPE, _silence_nan)(ra, fpst);                             \
                    float_raise(float_flag_invalid, fpst);                               \
                }                                                                        \
                if(glue(TYPE, _is_signaling_nan)(v, fpst)) {                             \
                    v = glue(TYPE, _silence_nan)(v, fpst);                               \
                    float_raise(float_flag_invalid, fpst);                               \
                }                                                                        \
                if(ABS) {                                                                \
                    v = glue(TYPE, _abs)(v);                                             \
                }                                                                        \
                ra = FN(ra, v, fpst);                                                    \
            }                                                                            \
            mask >>= ESIZE;                                                              \
        }                                                                                \
        mve_advance_vpt(env);                                                            \
        return ra;                                                                       \
    }

DO_FP_VMAXMINV(vmaxnmvs, 4, float32, false, float32_maxnum)
DO_FP_VMAXMINV(vminnmvs, 4, float32, false, float32_minnum)
DO_FP_VMAXMINV(vmaxnmavs, 4, float32, true, float32_maxnum)
DO_FP_VMAXMINV(vminnmavs, 4, float32, true, float32_minnum)

void HELPER(mve_vpsel)(CPUState *env, void *vd, void *vn, void *vm)
{
    /*
     * Qd[n] = VPR.P0[n] ? Qn[n] : Qm[n]
     * but note that whether bytes are written to Qd is still subject
     * to (all forms of) predication in the usual way.
     */
    uint64_t *d = vd, *n = vn, *m = vm;
    uint16_t mask = mve_element_mask(env);
    uint16_t p0 = FIELD_EX32(env->v7m.vpr, V7M_VPR, P0);
    unsigned int e;
    for(e = 0; e < 16 / 8; e++, mask >>= 8, p0 >>= 8) {
        uint64_t r = m[e];
        mergemask(&r, n[e], p0);
        mergemask(&d[e], r, mask);
    }
    mve_advance_vpt(env);
}

void HELPER(mve_vpnot)(CPUState *env)
{
    /*
     * P0 bits for unexecuted beats (where eci_mask is 0) are unchanged.
     * P0 bits for predicated lanes in executed bits (where mask is 0) are 0.
     * P0 bits otherwise are inverted.
     * (This is the same logic as VCMP.)
     * This insn is itself subject to predication and to beat-wise execution,
     * and after it executes VPT state advances in the usual way.
     */
    uint16_t mask = mve_element_mask(env);
    uint16_t eci_mask = mve_eci_mask(env);
    uint16_t beatpred = ~env->v7m.vpr & mask;
    env->v7m.vpr = (env->v7m.vpr & ~(uint32_t)eci_mask) | (beatpred & eci_mask);
    mve_advance_vpt(env);
}

#define DO_VCMULS(N, M, D, S) float32_mul((N), (M), (S))
#define DO_VCMLAS(N, M, D, S) float32_muladd(N, M, D, 0, S)

#define DO_VCMLA(OP, ESIZE, TYPE, ROT, FN)                                      \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)   \
    {                                                                           \
        TYPE *d = vd, *n = vn, *m = vm;                                         \
        TYPE r0, r1;                                                            \
        uint16_t mask = mve_element_mask(env);                                  \
        unsigned int e;                                                         \
        float_status *fpst0, *fpst1;                                            \
        float_status scratch_fpst;                                              \
        /* We loop through pairs of elements at a time */                       \
        for(e = 0; e < 16 / ESIZE; e += 2, mask >>= ESIZE * 2) {                \
            if((mask & MAKE_64BIT_MASK(0, ESIZE * 2)) == 0) {                   \
                continue;                                                       \
            }                                                                   \
            fpst0 = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status; \
            fpst1 = fpst0;                                                      \
            if(!(mask & 1)) {                                                   \
                scratch_fpst = *fpst0;                                          \
                fpst0 = &scratch_fpst;                                          \
            }                                                                   \
            if(!(mask & (1 << ESIZE))) {                                        \
                scratch_fpst = *fpst1;                                          \
                fpst1 = &scratch_fpst;                                          \
            }                                                                   \
            switch(ROT) {                                                       \
                case 0:                                                         \
                    r0 = FN(n[e], m[e], d[e], fpst0);                           \
                    r1 = FN(n[e], m[e + 1], d[e + 1], fpst1);                   \
                    break;                                                      \
                case 1:                                                         \
                    r0 = FN(glue(TYPE, _chs)(n[e + 1]), m[e + 1], d[e], fpst0); \
                    r1 = FN(n[e + 1], m[e], d[e + 1], fpst1);                   \
                    break;                                                      \
                case 2:                                                         \
                    r0 = FN(glue(TYPE, _chs)(n[e]), m[e], d[e], fpst0);         \
                    r1 = FN(glue(TYPE, _chs)(n[e]), m[e + 1], d[e + 1], fpst1); \
                    break;                                                      \
                case 3:                                                         \
                    r0 = FN(n[e + 1], m[e + 1], d[e], fpst0);                   \
                    r1 = FN(glue(TYPE, _chs)(n[e + 1]), m[e], d[e + 1], fpst1); \
                    break;                                                      \
                default:                                                        \
                    g_assert_not_reached();                                     \
            }                                                                   \
            mergemask(&d[e], r0, mask);                                         \
            mergemask(&d[e + 1], r1, mask >> ESIZE);                            \
        }                                                                       \
        mve_advance_vpt(env);                                                   \
    }

DO_VCMLA(vcmul0s, 4, float32, 0, DO_VCMULS)
DO_VCMLA(vcmul90s, 4, float32, 1, DO_VCMULS)
DO_VCMLA(vcmul180s, 4, float32, 2, DO_VCMULS)
DO_VCMLA(vcmul270s, 4, float32, 3, DO_VCMULS)

DO_VCMLA(vcmla0s, 4, float32, 0, DO_VCMLAS)
DO_VCMLA(vcmla90s, 4, float32, 1, DO_VCMLAS)
DO_VCMLA(vcmla180s, 4, float32, 2, DO_VCMLAS)
DO_VCMLA(vcmla270s, 4, float32, 3, DO_VCMLAS)

#undef DO_VCMLA
#undef DO_VCMULH
#undef DO_VCMULS

#define DO_1OP(OP, ESIZE, TYPE, FN)                                 \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm) \
    {                                                               \
        TYPE *d = vd, *m = vm;                                      \
        uint16_t mask = mve_element_mask(env);                      \
        unsigned int e;                                             \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {           \
            mergemask(&d[e], FN(m[e]), mask);                       \
        }                                                           \
        mve_advance_vpt(env);                                       \
    }

DO_1OP(vclzb, 1, uint8_t, clz_u8)
DO_1OP(vclzh, 2, uint16_t, clz_u16)
DO_1OP(vclzw, 4, uint32_t, __builtin_clz)

DO_1OP(vclsb, 1, int8_t, cls_s8)
DO_1OP(vclsh, 2, int16_t, cls_s16)
DO_1OP(vclsw, 4, int32_t, __builtin_clrsb)

DO_1OP(vabsb, 1, int8_t, DO_ABS)
DO_1OP(vabsh, 2, int16_t, DO_ABS)
DO_1OP(vabsw, 4, int32_t, DO_ABS)

#define DO_FABSH(N) ((N) & dup_const(MO_16, 0x7fff))
#define DO_FABSS(N) ((N) & dup_const(MO_32, 0x7fffffff))
DO_1OP(vfabsh, 8, uint64_t, DO_FABSH)
DO_1OP(vfabss, 8, uint64_t, DO_FABSS)
#undef DO_FABSS
#undef DO_FABSH

DO_1OP(vnegb, 1, int8_t, DO_NEG)
DO_1OP(vnegh, 2, int16_t, DO_NEG)
DO_1OP(vnegw, 4, int32_t, DO_NEG)

#define DO_FNEGH(N) ((N) ^ dup_const(MO_16, 0x8000))
#define DO_FNEGS(N) ((N) ^ dup_const(MO_32, 0x80000000))
DO_1OP(vfnegh, 8, uint64_t, DO_FNEGH)
DO_1OP(vfnegs, 8, uint64_t, DO_FNEGS)
#undef DO_FABSS
#undef DO_FABSH

#define DO_NOT(N) (~(N))

DO_1OP(vmvn, 8, uint64_t, DO_NOT)

#define DO_VMAXMINA(OP, ESIZE, STYPE, UTYPE, FN)                    \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm) \
    {                                                               \
        UTYPE *d = vd;                                              \
        STYPE *m = vm;                                              \
        uint16_t mask = mve_element_mask(env);                      \
        unsigned int e;                                             \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {           \
            UTYPE r = DO_ABS(m[e]);                                 \
            r = FN(d[e], r);                                        \
            mergemask(&d[e], r, mask);                              \
        }                                                           \
        mve_advance_vpt(env);                                       \
    }

DO_VMAXMINA(vmaxab, 1, int8_t, uint8_t, DO_MAX)
DO_VMAXMINA(vmaxah, 2, int16_t, uint16_t, DO_MAX)
DO_VMAXMINA(vmaxaw, 4, int32_t, uint32_t, DO_MAX)
DO_VMAXMINA(vminab, 1, int8_t, uint8_t, DO_MIN)
DO_VMAXMINA(vminah, 2, int16_t, uint16_t, DO_MIN)
DO_VMAXMINA(vminaw, 4, int32_t, uint32_t, DO_MIN)
#undef DO_VMAXMINA

static inline uint32_t hswap32(uint32_t h)
{
    return rol32(h, 16);
}

static inline uint64_t hswap64(uint64_t h)
{
    uint64_t m = 0x0000ffff0000ffffull;
    h = rol64(h, 32);
    return ((h & m) << 16) | ((h >> 16) & m);
}

static inline uint64_t wswap64(uint64_t h)
{
    return rol64(h, 32);
}

DO_1OP(vrev16b, 2, uint16_t, bswap16)
DO_1OP(vrev32b, 4, uint32_t, bswap32)
DO_1OP(vrev32h, 4, uint32_t, hswap32)
DO_1OP(vrev64b, 8, uint64_t, bswap64)
DO_1OP(vrev64h, 8, uint64_t, hswap64)
DO_1OP(vrev64w, 8, uint64_t, wswap64)

#undef DO_1OP

#define DO_VCVT_FIXED(OP, ESIZE, TYPE, FN)                                                         \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm, uint32_t shift)                \
    {                                                                                              \
        TYPE *d = vd, *m = vm;                                                                     \
        TYPE r;                                                                                    \
        uint16_t mask = mve_element_mask(env);                                                     \
        unsigned int e;                                                                            \
        float_status *fpst;                                                                        \
        float_status scratch_fpst;                                                                 \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                                          \
            if((mask & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                                          \
                continue;                                                                          \
            }                                                                                      \
            fpst = (ESIZE == 2) ? &env->vfp.standard_fp_status_f16 : &env->vfp.standard_fp_status; \
            if(!(mask & 1)) {                                                                      \
                /* We need the result but without updating flags */                                \
                scratch_fpst = *fpst;                                                              \
                fpst = &scratch_fpst;                                                              \
            }                                                                                      \
            r = FN(m[e], shift, fpst);                                                             \
            mergemask(&d[e], r, mask);                                                             \
        }                                                                                          \
        mve_advance_vpt(env);                                                                      \
    }

DO_VCVT_FIXED(vcvt_sf, 4, int32_t, helper_vfp_sltos)
DO_VCVT_FIXED(vcvt_uf, 4, uint32_t, helper_vfp_ultos)
DO_VCVT_FIXED(vcvt_fs, 4, int32_t, helper_vfp_tosls)
DO_VCVT_FIXED(vcvt_fu, 4, uint32_t, helper_vfp_touls)

#undef DO_VCVT_FIXED

#define DO_1OP_IMM(OP, FN)                                               \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vda, uint64_t imm) \
    {                                                                    \
        uint64_t *da = vda;                                              \
        uint16_t mask = mve_element_mask(env);                           \
        unsigned int e;                                                  \
        for(e = 0; e < 16 / 8; e++, mask >>= 8) {                        \
            mergemask(&da[e], FN(da[e], imm), mask);                     \
        }                                                                \
        mve_advance_vpt(env);                                            \
    }

#define DO_MOVI(N, I) (I)
#define DO_ANDI(N, I) ((N) & (I))
#define DO_ORRI(N, I) ((N) | (I))
DO_1OP_IMM(vmovi, DO_MOVI)
DO_1OP_IMM(vandi, DO_ANDI)
DO_1OP_IMM(vorri, DO_ORRI)
#undef DO_ORRI
#undef DO_ANDI
#undef DO_MOVI

#undef DO_1OP_IMM

/* Shifts by immediate */
#define DO_2SHIFT(OP, ESIZE, TYPE, FN)                                              \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm, uint32_t shift) \
    {                                                                               \
        TYPE *d = vd, *m = vm;                                                      \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int e;                                                             \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                           \
            mergemask(&d[H##ESIZE(e)], FN(shift, m[H##ESIZE(e)]), mask);            \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
    }

#define DO_2SHIFT_SAT(OP, ESIZE, TYPE, FN)                                          \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm, uint32_t shift) \
    {                                                                               \
        TYPE *d = vd, *m = vm;                                                      \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int e;                                                             \
        bool qc = false;                                                            \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                           \
            bool sat = false;                                                       \
            mergemask(&d[H##ESIZE(e)], FN(shift, m[H##ESIZE(e)], &sat), mask);      \
            qc |= sat & mask & 1;                                                   \
        }                                                                           \
        if(qc) {                                                                    \
            env->vfp.qc = qc;                                                       \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
    }

#define DO_2OP_SAT(OP, ESIZE, TYPE, FN)                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm) \
    {                                                                         \
        TYPE *d = vd, *n = vn, *m = vm;                                       \
        uint16_t mask = mve_element_mask(env);                                \
        unsigned int e;                                                       \
        bool qc = false;                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                     \
            bool sat = false;                                                 \
            TYPE r_ = FN(n[H##ESIZE(e)], m[H##ESIZE(e)], &sat);               \
            mergemask(&d[H##ESIZE(e)], r_, mask);                             \
            qc |= sat & mask & 1;                                             \
        }                                                                     \
        if(qc) {                                                              \
            env->vfp.qc = qc;                                                 \
        }                                                                     \
        mve_advance_vpt(env);                                                 \
    }

#define DO_VCADD(OP, ESIZE, TYPE, FN0, FN1)                                   \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm) \
    {                                                                         \
        TYPE *d = vd, *n = vn, *m = vm;                                       \
        uint16_t mask = mve_element_mask(env);                                \
        unsigned int e;                                                       \
        TYPE r[16 / ESIZE];                                                   \
        /* Calculate all results first to avoid overwriting inputs */         \
        for(e = 0; e < 16 / ESIZE; e++) {                                     \
            if(!(e & 1)) {                                                    \
                r[e] = FN0(n[H##ESIZE(e)], m[H##ESIZE(e + 1)]);               \
            } else {                                                          \
                r[e] = FN1(n[H##ESIZE(e)], m[H##ESIZE(e - 1)]);               \
            }                                                                 \
        }                                                                     \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                     \
            mergemask(&d[H##ESIZE(e)], r[e], mask);                           \
        }                                                                     \
        mve_advance_vpt(env);                                                 \
    }

#define DO_VCADD_ALL(OP, FN0, FN1)        \
    DO_VCADD(OP##b, 1, int8_t, FN0, FN1)  \
    DO_VCADD(OP##h, 2, int16_t, FN0, FN1) \
    DO_VCADD(OP##w, 4, int32_t, FN0, FN1)

DO_VCADD_ALL(vcadd90, DO_SUB, DO_ADD)
DO_VCADD_ALL(vcadd270, DO_ADD, DO_SUB)
DO_VCADD_ALL(vhcadd90, do_vhsub_s, do_vhadd_s)
DO_VCADD_ALL(vhcadd270, do_vhadd_s, do_vhsub_s)

#undef DO_VCADD
#undef DO_VCADD_ALL
/* provide unsigned 2-op helpers for all sizes */
#define DO_2OP_SAT_U(OP, FN)           \
    DO_2OP_SAT(OP##b, 1, uint8_t, FN)  \
    DO_2OP_SAT(OP##h, 2, uint16_t, FN) \
    DO_2OP_SAT(OP##w, 4, uint32_t, FN)

/* provide signed 2-op helpers for all sizes */
#define DO_2OP_SAT_S(OP, FN)          \
    DO_2OP_SAT(OP##b, 1, int8_t, FN)  \
    DO_2OP_SAT(OP##h, 2, int16_t, FN) \
    DO_2OP_SAT(OP##w, 4, int32_t, FN)

/*
 * This wrapper fixes up the impedance mismatch between the shift functions
 * returning uint32_t* and the DO_2SHIFT_SAT expecting a bool*.
 */
#define WRAP_QRSHL_HELPER(FN, N, M, ROUND, satp)                               \
    ({                                                                         \
        uint32_t su32 = 0;                                                     \
        typeof(N) qrshl_ret = FN(M, (int8_t)(N), sizeof(M) * 8, ROUND, &su32); \
        if(su32) {                                                             \
            *satp = true;                                                      \
        }                                                                      \
        qrshl_ret;                                                             \
    })

#define DO_VSHLS(N, M)  do_sqrshl_bhs(M, (int8_t)(N), sizeof(M) * 8, false, NULL)
#define DO_VSHLU(N, M)  do_uqrshl_bhs(M, (int8_t)(N), sizeof(M) * 8, false, NULL)
#define DO_VRSHLS(N, M) do_sqrshl_bhs(M, (int8_t)(N), sizeof(M) * 8, true, NULL)
#define DO_VRSHLU(N, M) do_uqrshl_bhs(M, (int8_t)(N), sizeof(M) * 8, true, NULL)

#define DO_SQSHL_OP(N, M, satp)  WRAP_QRSHL_HELPER(do_sqrshl_bhs, N, M, false, satp)
#define DO_UQSHL_OP(N, M, satp)  WRAP_QRSHL_HELPER(do_uqrshl_bhs, N, M, false, satp)
#define DO_SUQSHL_OP(N, M, satp) WRAP_QRSHL_HELPER(do_suqrshl_bhs, N, M, false, satp)
#define DO_UQRSHL_OP(N, M, satp) WRAP_QRSHL_HELPER(do_uqrshl_bhs, N, M, true, satp)
#define DO_SQRSHL_OP(N, M, satp) WRAP_QRSHL_HELPER(do_sqrshl_bhs, N, M, true, satp)

//  Consider using this instead of porting do_sat_bhw
static inline int32_t do_sat_bhs(int64_t val, int64_t min, int64_t max, bool *satp)
{
    if(val > max) {
        *satp = true;
        return max;
    } else if(val < min) {
        *satp = true;
        return min;
    }
    return val;
}

#define DO_SQADD_B(N, M, satp) do_sat_bhs((int64_t)N + M, INT8_MIN, INT8_MAX, satp)
#define DO_SQADD_H(N, M, satp) do_sat_bhs((int64_t)N + M, INT16_MIN, INT16_MAX, satp)
#define DO_SQADD_W(N, M, satp) do_sat_bhs((int64_t)N + M, INT32_MIN, INT32_MAX, satp)
#define DO_UQADD_B(N, M, satp) do_sat_bhs((int64_t)N + M, 0, UINT8_MAX, satp)
#define DO_UQADD_H(N, M, satp) do_sat_bhs((int64_t)N + M, 0, UINT16_MAX, satp)
#define DO_UQADD_W(N, M, satp) do_sat_bhs((int64_t)N + M, 0, UINT32_MAX, satp)

#define DO_SQSUB_B(N, M, satp) do_sat_bhs((int64_t)N - M, INT8_MIN, INT8_MAX, satp)
#define DO_SQSUB_H(N, M, satp) do_sat_bhs((int64_t)N - M, INT16_MIN, INT16_MAX, satp)
#define DO_SQSUB_W(N, M, satp) do_sat_bhs((int64_t)N - M, INT32_MIN, INT32_MAX, satp)
#define DO_UQSUB_B(N, M, satp) do_sat_bhs((int64_t)N - M, 0, UINT8_MAX, satp)
#define DO_UQSUB_H(N, M, satp) do_sat_bhs((int64_t)N - M, 0, UINT16_MAX, satp)
#define DO_UQSUB_W(N, M, satp) do_sat_bhs((int64_t)N - M, 0, UINT32_MAX, satp)

/* provide unsigned 2-op shift helpers for all sizes */
#define DO_2SHIFT_U(OP, FN)           \
    DO_2SHIFT(OP##b, 1, uint8_t, FN)  \
    DO_2SHIFT(OP##h, 2, uint16_t, FN) \
    DO_2SHIFT(OP##w, 4, uint32_t, FN)
#define DO_2SHIFT_S(OP, FN)          \
    DO_2SHIFT(OP##b, 1, int8_t, FN)  \
    DO_2SHIFT(OP##h, 2, int16_t, FN) \
    DO_2SHIFT(OP##w, 4, int32_t, FN)
#define DO_2SHIFT_SAT_U(OP, FN)           \
    DO_2SHIFT_SAT(OP##b, 1, uint8_t, FN)  \
    DO_2SHIFT_SAT(OP##h, 2, uint16_t, FN) \
    DO_2SHIFT_SAT(OP##w, 4, uint32_t, FN)
#define DO_2SHIFT_SAT_S(OP, FN)          \
    DO_2SHIFT_SAT(OP##b, 1, int8_t, FN)  \
    DO_2SHIFT_SAT(OP##h, 2, int16_t, FN) \
    DO_2SHIFT_SAT(OP##w, 4, int32_t, FN)

DO_2OP_S(vshls, DO_VSHLS)
DO_2OP_U(vshlu, DO_VSHLU)
DO_2OP_S(vrshls, DO_VRSHLS)
DO_2OP_U(vrshlu, DO_VRSHLU)
DO_2OP_SAT_S(vqshls, DO_SQSHL_OP)
DO_2OP_SAT_U(vqshlu, DO_UQSHL_OP)
DO_2OP_SAT_S(vqrshls, DO_SQRSHL_OP)
DO_2OP_SAT_U(vqrshlu, DO_UQRSHL_OP)

DO_2SHIFT_U(vshli_u, DO_VSHLU)
DO_2SHIFT_S(vshli_s, DO_VSHLS)
DO_2SHIFT_U(vrshli_u, DO_VRSHLU)
DO_2SHIFT_S(vrshli_s, DO_VRSHLS)
DO_2SHIFT_SAT_U(vqshli_u, DO_UQSHL_OP)
DO_2SHIFT_SAT_S(vqshli_s, DO_SQSHL_OP)
DO_2SHIFT_SAT_S(vqshlui_s, DO_SUQSHL_OP)
DO_2SHIFT_SAT_U(vqrshli_u, DO_UQRSHL_OP)
DO_2SHIFT_SAT_S(vqrshli_s, DO_SQRSHL_OP)

DO_2OP_SAT(vqaddsb, 1, int8_t, DO_SQADD_B)
DO_2OP_SAT(vqaddsh, 2, int16_t, DO_SQADD_H)
DO_2OP_SAT(vqaddsw, 4, int32_t, DO_SQADD_W)
DO_2OP_SAT(vqaddub, 1, uint8_t, DO_UQADD_B)
DO_2OP_SAT(vqadduh, 2, uint16_t, DO_UQADD_H)
DO_2OP_SAT(vqadduw, 4, uint32_t, DO_UQADD_W)

DO_2OP_SAT_SCALAR(vqadds_scalarb, 1, int8_t, DO_SQADD_B)
DO_2OP_SAT_SCALAR(vqadds_scalarh, 2, int16_t, DO_SQADD_H)
DO_2OP_SAT_SCALAR(vqadds_scalarw, 4, int32_t, DO_SQADD_W)
DO_2OP_SAT_SCALAR(vqaddu_scalarb, 1, uint8_t, DO_UQADD_B)
DO_2OP_SAT_SCALAR(vqaddu_scalarh, 2, uint16_t, DO_UQADD_H)
DO_2OP_SAT_SCALAR(vqaddu_scalarw, 4, uint32_t, DO_UQADD_W)

DO_2OP_SAT(vqsubub, 1, uint8_t, DO_UQSUB_B)
DO_2OP_SAT(vqsubuh, 2, uint16_t, DO_UQSUB_H)
DO_2OP_SAT(vqsubuw, 4, uint32_t, DO_UQSUB_W)
DO_2OP_SAT(vqsubsb, 1, int8_t, DO_SQSUB_B)
DO_2OP_SAT(vqsubsh, 2, int16_t, DO_SQSUB_H)
DO_2OP_SAT(vqsubsw, 4, int32_t, DO_SQSUB_W)

DO_2OP_SAT_SCALAR(vqsubu_scalarb, 1, uint8_t, DO_UQSUB_B)
DO_2OP_SAT_SCALAR(vqsubu_scalarh, 2, uint16_t, DO_UQSUB_H)
DO_2OP_SAT_SCALAR(vqsubu_scalarw, 4, uint32_t, DO_UQSUB_W)
DO_2OP_SAT_SCALAR(vqsubs_scalarb, 1, int8_t, DO_SQSUB_B)
DO_2OP_SAT_SCALAR(vqsubs_scalarh, 2, int16_t, DO_SQSUB_H)
DO_2OP_SAT_SCALAR(vqsubs_scalarw, 4, int32_t, DO_SQSUB_W)

#undef DO_VSHLS
#undef DO_VSHLU
#undef DO_2OP_U
#undef DO_2OP_S
#undef DO_2SHIFT_U
#undef DO_2SHIFT_S
#undef DO_2SHIFT_SAT_U
#undef DO_2SHIFT_SAT_S

/*
 * Long shifts taking half-sized inputs from top or bottom of the input
 * vector and producing a double-width result. ESIZE, TYPE are for
 * the input, and LESIZE, LTYPE for the output.
 * Unlike the normal shift helpers, we do not handle negative shift counts,
 * because the long shift is strictly left-only.
 */
#define DO_VSHLL(OP, TOP, ESIZE, TYPE, LESIZE, LTYPE)                               \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm, uint32_t shift) \
    {                                                                               \
        LTYPE *d = vd;                                                              \
        TYPE *m = vm;                                                               \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int le;                                                            \
        assert(shift <= 16);                                                        \
        for(le = 0; le < 16 / LESIZE; le++, mask >>= LESIZE) {                      \
            LTYPE r = (LTYPE)m[H##ESIZE(le * 2 + TOP)] << shift;                    \
            mergemask(&d[H##LESIZE(le)], r, mask);                                  \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
    }

#define DO_VSHLL_ALL(OP, TOP)                      \
    DO_VSHLL(OP##sb, TOP, 1, int8_t, 2, int16_t)   \
    DO_VSHLL(OP##ub, TOP, 1, uint8_t, 2, uint16_t) \
    DO_VSHLL(OP##sh, TOP, 2, int16_t, 4, int32_t)  \
    DO_VSHLL(OP##uh, TOP, 2, uint16_t, 4, uint32_t)

DO_VSHLL_ALL(vshllb, false)
DO_VSHLL_ALL(vshllt, true)

#define DO_VMOVN(OP, TOP, ESIZE, TYPE, LESIZE, LTYPE)                      \
    void HELPER(mve_##OP)(CPUState * env, void *vd, void *vm)              \
    {                                                                      \
        LTYPE *m = vm;                                                     \
        TYPE *d = vd;                                                      \
        uint16_t mask = mve_element_mask(env);                             \
        unsigned int le;                                                   \
        mask >>= ESIZE * TOP;                                              \
        for(le = 0; le < 16 / LESIZE; le++, mask >>= LESIZE) {             \
            mergemask(&d[H##ESIZE(le * 2 + TOP)], m[H##LESIZE(le)], mask); \
        }                                                                  \
        mve_advance_vpt(env);                                              \
    }

DO_VMOVN(vmovnbb, false, 1, uint8_t, 2, uint16_t)
DO_VMOVN(vmovnbh, false, 2, uint16_t, 4, uint32_t)
DO_VMOVN(vmovntb, true, 1, uint8_t, 2, uint16_t)
DO_VMOVN(vmovnth, true, 2, uint16_t, 4, uint32_t)

#define DO_VMOVN_SAT(OP, TOP, ESIZE, TYPE, LESIZE, LTYPE, FN)  \
    void HELPER(mve_##OP)(CPUState * env, void *vd, void *vm)  \
    {                                                          \
        LTYPE *m = vm;                                         \
        TYPE *d = vd;                                          \
        uint16_t mask = mve_element_mask(env);                 \
        bool qc = false;                                       \
        unsigned int le;                                       \
        mask >>= ESIZE * TOP;                                  \
        for(le = 0; le < 16 / LESIZE; le++, mask >>= LESIZE) { \
            bool sat = false;                                  \
            TYPE r = FN(m[H##LESIZE(le)], &sat);               \
            mergemask(&d[H##ESIZE(le * 2 + TOP)], r, mask);    \
            qc |= sat & mask & 1;                              \
        }                                                      \
        if(qc) {                                               \
            env->vfp.qc = qc;                                  \
        }                                                      \
        mve_advance_vpt(env);                                  \
    }

#define DO_VMOVN_SAT_UB(BOT, TOP, FN)                     \
    DO_VMOVN_SAT(BOT, false, 1, uint8_t, 2, uint16_t, FN) \
    DO_VMOVN_SAT(TOP, true, 1, uint8_t, 2, uint16_t, FN)

#define DO_VMOVN_SAT_UH(BOT, TOP, FN)                      \
    DO_VMOVN_SAT(BOT, false, 2, uint16_t, 4, uint32_t, FN) \
    DO_VMOVN_SAT(TOP, true, 2, uint16_t, 4, uint32_t, FN)

#define DO_VMOVN_SAT_SB(BOT, TOP, FN)                   \
    DO_VMOVN_SAT(BOT, false, 1, int8_t, 2, int16_t, FN) \
    DO_VMOVN_SAT(TOP, true, 1, int8_t, 2, int16_t, FN)

#define DO_VMOVN_SAT_SH(BOT, TOP, FN)                    \
    DO_VMOVN_SAT(BOT, false, 2, int16_t, 4, int32_t, FN) \
    DO_VMOVN_SAT(TOP, true, 2, int16_t, 4, int32_t, FN)

#define DO_VQMOVN_SB(N, SATP) do_sat_bhs((int64_t)(N), INT8_MIN, INT8_MAX, SATP)
#define DO_VQMOVN_UB(N, SATP) do_sat_bhs((uint64_t)(N), 0, UINT8_MAX, SATP)
#define DO_VQMOVUN_B(N, SATP) do_sat_bhs((int64_t)(N), 0, UINT8_MAX, SATP)

#define DO_VQMOVN_SH(N, SATP) do_sat_bhs((int64_t)(N), INT16_MIN, INT16_MAX, SATP)
#define DO_VQMOVN_UH(N, SATP) do_sat_bhs((uint64_t)(N), 0, UINT16_MAX, SATP)
#define DO_VQMOVUN_H(N, SATP) do_sat_bhs((int64_t)(N), 0, UINT16_MAX, SATP)

DO_VMOVN_SAT_SB(vqmovnbsb, vqmovntsb, DO_VQMOVN_SB)
DO_VMOVN_SAT_SH(vqmovnbsh, vqmovntsh, DO_VQMOVN_SH)
DO_VMOVN_SAT_UB(vqmovnbub, vqmovntub, DO_VQMOVN_UB)
DO_VMOVN_SAT_UH(vqmovnbuh, vqmovntuh, DO_VQMOVN_UH)
DO_VMOVN_SAT_SB(vqmovunbb, vqmovuntb, DO_VQMOVUN_B)
DO_VMOVN_SAT_SH(vqmovunbh, vqmovunth, DO_VQMOVUN_H)

#define DO_2OP_ACC_SCALAR(OP, ESIZE, TYPE, FN)                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, uint32_t rm)     \
    {                                                                                \
        TYPE *d = vd, *n = vn;                                                       \
        TYPE m = rm;                                                                 \
        uint16_t mask = mve_element_mask(env);                                       \
        unsigned int e;                                                              \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                            \
            mergemask(&d[H##ESIZE(e)], FN(d[H##ESIZE(e)], n[H##ESIZE(e)], m), mask); \
        }                                                                            \
        mve_advance_vpt(env);                                                        \
    }

#define DO_2OP_ACC_SCALAR_U(OP, FN)           \
    DO_2OP_ACC_SCALAR(OP##b, 1, uint8_t, FN)  \
    DO_2OP_ACC_SCALAR(OP##h, 2, uint16_t, FN) \
    DO_2OP_ACC_SCALAR(OP##w, 4, uint32_t, FN)

/* Vector by scalar plus vector */
#define DO_VMLA(D, N, M) ((N) * (M) + (D))
DO_2OP_ACC_SCALAR_U(vmla, DO_VMLA)
#undef DO_VMLA

/* Vector by vector plus scalar */
#define DO_VMLAS(D, N, M) ((N) * (D) + (M))
DO_2OP_ACC_SCALAR_U(vmlas, DO_VMLAS)
#undef DO_VMLAS

/*
 * Multiply add long dual accumulate ops.
 */
#define DO_LDAV(OP, ESIZE, TYPE, XCHG, EVENACC, ODDACC)                             \
    uint64_t HELPER(glue(mve_, OP))(CPUState * env, void *vn, void *vm, uint64_t a) \
    {                                                                               \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int e;                                                             \
        TYPE *n = vn, *m = vm;                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                           \
            if(mask & 1) {                                                          \
                if(e & 1) {                                                         \
                    a ODDACC(int64_t) n[H##ESIZE(e - 1 * XCHG)] * m[H##ESIZE(e)];   \
                } else {                                                            \
                    a EVENACC(int64_t) n[H##ESIZE(e + 1 * XCHG)] * m[H##ESIZE(e)];  \
                }                                                                   \
            }                                                                       \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
        return a;                                                                   \
    }

DO_LDAV(vmlaldavsh, 2, int16_t, false, +=, +=)
DO_LDAV(vmlaldavxsh, 2, int16_t, true, +=, +=)
DO_LDAV(vmlaldavsw, 4, int32_t, false, +=, +=)
DO_LDAV(vmlaldavxsw, 4, int32_t, true, +=, +=)

DO_LDAV(vmlaldavuh, 2, uint16_t, false, +=, +=)
DO_LDAV(vmlaldavuw, 4, uint32_t, false, +=, +=)

DO_LDAV(vmlsldavsh, 2, int16_t, false, +=, -=)
DO_LDAV(vmlsldavxsh, 2, int16_t, true, +=, -=)
DO_LDAV(vmlsldavsw, 4, int32_t, false, +=, -=)
DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=)

#undef DO_LDAV

/*
 * Rounding multiply add long dual accumulate high. In the pseudocode
 * this is implemented with a 72-bit internal accumulator value of which
 * the top 64 bits are returned. We optimize this to avoid having to
 * use 128-bit arithmetic -- we can do this because the 74-bit accumulator
 * is squashed back into 64-bits after each beat.
 */

#define DO_LDAVH(OP, TYPE, LTYPE, XCHG, SUB)                                        \
    uint64_t HELPER(glue(mve_, OP))(CPUState * env, void *vn, void *vm, uint64_t a) \
    {                                                                               \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int e;                                                             \
        TYPE *n = vn, *m = vm;                                                      \
        for(e = 0; e < 16 / 4; e++, mask >>= 4) {                                   \
            if(mask & 1) {                                                          \
                LTYPE mul;                                                          \
                if(e & 1) {                                                         \
                    mul = (LTYPE)n[H4(e - 1 * XCHG)] * m[H4(e)];                    \
                    if(SUB) {                                                       \
                        mul = -mul;                                                 \
                    }                                                               \
                } else {                                                            \
                    mul = (LTYPE)n[H4(e + 1 * XCHG)] * m[H4(e)];                    \
                }                                                                   \
                mul = (mul >> 8) + ((mul >> 7) & 1);                                \
                a += mul;                                                           \
            }                                                                       \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
        return a;                                                                   \
    }

DO_LDAVH(vrmlaldavhsw, int32_t, int64_t, false, false)
DO_LDAVH(vrmlaldavhxsw, int32_t, int64_t, true, false)

DO_LDAVH(vrmlaldavhuw, uint32_t, uint64_t, false, false)

DO_LDAVH(vrmlsldavhsw, int32_t, int64_t, false, true)
DO_LDAVH(vrmlsldavhxsw, int32_t, int64_t, true, true)

#undef DO_LDAVH

/*
 * Multiply add dual accumulate ops
 */
#define DO_DAV(OP, ESIZE, TYPE, XCHG, EVENACC, ODDACC)                              \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vn, void *vm, uint32_t a) \
    {                                                                               \
        uint16_t mask = mve_element_mask(env);                                      \
        unsigned int e;                                                             \
        TYPE *n = vn, *m = vm;                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                           \
            if(mask & 1) {                                                          \
                if(e & 1) {                                                         \
                    a ODDACC n[H##ESIZE(e - 1 * XCHG)] * m[H##ESIZE(e)];            \
                } else {                                                            \
                    a EVENACC n[H##ESIZE(e + 1 * XCHG)] * m[H##ESIZE(e)];           \
                }                                                                   \
            }                                                                       \
        }                                                                           \
        mve_advance_vpt(env);                                                       \
        return a;                                                                   \
    }

#define DO_DAV_S(INSN, XCHG, EVENACC, ODDACC)          \
    DO_DAV(INSN##b, 1, int8_t, XCHG, EVENACC, ODDACC)  \
    DO_DAV(INSN##h, 2, int16_t, XCHG, EVENACC, ODDACC) \
    DO_DAV(INSN##w, 4, int32_t, XCHG, EVENACC, ODDACC)

#define DO_DAV_U(INSN, XCHG, EVENACC, ODDACC)           \
    DO_DAV(INSN##b, 1, uint8_t, XCHG, EVENACC, ODDACC)  \
    DO_DAV(INSN##h, 2, uint16_t, XCHG, EVENACC, ODDACC) \
    DO_DAV(INSN##w, 4, uint32_t, XCHG, EVENACC, ODDACC)

DO_DAV_S(vmladavs, false, +=, +=)
DO_DAV_U(vmladavu, false, +=, +=)
DO_DAV_S(vmlsdav, false, +=, -=)
DO_DAV_S(vmladavsx, true, +=, +=)
DO_DAV_S(vmlsdavx, true, +=, -=)

#undef DO_DAV_S
#undef DO_DAV_U
#undef DO_DAV

/*
 * Multiply add dual returning high half
 * The 'FN' here takes four inputs A, B, C, D, a 0/1 indicator of
 * whether to add the rounding constant, and the pointer to the
 * saturation flag, and should do "(A * B + C * D) * 2 + rounding constant",
 * saturate to twice the input size and return the high half; or
 * (A * B - C * D) etc for VQDMLSDH.
 */
#define DO_VQDMLADH_OP(OP, ESIZE, TYPE, XCHG, ROUND, FN)                                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)                                  \
    {                                                                                                          \
        TYPE *d = vd, *n = vn, *m = vm;                                                                        \
        uint16_t mask = mve_element_mask(env);                                                                 \
        unsigned int e;                                                                                        \
        bool qc = false;                                                                                       \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                                                      \
            bool sat = false;                                                                                  \
            if((e & 1) == XCHG) {                                                                              \
                TYPE vqdmladh_ret = FN(n[H##ESIZE(e)], m[H##ESIZE(e - XCHG)], n[H##ESIZE(e + (1 - 2 * XCHG))], \
                                       m[H##ESIZE(e + (1 - XCHG))], ROUND, &sat);                              \
                mergemask(&d[H##ESIZE(e)], vqdmladh_ret, mask);                                                \
                qc |= sat & mask & 1;                                                                          \
            }                                                                                                  \
        }                                                                                                      \
        if(qc) {                                                                                               \
            env->vfp.qc = qc;                                                                                  \
        }                                                                                                      \
        mve_advance_vpt(env);                                                                                  \
    }

static int8_t do_vqdmladh_b(int8_t a, int8_t b, int8_t c, int8_t d, int round, bool *sat)
{
    int64_t r = ((int64_t)a * b + (int64_t)c * d) * 2 + (round << 7);
    return do_sat_bhs(r, INT16_MIN, INT16_MAX, sat) >> 8;
}

static int16_t do_vqdmladh_h(int16_t a, int16_t b, int16_t c, int16_t d, int round, bool *sat)
{
    int64_t r = ((int64_t)a * b + (int64_t)c * d) * 2 + (round << 15);
    return do_sat_bhs(r, INT32_MIN, INT32_MAX, sat) >> 16;
}

static int32_t do_vqdmladh_w(int32_t a, int32_t b, int32_t c, int32_t d, int round, bool *sat)
{
    int64_t m1 = (int64_t)a * b;
    int64_t m2 = (int64_t)c * d;
    int64_t r;
    /*
     * Architecturally we should do the entire add, double, round
     * and then check for saturation. We do three saturating adds,
     * but we need to be careful about the order. If the first
     * m1 + m2 saturates then it's impossible for the *2+rc to
     * bring it back into the non-saturated range. However, if
     * m1 + m2 is negative then it's possible that doing the doubling
     * would take the intermediate result below INT64_MAX and the
     * addition of the rounding constant then brings it back in range.
     * So we add half the rounding constant before doubling rather
     * than adding the rounding constant after the doubling.
     */
    if(__builtin_add_overflow(m1, m2, &r) || __builtin_add_overflow(r, (round << 30), &r) || __builtin_add_overflow(r, r, &r)) {
        *sat = true;
        return r < 0 ? INT32_MAX : INT32_MIN;
    }
    return r >> 32;
}

static int8_t do_vqdmlsdh_b(int8_t a, int8_t b, int8_t c, int8_t d, int round, bool *sat)
{
    int64_t r = ((int64_t)a * b - (int64_t)c * d) * 2 + (round << 7);
    return do_sat_bhs(r, INT16_MIN, INT16_MAX, sat) >> 8;
}

static int16_t do_vqdmlsdh_h(int16_t a, int16_t b, int16_t c, int16_t d, int round, bool *sat)
{
    int64_t r = ((int64_t)a * b - (int64_t)c * d) * 2 + (round << 15);
    return do_sat_bhs(r, INT32_MIN, INT32_MAX, sat) >> 16;
}

static int32_t do_vqdmlsdh_w(int32_t a, int32_t b, int32_t c, int32_t d, int round, bool *sat)
{
    int64_t m1 = (int64_t)a * b;
    int64_t m2 = (int64_t)c * d;
    int64_t r;
    /* The same ordering issue as in do_vqdmladh_w applies here too */
    if(__builtin_sub_overflow(m1, m2, &r) || __builtin_sub_overflow(r, (round << 30), &r) || __builtin_sub_overflow(r, r, &r)) {
        *sat = true;
        return r < 0 ? INT32_MAX : INT32_MIN;
    }
    return r >> 32;
}

DO_VQDMLADH_OP(vqdmladhb, 1, int8_t, 0, 0, do_vqdmladh_b)
DO_VQDMLADH_OP(vqdmladhh, 2, int16_t, 0, 0, do_vqdmladh_h)
DO_VQDMLADH_OP(vqdmladhw, 4, int32_t, 0, 0, do_vqdmladh_w)
DO_VQDMLADH_OP(vqdmladhxb, 1, int8_t, 1, 0, do_vqdmladh_b)
DO_VQDMLADH_OP(vqdmladhxh, 2, int16_t, 1, 0, do_vqdmladh_h)
DO_VQDMLADH_OP(vqdmladhxw, 4, int32_t, 1, 0, do_vqdmladh_w)

DO_VQDMLADH_OP(vqrdmladhb, 1, int8_t, 0, 1, do_vqdmladh_b)
DO_VQDMLADH_OP(vqrdmladhh, 2, int16_t, 0, 1, do_vqdmladh_h)
DO_VQDMLADH_OP(vqrdmladhw, 4, int32_t, 0, 1, do_vqdmladh_w)
DO_VQDMLADH_OP(vqrdmladhxb, 1, int8_t, 1, 1, do_vqdmladh_b)
DO_VQDMLADH_OP(vqrdmladhxh, 2, int16_t, 1, 1, do_vqdmladh_h)
DO_VQDMLADH_OP(vqrdmladhxw, 4, int32_t, 1, 1, do_vqdmladh_w)

DO_VQDMLADH_OP(vqdmlsdhb, 1, int8_t, 0, 0, do_vqdmlsdh_b)
DO_VQDMLADH_OP(vqdmlsdhh, 2, int16_t, 0, 0, do_vqdmlsdh_h)
DO_VQDMLADH_OP(vqdmlsdhw, 4, int32_t, 0, 0, do_vqdmlsdh_w)
DO_VQDMLADH_OP(vqdmlsdhxb, 1, int8_t, 1, 0, do_vqdmlsdh_b)
DO_VQDMLADH_OP(vqdmlsdhxh, 2, int16_t, 1, 0, do_vqdmlsdh_h)
DO_VQDMLADH_OP(vqdmlsdhxw, 4, int32_t, 1, 0, do_vqdmlsdh_w)

DO_VQDMLADH_OP(vqrdmlsdhb, 1, int8_t, 0, 1, do_vqdmlsdh_b)
DO_VQDMLADH_OP(vqrdmlsdhh, 2, int16_t, 0, 1, do_vqdmlsdh_h)
DO_VQDMLADH_OP(vqrdmlsdhw, 4, int32_t, 0, 1, do_vqdmlsdh_w)
DO_VQDMLADH_OP(vqrdmlsdhxb, 1, int8_t, 1, 1, do_vqdmlsdh_b)
DO_VQDMLADH_OP(vqrdmlsdhxh, 2, int16_t, 1, 1, do_vqdmlsdh_h)
DO_VQDMLADH_OP(vqrdmlsdhxw, 4, int32_t, 1, 1, do_vqdmlsdh_w)

#undef DO_VQDMLADH_OP

#define DO_VCADD_FP(OP, ESIZE, TYPE, FN0, FN1)                                 \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)  \
    {                                                                          \
        TYPE *d = vd, *n = vn, *m = vm;                                        \
        TYPE r[16 / ESIZE];                                                    \
        uint16_t tm, mask = mve_element_mask(env);                             \
        unsigned e;                                                            \
        float_status *fpst;                                                    \
        float_status scratch_fpst;                                             \
        /* Calculate all results first to avoid overwriting inputs */          \
        for(e = 0, tm = mask; e < 16 / ESIZE; e++, tm >>= ESIZE) {             \
            if((tm & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                        \
                r[e] = 0;                                                      \
                continue;                                                      \
            }                                                                  \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status; \
            if(!(tm & 1)) {                                                    \
                /* We need the result but without updating flags */            \
                scratch_fpst = *fpst;                                          \
                fpst = &scratch_fpst;                                          \
            }                                                                  \
            if(!(e & 1)) {                                                     \
                r[e] = FN0(n[H##ESIZE(e)], m[H##ESIZE(e + 1)], fpst);          \
            } else {                                                           \
                r[e] = FN1(n[H##ESIZE(e)], m[H##ESIZE(e - 1)], fpst);          \
            }                                                                  \
        }                                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                      \
            mergemask(&d[H##ESIZE(e)], r[e], mask);                            \
        }                                                                      \
        mve_advance_vpt(env);                                                  \
    }

DO_VCADD_FP(vfcadd90s, 4, float32, float32_sub, float32_add)
DO_VCADD_FP(vfcadd270s, 4, float32, float32_add, float32_sub)

#undef DO_VCADD_FP

#define DO_2OP_L(OP, TOP, ESIZE, TYPE, LESIZE, LTYPE, FN)                              \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)          \
    {                                                                                  \
        LTYPE *d = vd;                                                                 \
        TYPE *n = vn, *m = vm;                                                         \
        uint16_t mask = mve_element_mask(env);                                         \
        unsigned int le;                                                               \
        for(le = 0; le < 16 / LESIZE; le++, mask >>= LESIZE) {                         \
            LTYPE r = FN((LTYPE)n[H##ESIZE(le * 2 + TOP)], m[H##ESIZE(le * 2 + TOP)]); \
            mergemask(&d[H##LESIZE(le)], r, mask);                                     \
        }                                                                              \
        mve_advance_vpt(env);                                                          \
    }

DO_2OP_L(vmullbsb, 0, 1, int8_t, 2, int16_t, DO_MUL)
DO_2OP_L(vmullbsh, 0, 2, int16_t, 4, int32_t, DO_MUL)
DO_2OP_L(vmullbsw, 0, 4, int32_t, 8, int64_t, DO_MUL)
DO_2OP_L(vmullbub, 0, 1, uint8_t, 2, uint16_t, DO_MUL)
DO_2OP_L(vmullbuh, 0, 2, uint16_t, 4, uint32_t, DO_MUL)
DO_2OP_L(vmullbuw, 0, 4, uint32_t, 8, uint64_t, DO_MUL)

DO_2OP_L(vmulltsb, 1, 1, int8_t, 2, int16_t, DO_MUL)
DO_2OP_L(vmulltsh, 1, 2, int16_t, 4, int32_t, DO_MUL)
DO_2OP_L(vmulltsw, 1, 4, int32_t, 8, int64_t, DO_MUL)
DO_2OP_L(vmulltub, 1, 1, uint8_t, 2, uint16_t, DO_MUL)
DO_2OP_L(vmulltuh, 1, 2, uint16_t, 4, uint32_t, DO_MUL)
DO_2OP_L(vmulltuw, 1, 4, uint32_t, 8, uint64_t, DO_MUL)

#undef DO_2OP_L

/* Vector add across vector */
#define DO_VADDV(OP, ESIZE, TYPE)                                          \
    uint32_t HELPER(glue(mve_, OP))(CPUState * env, void *vm, uint32_t ra) \
    {                                                                      \
        uint16_t mask = mve_element_mask(env);                             \
        unsigned int e;                                                    \
        TYPE *m = vm;                                                      \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                  \
            if(mask & 1) {                                                 \
                ra += m[H##ESIZE(e)];                                      \
            }                                                              \
        }                                                                  \
        mve_advance_vpt(env);                                              \
        return ra;                                                         \
    }

DO_VADDV(vaddvsb, 1, int8_t)
DO_VADDV(vaddvsh, 2, int16_t)
DO_VADDV(vaddvsw, 4, int32_t)
DO_VADDV(vaddvub, 1, uint8_t)
DO_VADDV(vaddvuh, 2, uint16_t)
DO_VADDV(vaddvuw, 4, uint32_t)

#undef DO_VADDV

#define DO_VADDLV(OP, TYPE, LTYPE)                                         \
    uint64_t HELPER(glue(mve_, OP))(CPUState * env, void *vm, uint64_t ra) \
    {                                                                      \
        uint16_t mask = mve_element_mask(env);                             \
        unsigned int e;                                                    \
        TYPE *m = vm;                                                      \
        for(e = 0; e < 16 / 4; e++, mask >>= 4) {                          \
            if(mask & 1) {                                                 \
                ra += (LTYPE)m[H4(e)];                                     \
            }                                                              \
        }                                                                  \
        mve_advance_vpt(env);                                              \
        return ra;                                                         \
    }

DO_VADDLV(vaddlvs, int32_t, int64_t)
DO_VADDLV(vaddlvu, uint32_t, uint64_t)

#undef DO_VADDLV

uint64_t HELPER(mve_sqshll)(CPUState *env, uint64_t n, uint32_t shift)
{
    return do_sqrshl_d(n, (int8_t)shift, false, &env->QF);
}

uint64_t HELPER(mve_uqshll)(CPUState *env, uint64_t n, uint32_t shift)
{
    return do_uqrshl_d(n, (int8_t)shift, false, &env->QF);
}

#define DO_VFMA(OP, ESIZE, TYPE, CHS)                                            \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vn, void *vm)    \
    {                                                                            \
        TYPE *d = vd, *n = vn, *m = vm;                                          \
        TYPE r;                                                                  \
        uint16_t mask = mve_element_mask(env);                                   \
        unsigned int e;                                                          \
        float_status *fpst;                                                      \
        float_status scratch_fpst;                                               \
        for(e = 0; e < 16 / ESIZE; e++, mask >>= ESIZE) {                        \
            if((mask & MAKE_64BIT_MASK(0, ESIZE)) == 0) {                        \
                continue;                                                        \
            }                                                                    \
            fpst = ESIZE == 2 ? &env->vfp.fp_status_f16 : &env->vfp.fp_status;   \
            if(!(mask & 1)) {                                                    \
                /* We need the result but without updating flags */              \
                scratch_fpst = *fpst;                                            \
                fpst = &scratch_fpst;                                            \
            }                                                                    \
            r = n[H##ESIZE(e)];                                                  \
            if(CHS) {                                                            \
                r = glue(TYPE, _chs)(r);                                         \
            }                                                                    \
            r = glue(TYPE, _muladd)(r, m[H##ESIZE(e)], d[H##ESIZE(e)], 0, fpst); \
            mergemask(&d[H##ESIZE(e)], r, mask);                                 \
        }                                                                        \
        mve_advance_vpt(env);                                                    \
    }

DO_VFMA(vfmas, 4, float32, false)
DO_VFMA(vfmss, 4, float32, true)

#undef DO_VFMA

/* Shift-and-insert; we always work with 64 bits at a time */
#define DO_2SHIFT_INSERT(OP, ESIZE, SHIFTFN, MASKFN)                                       \
    void HELPER(glue(mve_, OP))(CPUState * env, void *vd, void *vm, uint32_t shift)        \
    {                                                                                      \
        uint64_t *d = vd, *m = vm;                                                         \
        uint16_t mask;                                                                     \
        uint64_t shiftmask;                                                                \
        unsigned int e;                                                                    \
        if(shift == ESIZE * 8) {                                                           \
            /*                                                                             \
             * Only VSRI can shift by <dt>; it should mean "don't                          \
             * update the destination". The generic logic can't handle                     \
             * this because it would try to shift by an out-of-range                       \
             * amount, so special case it here.                                            \
             */                                                                            \
            goto done;                                                                     \
        }                                                                                  \
        assert(shift < ESIZE * 8);                                                         \
        mask = mve_element_mask(env);                                                      \
        /* ESIZE / 2 gives the MO_* value if ESIZE is in [1,2,4] */                        \
        shiftmask = dup_const(ESIZE / 2, MASKFN(ESIZE * 8, shift));                        \
        for(e = 0; e < 16 / 8; e++, mask >>= 8) {                                          \
            uint64_t r = (SHIFTFN(m[H8(e)], shift) & shiftmask) | (d[H8(e)] & ~shiftmask); \
            mergemask(&d[H8(e)], r, mask);                                                 \
        }                                                                                  \
    done:                                                                                  \
        mve_advance_vpt(env);                                                              \
    }

#define DO_SHL(N, SHIFT)       ((N) << (SHIFT))
#define DO_SHR(N, SHIFT)       ((N) >> (SHIFT))
#define SHL_MASK(EBITS, SHIFT) MAKE_64BIT_MASK((SHIFT), (EBITS) - (SHIFT))
#define SHR_MASK(EBITS, SHIFT) MAKE_64BIT_MASK(0, (EBITS) - (SHIFT))

DO_2SHIFT_INSERT(vsrib, 1, DO_SHR, SHR_MASK)
DO_2SHIFT_INSERT(vsrih, 2, DO_SHR, SHR_MASK)
DO_2SHIFT_INSERT(vsriw, 4, DO_SHR, SHR_MASK)
DO_2SHIFT_INSERT(vslib, 1, DO_SHL, SHL_MASK)
DO_2SHIFT_INSERT(vslih, 2, DO_SHL, SHL_MASK)
DO_2SHIFT_INSERT(vsliw, 4, DO_SHL, SHL_MASK)

#undef SHR_MASK
#undef SHL_MASK
#undef DO_SHR
#undef DO_SHL
#undef DO_2SHIFT_INSERT

#endif
