Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 15:50 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  0 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 32
                1995 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2045 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2055 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2065 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2085 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2125 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2135 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2145 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2165 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 24
                2175 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 24
                2205 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 24
                2215 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 24
                2225 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 24
                2245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 44
                2285 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 44
                2295 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 44
                2305 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 44
                2325 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 22
                2335 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 22
                2365 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 22
                2375 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 22
                2385 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 22
                2405 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 43
                2445 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 43
                2455 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 43
                2465 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 43
                2485 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2495 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 21
                2505 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2525 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2535 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2565 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2605 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2615 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2625 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2645 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2655 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 21
                2665 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2685 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2695 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2705 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2725 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2765 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2775 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2785 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2805 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      1.170 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:00:14 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:00:15 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 29
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 44
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_in),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 44
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_in),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 44
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_in),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 44
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_in),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _167637_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .412 seconds to compile + .364 seconds to elab + .236 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:00 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  0 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out =  0
                1995 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                2045 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out =  0
                2055 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2065 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2085 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2125 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2135 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2145 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2165 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 16
                2175 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 16
                2205 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 16
                2215 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 16
                2225 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 16
                2245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 40
                2285 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 40
                2295 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 40
                2305 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 40
                2325 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 20
                2335 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 20
                2365 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 20
                2375 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 20
                2385 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 20
                2405 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2445 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2455 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2465 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2485 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2495 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 21
                2505 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2525 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2535 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2565 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2605 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2615 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2625 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2645 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2655 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 21
                2665 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2685 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
                2695 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2705 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 21
                2725 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2765 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 42
                2775 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2785 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 42
                2805 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 21
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:10:26 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:10:27 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Error-[IND] Identifier not declared
TuringMachine.sv, 29
  Identifier 'next_state_prep' has not been declared yet. If this error is not
  expected, please check if you have set `default_nettype to none.
  

Parsing design file 'library.sv'
1 error
CPU time: .160 seconds to compile
Error: [DVIT009] 
Build error for command 'vcs -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv'.
Build directory '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut'.

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:12:00 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Error-[IND] Identifier not declared
TuringMachine.sv, 29
  Identifier 'next_state_prep' has not been declared yet. If this error is not
  expected, please check if you have set `default_nettype to none.
  

Parsing design file 'library.sv'
1 error
CPU time: .156 seconds to compile
Error: [DVIT009] 
Build error for command 'vcs -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv'.
Build directory '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut'.

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:12:33 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 30
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 29
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (NextState_init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _172285_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .403 seconds to compile + .360 seconds to elab + .229 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:12 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
Error: [DVAP037] 
Errors while sourcing the file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/.restartSimSession.tcl':

 Line 96: [DVSG007] 
Signal ' "TuringMachine_test.dut.NextState_clr"' cannot be found..
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.120 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:13:02 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:13:03 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:13 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2055 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2065 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2085 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2095 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 48
                2105 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2125 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2135 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2145 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2165 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2205 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2215 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 56
                2225 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 56
                2245 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2255 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 60
                2265 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2285 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2295 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2305 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2325 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2365 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2375 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 62
                2385 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 62
                2405 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2415 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2445 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2455 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2465 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2535 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2545 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2565 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2575 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2605 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2615 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2625 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2685 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2695 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2705 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2725 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2735 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2765 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2775 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2785 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.170 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:36:09 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:36:10 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 30
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 29
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (NextState_init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _178938_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .404 seconds to compile + .372 seconds to elab + .235 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:36 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2055 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2065 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2085 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 2, data_reg_out =  0
                2095 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2125 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2145 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2165 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2175 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 1, data_reg_out = 32
                2185 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2205 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2215 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 32
                2225 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 32
                2245 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 48
                2255 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2285 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2305 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2325 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 56
                2335 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2365 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2385 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2405 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 60
                2415 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2445 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2465 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2485 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 62
                2495 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2525 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2545 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2565 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2575 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 63
                2585 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2605 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2625 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2645 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2685 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2695 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2705 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2725 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2735 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 2, data_reg_out = 15
                2745 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2765 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2785 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2805 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  7
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:38:33 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:38:34 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 30
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 29
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (NextState_init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _180439_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .406 seconds to compile + .365 seconds to elab + .232 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:38 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2055 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2065 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 32
                2085 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2095 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 48
                2105 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2125 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 48
                2135 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2145 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2165 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2205 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2215 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 56
                2225 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 56
                2245 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2255 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 60
                2265 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2285 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 60
                2295 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2305 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2325 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2365 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2375 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 62
                2385 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 62
                2405 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2415 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2445 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2455 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2465 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2535 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2545 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2565 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2575 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2605 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2615 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2625 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2685 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2695 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2705 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2725 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 1, data_reg_out = 63
                2735 input_data =  0, next = 0, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2765 input_data =  0, next = 1, done = 0, next_state_out =  0 direction = 0, data_reg_out = 63
                2775 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
                2785 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 63
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2806
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:41:56 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:41:59 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 30
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 29
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (NextState_init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _181481_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .395 seconds to compile + .376 seconds to elab + .233 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:42 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                2055 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2065 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2085 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 2, data_reg_out =  0
                2095 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2125 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2145 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  0
                2165 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2175 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 1, data_reg_out = 32
                2185 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2205 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 32
                2215 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 32
                2225 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 32
                2245 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 48
                2255 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2285 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2305 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 48
                2325 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 56
                2335 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2365 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2385 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 56
                2405 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 60
                2415 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2445 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2465 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 60
                2485 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 62
                2495 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2525 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2545 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2565 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2575 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 63
                2585 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2605 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2625 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 63
                2645 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2685 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2695 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2705 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2725 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2735 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 2, data_reg_out = 15
                2745 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2765 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2785 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2805 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out =  7
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:44 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Mon Apr 24 16:44:37 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Mon Apr 24 16:44:37 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'
Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       MagComp
       Adder
       Multiplexer
       Decoder
       DFlipFlop
       Synchronizer
       ShiftRegister_PIPO
       BarrelShiftRegister
No TimeScale specified

Warning-[TFIPC] Too few instance port connections
TuringMachine.sv, 30
TuringMachine, "Mux4to1 #(aw) mux_state_tape_addr( .I0 (state_addr_out),  .I1 (tape_addr_out),  .I2 (input_addr_out),  .S (Addr_sel),  .Y (memory_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 29
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (NextState_init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 2-bit expression is connected to 4-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 6-bit expression is connected to 4-bit port "Y2" of module 
  "Demux1to4", instance "demux".
  Expression: next_state_prep
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 45
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction),  .Y2 (next_state_prep),  .Y3 (tape_reg_in));"
  The following 1-bit expression is connected to 4-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_reg_in
  Instantiated module defined at: "library.sv", 42
  Use +lint=PCWM for more details.

Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _183327_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .395 seconds to compile + .374 seconds to elab + .235 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:44 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 32
                1995 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2065 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2085 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 48
                2095 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2125 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2145 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2165 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 56
                2175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2205 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2225 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 60
                2255 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2285 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2305 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2325 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2335 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 62
                2345 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2365 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2375 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2385 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2405 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2445 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2455 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2465 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2485 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2525 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2545 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2565 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2575 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 1, data_reg_out = 39
                2585 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2605 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2615 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 39
                2625 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 39
                2645 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 51
                2655 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 51
                2685 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 51
                2695 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 51
                2705 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 51
                2725 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2735 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 57
                2745 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2765 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2785 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2805 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 60
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 24 16:55 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/TapeOut/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, next_state_out =  x direction = 0, data_reg_out =  x
                   5 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  35 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  55 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                  75 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 105 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 125 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 175 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 195 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 215 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 245 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 265 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 285 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 315 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 385 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 405 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 455 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 475 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 495 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 525 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 545 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 595 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 635 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 665 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 685 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 705 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 735 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 755 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 805 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 825 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 845 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 875 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 895 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 915 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 945 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 965 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                 985 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1015 input_data =  2, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1035 input_data =  2, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1055 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1085 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1105 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1125 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1155 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1225 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1265 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1295 input_data =  3, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1315 input_data =  3, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1335 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1365 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1385 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1435 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1455 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1505 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1525 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1575 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1595 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1615 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1645 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1665 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1685 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1715 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1735 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1785 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1805 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1855 input_data =  1, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1875 input_data =  1, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1895 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1925 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1945 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out =  0
                1965 input_data =  0, next = 0, done = 1, next_state_out =  1 direction = 0, data_reg_out =  0
                1985 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 32
                1995 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2045 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2065 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 32
                2085 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 48
                2095 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2125 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2145 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 48
                2165 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 56
                2175 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2205 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2225 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 56
                2245 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 60
                2255 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2285 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2305 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 60
                2325 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2335 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 62
                2345 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2365 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 62
                2375 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2385 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 62
                2405 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2445 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 31
                2455 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2465 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 31
                2485 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2525 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2545 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 15
                2565 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2575 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 1, data_reg_out = 39
                2585 input_data =  0, next = 0, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2605 input_data =  0, next = 1, done = 0, next_state_out =  3 direction = 0, data_reg_out = 39
                2615 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 39
                2625 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 39
                2645 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 1, data_reg_out = 51
                2655 input_data =  0, next = 0, done = 0, next_state_out =  2 direction = 0, data_reg_out = 51
                2685 input_data =  0, next = 1, done = 0, next_state_out =  2 direction = 0, data_reg_out = 51
                2695 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 51
                2705 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 51
                2725 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2735 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 57
                2745 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2765 input_data =  0, next = 1, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2785 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 0, data_reg_out = 57
                2805 input_data =  0, next = 0, done = 0, next_state_out =  1 direction = 1, data_reg_out = 60
$finish called from file "TuringMachine_test.sv", line 414.
$finish at simulation time                 2806
Simulation complete, time is 2806.
