hdl_lib_name = axi4
hdl_library_clause_name = axi4_lib
hdl_lib_uses_synth = common
hdl_lib_uses_sim =
hdl_lib_technology =

synth_files =
    src/vhdl/axi4_lite_pkg.vhd
    src/vhdl/axi4_full_pkg.vhd
    src/vhdl/axi4_stream_pkg.vhd
    src/vhdl/mem_to_axi4_lite.vhd

test_bench_files =
    tb/vhdl/tb_axi4_lite_reg_r_w.vhd
    tb/vhdl/tb_axi4_lite_reg_r_w_dc.vhd
    tb/vhdl/tb_axi4_lite_ram.vhd

regression_test_vhdl =
    tb/vhdl/tb_axi4_lite_reg_r_w.vhd
    tb/vhdl/tb_axi4_lite_reg_r_w_dc.vhd
    tb/vhdl/tb_axi4_lite_ram.vhd

[modelsim_project_file]


[quartus_project_file]


[vivado_project_file]
