WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 251167 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 251167 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 22 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 15959765 cumulative IPC: 0.06266 (Simulation time: 00 hr 01 min 55 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 15959765 cumulative IPC: 0.06266 (Simulation time: 00 hr 01 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06266 instructions: 1000002 cycles: 15959765
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 27.61 Average ROB Occupancy at Mispredict: 17.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.259
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     150929 HIT:      61559 MISS:      89370
LLC LOAD         ACCESS:     144484 HIT:      57201 MISS:      87283
LLC RFO          ACCESS:        136 HIT:         98 MISS:         38
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1850 HIT:       1850 MISS:          0
LLC TRANSLATION  ACCESS:       4459 HIT:       2410 MISS:       2049
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 569.3 cycles
cpu0_DTLB TOTAL        ACCESS:     277890 HIT:      31661 MISS:     246229
cpu0_DTLB LOAD         ACCESS:     277890 HIT:      31661 MISS:     246229
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.72 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     308662 HIT:      31691 MISS:     276971
cpu0_L1D LOAD         ACCESS:     294174 HIT:      22805 MISS:     271369
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9134 HIT:       8735 MISS:        399
cpu0_L1D TRANSLATION  ACCESS:       5354 HIT:        151 MISS:       5203
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 202 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     191775 HIT:      42696 MISS:     149079
cpu0_L2C LOAD         ACCESS:     183850 HIT:      39366 MISS:     144484
cpu0_L2C RFO          ACCESS:        223 HIT:         87 MISS:        136
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2509 HIT:       2509 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       5193 HIT:        734 MISS:       4459
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 361.9 cycles
cpu0_STLB TOTAL        ACCESS:     176861 HIT:     172702 MISS:       4159
cpu0_STLB LOAD         ACCESS:     176861 HIT:     172702 MISS:       4159
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 443.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        538
  ROW_BUFFER_MISS:      88820
 AVG DBUS CONGESTED CYCLE: 3.985
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        275
  FULL:        459
