

================================================================
== Vivado HLS Report for 'i_convolution5'
================================================================
* Date:           Sun Oct 30 17:24:59 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  242281|  242281|  242281|  242281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  242280|  242280|      2019|          -|          -|   120|    no    |
        | + Loop 1.1  |    2007|    2007|        13|          5|          1|   400|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    373|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    236|    -|
|Register         |        0|      -|     439|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     853|   1591|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_top_fadd_32bkb_U59  |lenet_top_fadd_32bkb  |        0|      2|  205|  390|    0|
    |lenet_top_fcmp_32dEe_U61  |lenet_top_fcmp_32dEe  |        0|      0|   66|  239|    0|
    |lenet_top_fmul_32cud_U60  |lenet_top_fmul_32cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln100_fu_266_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln101_1_fu_393_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln104_1_fu_376_p2     |     +    |      0|  0|  17|           8|           8|
    |add_ln104_2_fu_418_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln104_3_fu_424_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln104_4_fu_382_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln104_5_fu_449_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln104_6_fu_455_p2     |     +    |      0|  0|  17|          64|          64|
    |add_ln104_7_fu_477_p2     |     +    |      0|  0|  17|          17|          17|
    |add_ln104_8_fu_483_p2     |     +    |      0|  0|  17|          17|          17|
    |add_ln104_fu_370_p2       |     +    |      0|  0|  17|           8|           8|
    |ci_fu_387_p2              |     +    |      0|  0|  15|           1|           5|
    |co_fu_238_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_272_p2               |     +    |      0|  0|  12|           1|           3|
    |j_fu_322_p2               |     +    |      0|  0|  12|           1|           3|
    |and_ln104_fu_316_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln108_fu_534_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_260_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln101_fu_278_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln102_fu_310_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln108_1_fu_522_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln108_fu_516_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln97_fu_232_p2       |   icmp   |      0|  0|  11|           7|           5|
    |or_ln104_fu_328_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln108_fu_528_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln101_fu_493_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln104_1_fu_292_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln104_2_fu_334_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln104_3_fu_342_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln104_fu_284_p3    |  select  |      0|  0|   3|           1|           1|
    |sum_1_fu_540_p3           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln104_fu_304_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 373|         302|         278|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_ci_0_phi_fu_211_p4              |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_166_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten15_phi_fu_155_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_177_p4    |   9|          2|    8|         16|
    |ap_phi_mux_j_0_phi_fu_188_p4               |   9|          2|    3|          6|
    |ci_0_reg_207                               |   9|          2|    5|         10|
    |co_0_reg_140                               |   9|          2|    7|         14|
    |grp_fu_218_p0                              |  15|          3|   32|         96|
    |grp_fu_218_p1                              |  15|          3|   32|         96|
    |i_0_reg_162                                |   9|          2|    3|          6|
    |indvar_flatten15_reg_151                   |   9|          2|    9|         18|
    |indvar_flatten_reg_173                     |   9|          2|    8|         16|
    |j_0_reg_184                                |   9|          2|    3|          6|
    |sum_2_reg_195                              |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 236|         50|  161|        402|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln100_reg_571         |   9|   0|    9|          0|
    |add_ln101_1_reg_611       |   8|   0|    8|          0|
    |add_ln104_1_reg_594       |   8|   0|    8|          0|
    |add_ln104_4_reg_600       |  12|   0|   12|          0|
    |add_ln104_8_reg_621       |  17|   0|   17|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |bias_load_reg_661         |  32|   0|   32|          0|
    |ci_0_reg_207              |   5|   0|    5|          0|
    |ci_reg_606                |   5|   0|    5|          0|
    |co_0_reg_140              |   7|   0|    7|          0|
    |co_reg_551                |   7|   0|    7|          0|
    |i_0_reg_162               |   3|   0|    3|          0|
    |icmp_ln100_reg_567        |   1|   0|    1|          0|
    |icmp_ln101_reg_576        |   1|   0|    1|          0|
    |indvar_flatten15_reg_151  |   9|   0|    9|          0|
    |indvar_flatten_reg_173    |   8|   0|    8|          0|
    |input_load_reg_631        |  32|   0|   32|          0|
    |j_0_reg_184               |   3|   0|    3|          0|
    |select_ln101_reg_641      |   8|   0|    8|          0|
    |select_ln104_1_reg_581    |   3|   0|    3|          0|
    |select_ln104_3_reg_587    |   3|   0|    3|          0|
    |sum_1_reg_673             |  32|   0|   32|          0|
    |sum_2_reg_195             |  32|   0|   32|          0|
    |sum_reg_666               |  32|   0|   32|          0|
    |tmp_6_reg_646             |  32|   0|   32|          0|
    |weights_load_reg_636      |  32|   0|   32|          0|
    |zext_ln100_reg_562        |   7|   0|   12|          5|
    |zext_ln104_reg_556        |   7|   0|   64|         57|
    |icmp_ln100_reg_567        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 439|  32|  438|         62|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_done              | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | i_convolution5 | return value |
|input_r_address0     | out |    9|  ap_memory |     input_r    |     array    |
|input_r_ce0          | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0           |  in |   32|  ap_memory |     input_r    |     array    |
|weights_address0     | out |   16|  ap_memory |     weights    |     array    |
|weights_ce0          | out |    1|  ap_memory |     weights    |     array    |
|weights_q0           |  in |   32|  ap_memory |     weights    |     array    |
|bias_address0        | out |    7|  ap_memory |      bias      |     array    |
|bias_ce0             | out |    1|  ap_memory |      bias      |     array    |
|bias_q0              |  in |   32|  ap_memory |      bias      |     array    |
|output_0_0_address0  | out |    7|  ap_memory |   output_0_0   |     array    |
|output_0_0_ce0       | out |    1|  ap_memory |   output_0_0   |     array    |
|output_0_0_we0       | out |    1|  ap_memory |   output_0_0   |     array    |
|output_0_0_d0        | out |   32|  ap_memory |   output_0_0   |     array    |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 16 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [lenet/lenet_hls.cpp:97]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co_0 = phi i7 [ 0, %0 ], [ %co, %2 ]"   --->   Operation 27 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%icmp_ln97 = icmp eq i7 %co_0, -8" [lenet/lenet_hls.cpp:97]   --->   Operation 28 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%co = add i7 %co_0, 1" [lenet/lenet_hls.cpp:97]   --->   Operation 30 'add' 'co' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %3, label %.preheader2.preheader" [lenet/lenet_hls.cpp:97]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %co_0 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 32 'zext' 'zext_ln104' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co_0, i4 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 33 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %tmp_9 to i12" [lenet/lenet_hls.cpp:100]   --->   Operation 34 'zext' 'zext_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:100]   --->   Operation 35 'br' <Predicate = (!icmp_ln97)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:113]   --->   Operation 36 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i9 [ 0, %.preheader2.preheader ], [ %add_ln100, %hls_label_4 ]" [lenet/lenet_hls.cpp:100]   --->   Operation 37 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %.preheader2.preheader ], [ %select_ln104_1, %hls_label_4 ]" [lenet/lenet_hls.cpp:104]   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %.preheader2.preheader ], [ %select_ln101, %hls_label_4 ]" [lenet/lenet_hls.cpp:101]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader2.preheader ], [ %select_ln104_3, %hls_label_4 ]" [lenet/lenet_hls.cpp:104]   --->   Operation 40 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ 0.000000e+00, %.preheader2.preheader ], [ %sum_3, %hls_label_4 ]"   --->   Operation 41 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ci_0 = phi i5 [ 0, %.preheader2.preheader ], [ %ci, %hls_label_4 ]"   --->   Operation 42 'phi' 'ci_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.66ns)   --->   "%icmp_ln100 = icmp eq i9 %indvar_flatten15, -112" [lenet/lenet_hls.cpp:100]   --->   Operation 43 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln100 = add i9 %indvar_flatten15, 1" [lenet/lenet_hls.cpp:100]   --->   Operation 44 'add' 'add_ln100' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %2, label %hls_label_4" [lenet/lenet_hls.cpp:100]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [lenet/lenet_hls.cpp:100]   --->   Operation 46 'add' 'i' <Predicate = (!icmp_ln100)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln101 = icmp eq i8 %indvar_flatten, 80" [lenet/lenet_hls.cpp:101]   --->   Operation 47 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.98ns)   --->   "%select_ln104 = select i1 %icmp_ln101, i3 0, i3 %j_0" [lenet/lenet_hls.cpp:104]   --->   Operation 48 'select' 'select_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.98ns)   --->   "%select_ln104_1 = select i1 %icmp_ln101, i3 %i, i3 %i_0" [lenet/lenet_hls.cpp:104]   --->   Operation 49 'select' 'select_ln104_1' <Predicate = (!icmp_ln100)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i3 %select_ln104_1 to i8" [lenet/lenet_hls.cpp:104]   --->   Operation 50 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104 = xor i1 %icmp_ln101, true" [lenet/lenet_hls.cpp:104]   --->   Operation 51 'xor' 'xor_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.36ns)   --->   "%icmp_ln102 = icmp eq i5 %ci_0, -16" [lenet/lenet_hls.cpp:102]   --->   Operation 52 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln102, %xor_ln104" [lenet/lenet_hls.cpp:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.65ns)   --->   "%j = add i3 1, %select_ln104" [lenet/lenet_hls.cpp:101]   --->   Operation 54 'add' 'j' <Predicate = (!icmp_ln100)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln104_2)   --->   "%or_ln104 = or i1 %and_ln104, %icmp_ln101" [lenet/lenet_hls.cpp:104]   --->   Operation 55 'or' 'or_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln104_2 = select i1 %or_ln104, i5 0, i5 %ci_0" [lenet/lenet_hls.cpp:104]   --->   Operation 56 'select' 'select_ln104_2' <Predicate = (!icmp_ln100)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.98ns)   --->   "%select_ln104_3 = select i1 %and_ln104, i3 %j, i3 %select_ln104" [lenet/lenet_hls.cpp:104]   --->   Operation 57 'select' 'select_ln104_3' <Predicate = (!icmp_ln100)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln104_5 = zext i5 %select_ln104_2 to i12" [lenet/lenet_hls.cpp:104]   --->   Operation 58 'zext' 'zext_ln104_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln104_6 = zext i5 %select_ln104_2 to i8" [lenet/lenet_hls.cpp:104]   --->   Operation 59 'zext' 'zext_ln104_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln104_2, i2 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 60 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln104_7 = zext i7 %tmp_10 to i8" [lenet/lenet_hls.cpp:104]   --->   Operation 61 'zext' 'zext_ln104_7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104 = add i8 %zext_ln104_7, %zext_ln104_6" [lenet/lenet_hls.cpp:104]   --->   Operation 62 'add' 'add_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln104_1 = add i8 %zext_ln104_2, %add_ln104" [lenet/lenet_hls.cpp:104]   --->   Operation 63 'add' 'add_ln104_1' <Predicate = (!icmp_ln100)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln104_4 = add i12 %zext_ln104_5, %zext_ln100" [lenet/lenet_hls.cpp:104]   --->   Operation 64 'add' 'add_ln104_4' <Predicate = (!icmp_ln100)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.78ns)   --->   "%ci = add i5 1, %select_ln104_2" [lenet/lenet_hls.cpp:102]   --->   Operation 65 'add' 'ci' <Predicate = (!icmp_ln100)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln101_1 = add i8 1, %indvar_flatten" [lenet/lenet_hls.cpp:101]   --->   Operation 66 'add' 'add_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.80>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i3 %select_ln104_1 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 67 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i3 %select_ln104_3 to i17" [lenet/lenet_hls.cpp:104]   --->   Operation 68 'zext' 'zext_ln104_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln104_4 = zext i3 %select_ln104_3 to i10" [lenet/lenet_hls.cpp:104]   --->   Operation 69 'zext' 'zext_ln104_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln104_8 = zext i8 %add_ln104_1 to i10" [lenet/lenet_hls.cpp:104]   --->   Operation 70 'zext' 'zext_ln104_8' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln104_1, i2 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 71 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_2 = add i10 %p_shl5_cast, %zext_ln104_8" [lenet/lenet_hls.cpp:104]   --->   Operation 72 'add' 'add_ln104_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln104_3 = add i10 %zext_ln104_4, %add_ln104_2" [lenet/lenet_hls.cpp:104]   --->   Operation 73 'add' 'add_ln104_3' <Predicate = (!icmp_ln100)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln104_9 = zext i10 %add_ln104_3 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 74 'zext' 'zext_ln104_9' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln104_9" [lenet/lenet_hls.cpp:104]   --->   Operation 75 'getelementptr' 'input_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln104_10 = zext i12 %add_ln104_4 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 76 'zext' 'zext_ln104_10' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln104_4, i2 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln104_11 = zext i14 %tmp_12 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 78 'zext' 'zext_ln104_11' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_5 = add i64 %zext_ln104_11, %zext_ln104_10" [lenet/lenet_hls.cpp:104]   --->   Operation 79 'add' 'add_ln104_5' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln104_6 = add i64 %zext_ln104_1, %add_ln104_5" [lenet/lenet_hls.cpp:104]   --->   Operation 80 'add' 'add_ln104_6' <Predicate = (!icmp_ln100)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104_6 to i17" [lenet/lenet_hls.cpp:104]   --->   Operation 81 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_6 to i15" [lenet/lenet_hls.cpp:104]   --->   Operation 82 'trunc' 'trunc_ln104_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln104_1, i2 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 83 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_7 = add i17 %p_shl_cast, %trunc_ln104" [lenet/lenet_hls.cpp:104]   --->   Operation 84 'add' 'add_ln104_7' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln104_8 = add i17 %zext_ln104_3, %add_ln104_7" [lenet/lenet_hls.cpp:104]   --->   Operation 85 'add' 'add_ln104_8' <Predicate = (!icmp_ln100)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 86 'load' 'input_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln104_12 = zext i17 %add_ln104_8 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 87 'zext' 'zext_ln104_12' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln104_12" [lenet/lenet_hls.cpp:104]   --->   Operation 88 'getelementptr' 'weights_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 89 'load' 'weights_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 90 'load' 'input_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 91 'load' 'weights_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 92 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 92 'fmul' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.24ns)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 1, i8 %add_ln101_1" [lenet/lenet_hls.cpp:101]   --->   Operation 93 'select' 'select_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 94 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 94 'fmul' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 95 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 95 'fmul' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 96 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 96 'fmul' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 97 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_6" [lenet/lenet_hls.cpp:104]   --->   Operation 97 'fadd' 'sum_3' <Predicate = (!icmp_ln100)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 98 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_6" [lenet/lenet_hls.cpp:104]   --->   Operation 98 'fadd' 'sum_3' <Predicate = (!icmp_ln100)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 99 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_6" [lenet/lenet_hls.cpp:104]   --->   Operation 99 'fadd' 'sum_3' <Predicate = (!icmp_ln100)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 100 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_6" [lenet/lenet_hls.cpp:104]   --->   Operation 100 'fadd' 'sum_3' <Predicate = (!icmp_ln100)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 101 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [lenet/lenet_hls.cpp:104]   --->   Operation 102 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lenet/lenet_hls.cpp:103]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 104 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_6" [lenet/lenet_hls.cpp:104]   --->   Operation 104 'fadd' 'sum_3' <Predicate = (!icmp_ln100)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)" [lenet/lenet_hls.cpp:104]   --->   Operation 105 'specregionend' 'empty_21' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:102]   --->   Operation 106 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 3.25>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [120 x float]* %bias, i64 0, i64 %zext_ln104" [lenet/lenet_hls.cpp:107]   --->   Operation 107 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [2/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:107]   --->   Operation 108 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 4> <Delay = 3.25>
ST_17 : Operation 109 [1/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:107]   --->   Operation 109 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 18 <SV = 5> <Delay = 7.25>
ST_18 : Operation 110 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %bias_load" [lenet/lenet_hls.cpp:107]   --->   Operation 110 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 7.25>
ST_19 : Operation 111 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %bias_load" [lenet/lenet_hls.cpp:107]   --->   Operation 111 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.25>
ST_20 : Operation 112 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %bias_load" [lenet/lenet_hls.cpp:107]   --->   Operation 112 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.25>
ST_21 : Operation 113 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %bias_load" [lenet/lenet_hls.cpp:107]   --->   Operation 113 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.25>
ST_22 : Operation 114 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %bias_load" [lenet/lenet_hls.cpp:107]   --->   Operation 114 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 5.43>
ST_23 : Operation 115 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %sum, 0.000000e+00" [lenet/lenet_hls.cpp:108]   --->   Operation 115 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.40>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast float %sum to i32" [lenet/lenet_hls.cpp:108]   --->   Operation 116 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln108, i32 23, i32 30)" [lenet/lenet_hls.cpp:108]   --->   Operation 117 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %bitcast_ln108 to i23" [lenet/lenet_hls.cpp:108]   --->   Operation 118 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (1.55ns)   --->   "%icmp_ln108 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:108]   --->   Operation 119 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (2.44ns)   --->   "%icmp_ln108_1 = icmp eq i23 %trunc_ln108, 0" [lenet/lenet_hls.cpp:108]   --->   Operation 120 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln108 = or i1 %icmp_ln108_1, %icmp_ln108" [lenet/lenet_hls.cpp:108]   --->   Operation 121 'or' 'or_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %sum, 0.000000e+00" [lenet/lenet_hls.cpp:108]   --->   Operation 122 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln108 = and i1 %or_ln108, %tmp_s" [lenet/lenet_hls.cpp:108]   --->   Operation 123 'and' 'and_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_1 = select i1 %and_ln108, float 0.000000e+00, float %sum" [lenet/lenet_hls.cpp:108]   --->   Operation 124 'select' 'sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 12> <Delay = 3.25>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr [120 x float]* %output_0_0, i64 0, i64 %zext_ln104" [lenet/lenet_hls.cpp:109]   --->   Operation 125 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (3.25ns)   --->   "store float %sum_1, float* %output_0_0_addr, align 4" [lenet/lenet_hls.cpp:109]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "br label %1" [lenet/lenet_hls.cpp:97]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln97            (br               ) [ 01111111111111111111111111]
co_0               (phi              ) [ 00100000000000000000000000]
icmp_ln97          (icmp             ) [ 00111111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000000]
co                 (add              ) [ 01111111111111111111111111]
br_ln97            (br               ) [ 00000000000000000000000000]
zext_ln104         (zext             ) [ 00011111111111111111111111]
tmp_9              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln100         (zext             ) [ 00011111111111110000000000]
br_ln100           (br               ) [ 00111111111111111111111111]
ret_ln113          (ret              ) [ 00000000000000000000000000]
indvar_flatten15   (phi              ) [ 00010000000000000000000000]
i_0                (phi              ) [ 00010000000000000000000000]
indvar_flatten     (phi              ) [ 00010000000000000000000000]
j_0                (phi              ) [ 00010000000000000000000000]
sum_2              (phi              ) [ 00011111111111111111111000]
ci_0               (phi              ) [ 00010000000000000000000000]
icmp_ln100         (icmp             ) [ 00111111111111111111111111]
add_ln100          (add              ) [ 00111111111111111111111111]
br_ln100           (br               ) [ 00000000000000000000000000]
i                  (add              ) [ 00000000000000000000000000]
icmp_ln101         (icmp             ) [ 00001111000000000000000000]
select_ln104       (select           ) [ 00000000000000000000000000]
select_ln104_1     (select           ) [ 00111111111111111111111111]
zext_ln104_2       (zext             ) [ 00000000000000000000000000]
xor_ln104          (xor              ) [ 00000000000000000000000000]
icmp_ln102         (icmp             ) [ 00000000000000000000000000]
and_ln104          (and              ) [ 00000000000000000000000000]
j                  (add              ) [ 00000000000000000000000000]
or_ln104           (or               ) [ 00000000000000000000000000]
select_ln104_2     (select           ) [ 00000000000000000000000000]
select_ln104_3     (select           ) [ 00111111111111111111111111]
zext_ln104_5       (zext             ) [ 00000000000000000000000000]
zext_ln104_6       (zext             ) [ 00000000000000000000000000]
tmp_10             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln104_7       (zext             ) [ 00000000000000000000000000]
add_ln104          (add              ) [ 00000000000000000000000000]
add_ln104_1        (add              ) [ 00001000000000000000000000]
add_ln104_4        (add              ) [ 00001000000000000000000000]
ci                 (add              ) [ 00111111111111111111111111]
add_ln101_1        (add              ) [ 00001111000000000000000000]
zext_ln104_1       (zext             ) [ 00000000000000000000000000]
zext_ln104_3       (zext             ) [ 00000000000000000000000000]
zext_ln104_4       (zext             ) [ 00000000000000000000000000]
zext_ln104_8       (zext             ) [ 00000000000000000000000000]
p_shl5_cast        (bitconcatenate   ) [ 00000000000000000000000000]
add_ln104_2        (add              ) [ 00000000000000000000000000]
add_ln104_3        (add              ) [ 00000000000000000000000000]
zext_ln104_9       (zext             ) [ 00000000000000000000000000]
input_addr         (getelementptr    ) [ 00000100000000000000000000]
zext_ln104_10      (zext             ) [ 00000000000000000000000000]
tmp_12             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln104_11      (zext             ) [ 00000000000000000000000000]
add_ln104_5        (add              ) [ 00000000000000000000000000]
add_ln104_6        (add              ) [ 00000000000000000000000000]
trunc_ln104        (trunc            ) [ 00000000000000000000000000]
trunc_ln104_1      (trunc            ) [ 00000000000000000000000000]
p_shl_cast         (bitconcatenate   ) [ 00000000000000000000000000]
add_ln104_7        (add              ) [ 00000000000000000000000000]
add_ln104_8        (add              ) [ 00000100000000000000000000]
zext_ln104_12      (zext             ) [ 00000000000000000000000000]
weights_addr       (getelementptr    ) [ 00000010000000000000000000]
input_load         (load             ) [ 00011111111000000000000000]
weights_load       (load             ) [ 00011101111000000000000000]
select_ln101       (select           ) [ 00111111111111111111111111]
tmp_6              (fmul             ) [ 00011111000111110000000000]
empty_20           (speclooptripcount) [ 00000000000000000000000000]
tmp_7              (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln103 (specpipeline     ) [ 00000000000000000000000000]
sum_3              (fadd             ) [ 00111111111111111111111111]
empty_21           (specregionend    ) [ 00000000000000000000000000]
br_ln102           (br               ) [ 00111111111111111111111111]
bias_addr          (getelementptr    ) [ 00000000000000000100000000]
bias_load          (load             ) [ 00000000000000000011111000]
sum                (fadd             ) [ 00000000000000000000000110]
bitcast_ln108      (bitcast          ) [ 00000000000000000000000000]
tmp                (partselect       ) [ 00000000000000000000000000]
trunc_ln108        (trunc            ) [ 00000000000000000000000000]
icmp_ln108         (icmp             ) [ 00000000000000000000000000]
icmp_ln108_1       (icmp             ) [ 00000000000000000000000000]
or_ln108           (or               ) [ 00000000000000000000000000]
tmp_s              (fcmp             ) [ 00000000000000000000000000]
and_ln108          (and              ) [ 00000000000000000000000000]
sum_1              (select           ) [ 00000000000000000000000001]
output_0_0_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln109        (store            ) [ 00000000000000000000000000]
br_ln97            (br               ) [ 01111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="weights_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="17" slack="0"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bias_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="2"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/16 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/16 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_0_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="11"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_0_addr/25 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln109_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/25 "/>
</bind>
</comp>

<comp id="140" class="1005" name="co_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="1"/>
<pin id="142" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="co_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten15_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="1"/>
<pin id="153" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten15_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="indvar_flatten_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sum_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum_2_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="ci_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="ci_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci_0/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="3"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/11 sum/18 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="2"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln97_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="co_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln104_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln100_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln100_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln100_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln101_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln104_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln104_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln104_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln104_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln102_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln104_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln104_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln104/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln104_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_2/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln104_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_3/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln104_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_5/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln104_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_6/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_10_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln104_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_7/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln104_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln104_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln104_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="1"/>
<pin id="385" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_4/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ci_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln101_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln104_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln104_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="1"/>
<pin id="404" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_3/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln104_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_4/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln104_8_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_8/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl5_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln104_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_2/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln104_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_3/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln104_9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_9/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln104_10_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_10/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_12_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="1"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln104_11_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_11/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln104_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="12" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_5/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln104_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="0" index="1" bw="15" slack="0"/>
<pin id="458" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_6/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln104_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln104_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_shl_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="17" slack="0"/>
<pin id="471" dir="0" index="1" bw="15" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln104_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="17" slack="0"/>
<pin id="479" dir="0" index="1" bw="17" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_7/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln104_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="0"/>
<pin id="486" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_8/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln104_12_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_12/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln101_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="4"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="8" slack="4"/>
<pin id="497" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln108_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="2"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln108/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln108_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/24 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln108_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/24 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln108_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="23" slack="0"/>
<pin id="524" dir="0" index="1" bw="23" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_1/24 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln108_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln108_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln108/24 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sum_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="2"/>
<pin id="544" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/24 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln97_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="551" class="1005" name="co_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln104_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="2"/>
<pin id="558" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln104 "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln100_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="1"/>
<pin id="564" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln100_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln100_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln101_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="4"/>
<pin id="578" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln104_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln104_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="select_ln104_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln104_3 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln104_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln104_4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="1"/>
<pin id="602" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="ci_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln101_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="4"/>
<pin id="613" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln101_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="input_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="1"/>
<pin id="618" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln104_8_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="1"/>
<pin id="623" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104_8 "/>
</bind>
</comp>

<comp id="626" class="1005" name="weights_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="input_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="weights_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="select_ln101_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln101 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="sum_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="bias_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="1"/>
<pin id="658" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="bias_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="sum_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="673" class="1005" name="sum_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="195" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="144" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="144" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="144" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="144" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="155" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="155" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="166" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="177" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="188" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="278" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="272" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="166" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="278" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="211" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="304" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="284" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="278" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="211" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="316" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="322" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="284" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="334" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="334" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="334" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="354" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="300" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="350" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="334" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="177" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="408" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="405" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="435" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="399" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="461" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="402" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="80" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="515"><net_src comp="499" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="502" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="512" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="86" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="516" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="227" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="28" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="232" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="238" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="559"><net_src comp="244" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="565"><net_src comp="256" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="570"><net_src comp="260" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="266" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="579"><net_src comp="278" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="584"><net_src comp="292" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="590"><net_src comp="342" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="597"><net_src comp="376" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="603"><net_src comp="382" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="609"><net_src comp="387" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="614"><net_src comp="393" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="619"><net_src comp="88" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="624"><net_src comp="483" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="629"><net_src comp="101" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="634"><net_src comp="95" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="639"><net_src comp="108" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="644"><net_src comp="493" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="649"><net_src comp="223" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="654"><net_src comp="218" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="659"><net_src comp="114" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="664"><net_src comp="121" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="669"><net_src comp="218" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="676"><net_src comp="540" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_0 | {25 }
 - Input state : 
	Port: i_convolution5 : input_r | {4 5 }
	Port: i_convolution5 : weights | {5 6 }
	Port: i_convolution5 : bias | {16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln97 : 1
		co : 1
		br_ln97 : 2
		zext_ln104 : 1
		tmp_9 : 1
		zext_ln100 : 2
	State 3
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		i : 1
		icmp_ln101 : 1
		select_ln104 : 2
		select_ln104_1 : 2
		zext_ln104_2 : 3
		xor_ln104 : 2
		icmp_ln102 : 1
		and_ln104 : 2
		j : 3
		or_ln104 : 2
		select_ln104_2 : 2
		select_ln104_3 : 2
		zext_ln104_5 : 3
		zext_ln104_6 : 3
		tmp_10 : 3
		zext_ln104_7 : 4
		add_ln104 : 5
		add_ln104_1 : 6
		add_ln104_4 : 4
		ci : 3
		add_ln101_1 : 1
	State 4
		add_ln104_2 : 1
		add_ln104_3 : 2
		zext_ln104_9 : 3
		input_addr : 4
		zext_ln104_11 : 1
		add_ln104_5 : 2
		add_ln104_6 : 3
		trunc_ln104 : 4
		trunc_ln104_1 : 4
		p_shl_cast : 5
		add_ln104_7 : 6
		add_ln104_8 : 7
		input_load : 5
	State 5
		weights_addr : 1
		weights_load : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		empty_21 : 1
	State 16
		bias_load : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp : 1
		trunc_ln108 : 1
		icmp_ln108 : 2
		icmp_ln108_1 : 2
		or_ln108 : 3
		and_ln108 : 3
		sum_1 : 3
	State 25
		store_ln109 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_218      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_223      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_227      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |       co_fu_238       |    0    |    0    |    15   |
|          |    add_ln100_fu_266   |    0    |    0    |    15   |
|          |        i_fu_272       |    0    |    0    |    12   |
|          |        j_fu_322       |    0    |    0    |    12   |
|          |    add_ln104_fu_370   |    0    |    0    |    17   |
|          |   add_ln104_1_fu_376  |    0    |    0    |    17   |
|          |   add_ln104_4_fu_382  |    0    |    0    |    13   |
|    add   |       ci_fu_387       |    0    |    0    |    15   |
|          |   add_ln101_1_fu_393  |    0    |    0    |    15   |
|          |   add_ln104_2_fu_418  |    0    |    0    |    17   |
|          |   add_ln104_3_fu_424  |    0    |    0    |    17   |
|          |   add_ln104_5_fu_449  |    0    |    0    |    17   |
|          |   add_ln104_6_fu_455  |    0    |    0    |    17   |
|          |   add_ln104_7_fu_477  |    0    |    0    |    17   |
|          |   add_ln104_8_fu_483  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln97_fu_232   |    0    |    0    |    11   |
|          |   icmp_ln100_fu_260   |    0    |    0    |    13   |
|   icmp   |   icmp_ln101_fu_278   |    0    |    0    |    11   |
|          |   icmp_ln102_fu_310   |    0    |    0    |    11   |
|          |   icmp_ln108_fu_516   |    0    |    0    |    11   |
|          |  icmp_ln108_1_fu_522  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln104_fu_284  |    0    |    0    |    3    |
|          | select_ln104_1_fu_292 |    0    |    0    |    3    |
|  select  | select_ln104_2_fu_334 |    0    |    0    |    5    |
|          | select_ln104_3_fu_342 |    0    |    0    |    3    |
|          |  select_ln101_fu_493  |    0    |    0    |    8    |
|          |      sum_1_fu_540     |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln104_fu_316   |    0    |    0    |    2    |
|          |    and_ln108_fu_534   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln104_fu_328    |    0    |    0    |    2    |
|          |    or_ln108_fu_528    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln104_fu_304   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln104_fu_244   |    0    |    0    |    0    |
|          |   zext_ln100_fu_256   |    0    |    0    |    0    |
|          |  zext_ln104_2_fu_300  |    0    |    0    |    0    |
|          |  zext_ln104_5_fu_350  |    0    |    0    |    0    |
|          |  zext_ln104_6_fu_354  |    0    |    0    |    0    |
|          |  zext_ln104_7_fu_366  |    0    |    0    |    0    |
|   zext   |  zext_ln104_1_fu_399  |    0    |    0    |    0    |
|          |  zext_ln104_3_fu_402  |    0    |    0    |    0    |
|          |  zext_ln104_4_fu_405  |    0    |    0    |    0    |
|          |  zext_ln104_8_fu_408  |    0    |    0    |    0    |
|          |  zext_ln104_9_fu_430  |    0    |    0    |    0    |
|          |  zext_ln104_10_fu_435 |    0    |    0    |    0    |
|          |  zext_ln104_11_fu_445 |    0    |    0    |    0    |
|          |  zext_ln104_12_fu_489 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_9_fu_248     |    0    |    0    |    0    |
|          |     tmp_10_fu_358     |    0    |    0    |    0    |
|bitconcatenate|   p_shl5_cast_fu_411  |    0    |    0    |    0    |
|          |     tmp_12_fu_438     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_469   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln104_fu_461  |    0    |    0    |    0    |
|   trunc  |  trunc_ln104_1_fu_465 |    0    |    0    |    0    |
|          |   trunc_ln108_fu_512  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_502      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   414   |   1322  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln100_reg_571   |    9   |
|   add_ln101_1_reg_611  |    8   |
|   add_ln104_1_reg_594  |    8   |
|   add_ln104_4_reg_600  |   12   |
|   add_ln104_8_reg_621  |   17   |
|    bias_addr_reg_656   |    7   |
|    bias_load_reg_661   |   32   |
|      ci_0_reg_207      |    5   |
|       ci_reg_606       |    5   |
|      co_0_reg_140      |    7   |
|       co_reg_551       |    7   |
|       i_0_reg_162      |    3   |
|   icmp_ln100_reg_567   |    1   |
|   icmp_ln101_reg_576   |    1   |
|    icmp_ln97_reg_547   |    1   |
|indvar_flatten15_reg_151|    9   |
| indvar_flatten_reg_173 |    8   |
|   input_addr_reg_616   |    9   |
|   input_load_reg_631   |   32   |
|       j_0_reg_184      |    3   |
|  select_ln101_reg_641  |    8   |
| select_ln104_1_reg_581 |    3   |
| select_ln104_3_reg_587 |    3   |
|      sum_1_reg_673     |   32   |
|      sum_2_reg_195     |   32   |
|      sum_3_reg_651     |   32   |
|       sum_reg_666      |   32   |
|      tmp_6_reg_646     |   32   |
|  weights_addr_reg_626  |   16   |
|  weights_load_reg_636  |   32   |
|   zext_ln100_reg_562   |   12   |
|   zext_ln104_reg_556   |   64   |
+------------------------+--------+
|          Total         |   482  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   7  |   14   ||    9    |
|   sum_2_reg_195   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_218    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1322  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   896  |  1367  |
+-----------+--------+--------+--------+--------+
