{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645776758420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645776758425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 16:12:38 2022 " "Processing started: Fri Feb 25 16:12:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645776758425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776758425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temp_detect -c temp_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off temp_detect -c temp_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776758425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645776758715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645776758715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../rtl/binary2bcd.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776766005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/lcd12864.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/lcd12864.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd12864 " "Found entity 1: lcd12864" {  } { { "../rtl/lcd12864.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/lcd12864.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776766011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/temp_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/temp_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_detect " "Found entity 1: temp_detect" {  } { { "../rtl/temp_detect.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776766015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_driver.v(65) " "Verilog HDL information at seg_driver.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645776766019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776766020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_1us clk_1us ds18b20_driver.v(14) " "Verilog HDL Declaration information at ds18b20_driver.v(14): object \"CLK_1us\" differs only in case from object \"clk_1us\" in the same scope" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645776766023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/ds18b20_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/ds18b20_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_driver " "Found entity 1: ds18b20_driver" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776766025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/code/example/temp_detect_2/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/tx/desktop/code/example/temp_detect_2/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776766029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp_detect " "Elaborating entity \"temp_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645776766069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_driver ds18b20_driver:ds18b20_driver " "Elaborating entity \"ds18b20_driver\" for hierarchy \"ds18b20_driver:ds18b20_driver\"" {  } { { "../rtl/temp_detect.v" "ds18b20_driver" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776766091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd binary2bcd:u_binary2bcd " "Elaborating entity \"binary2bcd\" for hierarchy \"binary2bcd:u_binary2bcd\"" {  } { { "../rtl/temp_detect.v" "u_binary2bcd" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776766112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/temp_detect.v" "u_seg_driver" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/temp_detect.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776766124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 seg_driver.v(47) " "Verilog HDL assignment warning at seg_driver.v(47): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645776766125 "|temp_detect|seg_driver:u_seg_driver"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uv14 " "Found entity 1: altsyncram_uv14" {  } { { "db/altsyncram_uv14.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/altsyncram_uv14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776767872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776767872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776768745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776768745 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776769176 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645776769292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.25.16:12:52 Progress: Loading sld2d8f2ae3/alt_sld_fab_wrapper_hw.tcl " "2022.02.25.16:12:52 Progress: Loading sld2d8f2ae3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776772397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776774870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776774974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776778929 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645776779628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d8f2ae3/alt_sld_fab.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776779805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776779805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776779885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776779885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776779896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776779896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776779965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776779965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776780053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776780053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776780053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/ip/sld2d8f2ae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776780122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776780122 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_driver:ds18b20_driver\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_driver:ds18b20_driver\|Mult0\"" {  } { { "../rtl/ds18b20_driver.v" "Mult0" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645776781271 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645776781271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Instantiated megafunction \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645776781368 ""}  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645776781368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776781669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776781669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645776781770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776781770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ds18b20_driver:ds18b20_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776781810 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v" 59 -1 0 } } { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/seg_driver.v" 88 -1 0 } } { "../rtl/ds18b20_driver.v" "" { Text "C:/Users/TX/Desktop/Code/Example/temp_detect_2/rtl/ds18b20_driver.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645776782042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645776782042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776782223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645776782737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/output_files/temp_detect.map.smsg " "Generated suppressed messages file C:/Users/TX/Desktop/Code/Example/temp_detect_2/prj/output_files/temp_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776782921 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 213 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 213 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1645776784175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645776784202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645776784202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2335 " "Implemented 2335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645776784430 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645776784430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645776784430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2223 " "Implemented 2223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645776784430 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645776784430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645776784430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645776784449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 16:13:04 2022 " "Processing ended: Fri Feb 25 16:13:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645776784449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645776784449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645776784449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645776784449 ""}
