/*
 File: dv_spi.c
 Author: Joshua Hintze (joshh@imsar.com )
 Description: A very simple implementation for using the SPI
 port on the Davinci 644x platform. Thanks for Joshua Hintze's sharing
 Thanks goes to Sean on Davinci Mailing List
 Limitations: Currently this is written to only use a single Chip Select to read/write EEPROM
 Platform Dependencies: Davinci
 Change History:

 Date               Author       Description

 2010/08/15  Rain Peng   Porting to DM6441 for read/write EEPROM, should mknod -m 666 /dev/spi c 60 1

 */
//
///////////////////////////
// INCLUDES
//////////////////////////
#include <linux/init.h>
#include <linux/module.h>
#include <linux/ioctl.h>
#include <linux/kernel.h>
#include <linux/spinlock.h>
#include <linux/delay.h>              // udelay()
#include <linux/fs.h>                 // everything...
#include <asm/uaccess.h>              // copy_from/to_user
#include <linux/kfifo.h>
// Definition for SPI Base Address and the local Power or Sleep Controller LPSoC
#include <mach/spi.h>
#include <linux/gpio.h>
#include <mach/hardware.h>
#include <linux/spi/spi.h>
#include <linux/clk.h>
#include "myspi.h"

//-------------------------------------------------------------------------------------------------
typedef union tagUarray
{
  unsigned int udata;
  unsigned char uarray[4];
}Uarray;
///////////////////////////
// DEFINITIONS & GLOBALS
//////////////////////////
// Register definitions to control the SPI
#define SPIGCR0                                   0x01C66800  //SPI Global Control Register0
#define SPIGCR1                                   0x01C66804  //SPI Global Control Register1
#define SPIINT                                    0x01C66808  //SPI Interrupt Register
#define SPILVL                                    0x01C6680c  //SPI Interrupt Level Register
#define SPIFLG                                    0x01C66810  // SPI Flag Status Register
#define SPIPC0                                    0x01C66814  // SPI Pin Control Register 0
#define SPIPC2                                    0x01C6681C  // SPI Pin Control Register 2
#define SPIDAT1                                   0x01C6683C  // SPI Shift Register 1
#define SPIBUF                                    0x01C66840  // SPI Buffer Register
#define SPIEMU                                    0x01C66844  // SPI Emulation Register
#define SPIDELAY	                          0x01C66848  // SPI Delay Register
#define SPIDEF                                    0x01C6684C  // SPI Default Chip Select Register
#define SPIFMT0                                   0x01C66850  // SPI Data Format Register 0
#define SPIFMT1                                   0x01C66854  // SPI Data Format Register 1
#define SPIFMT2                                   0x01C66858  // SPI Data Format Register 2
#define SPIFMT3                                   0x01C6685C  // SPI Data Format Register 3
#define INTVEC0                                   0x01C66860  // SPI Interrupt Vector Register 0
#define INTVEC1                                   0x01C66864  // SPI Interrupt Vector Register 1
//Definition for GPIO Pin Multiplexing
#ifndef PINMUX1REG

#define PINMUX0REG                                0x01C40000
#define PINMUX1REG                                0x01C40004
#define VALUE_PINMUX0REG                          0x81400C09
#define VALUE_PINMUX1REG                          0x10581

#endif
// SPI format - Polarity and Phase
// ***NOTE*** It doesn't seem like the SPI Phase for the davinci follows the standard
// phase as described by the motorola architecture. I.E. phase 0 = sample on rising edge of clock
// In the davinci it seems this is opposite.
#define SPI_PHASE               1
#define SPI_POLARITY            0
#define SPI_PRESCALE            16
// Macro for accessing a memory location such as a register
#define SPI_REG(reg)    (*(int *__iomem) IO_ADDRESS(reg))
// Version numbers
#define MAJOR_VERSION           153
#define MINOR_VERSION           01
// Max Read/Write buff size
#define MAX_BUF_SIZE            1024
//Configure SPIFMTn
#define SPIFMT_16BIT            0x00023510 //5MHz (0x1A) Polarity 1,Phase 0
#define SPIFMT_8BIT             0x00023508 //5MHz (0x1A) Polarity 1,Phase 0
//SPIBUF
#define SPIBUF_TXFULL_MASK	BIT(29)
#define SPIBUF_RXEMPTY_MASK	BIT(31)
//EN CHIP MASK
#define CHIP0_MASK        0x00020000
#define CHIP1_MASK        0x01010000

//--------------------------------------------------------------------------------------------------
// Global pointer to the clock struct. We use this to start up the LPSoC (local power system on chip)
// so our SPI peripheral has power going to it.
static struct clk *g_clkptr = NULL;
static atomic_t g_opencounter = ATOMIC_INIT(1);  // 定义原子变量v，并初始化为1

static void init_pinmux(void);
static void reset_spimaster(void);
static int dv_spi_open(struct inode *inode, struct file *filp);
static int dv_spi_release(struct inode *inode, struct file *filp);
static ssize_t dv_spi_ioctl(struct inode *inode, struct file *filp,\
        enum  spi_commands cmd, const unsigned long arg);
static ssize_t dv_spi_read(struct file *filp, char *buf, size_t count, loff_t *f_pos);
static ssize_t dv_spi_write(struct file *filp, const char *buf, size_t count, loff_t *f_pos);
static void dv_spi_exit(void);
static int dv_spi_init(void);


volatile static enum spi_selchip g_selchip = Sel_chip0 ;
volatile static enum spi_dataformat g_dataformat = format_16bit;
volatile static unsigned int g_chip_mask = CHIP0_MASK;
volatile static unsigned int g_cshold_mask = 0;

volatile static unsigned int g_mux0,g_mux1;

static void inline wait_untilsend(void)
{
	if(NULL == g_clkptr)
	{
          return;
	}
	while(SPIBUF_RXEMPTY_MASK & SPI_REG(SPIBUF))
	{
          cpu_relax();
	}
}

static void inline add2kfifo(const unsigned char *pdata,const unsigned int len)
{
#if 0
  if(kfifo_len(g_kfifo) < MAX_BUF_SIZE)
  {
	kfifo_put(g_kfifo,pdata,len);
  }
  else
  {
	 kfifo_reset(g_kfifo);
  }
  #endif
}

// This function will initialize the pinmux register
// --------------------------------
// Configure GPIO Pins for SPI
// --------------------------------
static void init_pinmux(void)
{
	// Enable the SPI pins on the GPIO
	SPI_REG(PINMUX0REG) = g_mux0;
	SPI_REG(PINMUX1REG) = (g_mux1|0x0100);
}

static void reset_spimaster(void)
{
	SPI_REG(SPIGCR0) = 0x00000000;
	mdelay(1); // Delay for a bit
	SPI_REG(SPIGCR0) = 0x00000001;
	SPI_REG(SPIGCR1) = 0x00000003; //SPIGCR1 CLKMOD和MASTERMOD
}

// Called when a userspace program opens the file
int dv_spi_open(struct inode *inode, struct file *filp)
{
	printk("<1>open +\n");
	//printk("\ninit_pinmux\n");
	if(!atomic_dec_and_test(&g_opencounter))
	{
		atomic_inc(&g_opencounter);
        return -EBUSY;  // 已经打开
	}
	// Power up the SPI hardware by requesting and enabling the clock
	g_clkptr = clk_get(NULL, "spi");
	if (NULL == g_clkptr)
	{
		printk("<l>Error could not get the clock\n");
		return -ENODEV;
	}
	else
	{
		clk_enable(g_clkptr);
	}
	init_pinmux();
	return 0;
}

// Called when a userspace program closes the file
int dv_spi_release(struct inode *inode, struct file *filp)
{
	printk("\nclose\n");
	// Place SPI peripheral into reset
	SPI_REG(SPIGCR0) = 0;
	// Remove the SPI output on the GPIO
	SPI_REG(PINMUX1REG) &= (~0x00000100);
	// Disable the clock thus removing power from the peripheral
	if (g_clkptr)
	{
		clk_disable(g_clkptr);
	}
	g_clkptr = NULL;
	atomic_inc(&g_opencounter);
	return 0;
}
// Reading from the SPI device
ssize_t dv_spi_read(struct file *filp, char __user *buf, size_t count, loff_t
	*f_pos)
{
	Uarray buf_val;
	ssize_t	status = 0;

	if((NULL == buf)||(count <= 0))
	{
            return -1;
	}
	#if 0
	len = kfifo_len(g_kfifo);
	if(count > len)
	{
      count = len ;
	}
	memset(g_readbuf,0,sizeof(g_readbuf));
	kfifo_get(g_kfifo,g_readbuf,count);
	// Transferring data to user space
	status = copy_to_user(buf, g_readbuf, count);
	if(0 == status)
	{
      return count;
	}
	else
	{
      return -1;
	}
	#else
	if(SPIBUF_RXEMPTY_MASK & SPI_REG(SPIBUF))
	{
	   buf_val.udata = SPI_REG(SPIBUF);
	   //printk("\n read data=%x\n",buf_val.udata);
	   count = (g_dataformat == format_8bit)?1:2;
	   // Transferring data to user space
	   status = copy_to_user(buf, buf_val.uarray,count);
	   if(0 == status)
	   {
		 return count;
	   }
	   else
	   {
		 return -1;
	   }
	}
	else
	{
       return -1;
	}
	#endif
}

// Writing to the SPI device
ssize_t dv_spi_write(struct file *filp, const char __user *buf, size_t count,
	loff_t *f_pos)
{
	size_t index = 0;
	unsigned int datareg = 0;
	Uarray buf_val;
	size_t ret = -1;

	if((NULL == buf) || (count <= 0) || (count > MAX_BUF_SIZE))
	{
           return -EINVAL ;
	}

	buf_val.udata = 0;
	while((SPI_REG(SPIBUF) & SPIBUF_RXEMPTY_MASK) == 0)
	{
		cpu_relax();
	}
	if(format_8bit == g_dataformat)
	{
	  for(index=0;index<count;)
	  {
		 buf_val.udata = SPI_REG(SPIBUF);
		 if((buf_val.udata & SPIBUF_TXFULL_MASK) == 0)
		 {
			ret = copy_from_user(&datareg, buf + index, 1);
			if(ret == 0)
			{
			   datareg &= (0x000000FF);
			   datareg |= g_chip_mask;
			   SPI_REG(SPIDAT1) = datareg;
			   //printk("\ndatareg=%x,index=%d,count=%d\n",datareg,index,count);
			   wait_untilsend();
			}
		 }
		 index++;
	  }
	}
	else if(format_16bit == g_dataformat)
	{
	  for(index=0;index<count;)
	  {
		 buf_val.udata = SPI_REG(SPIBUF);
		 if((buf_val.udata & SPIBUF_TXFULL_MASK) == 0)
		 {
		   ret = copy_from_user(&datareg, buf + index, 2);
		   if(ret == 0)
		   {
			 datareg &= (0x0000FFFF);
			 datareg |= g_chip_mask;
			 SPI_REG(SPIDAT1) = datareg;
			 //printk("\ndatareg=%x,index=%d,count=%d\n",datareg,index,count);
			 wait_untilsend();
		   }
		 }
		 index += 2;
	  }
	}
	return count;
}

ssize_t dv_spi_ioctl(struct inode *inode, struct file *filp,\
		enum  spi_commands cmd, const unsigned long arg)
{
	int tmp = -1;

	if((cmd < Cmd_reset) || (cmd > Cmd_enable24M) || (arg < Sel_chip0)||(arg > Cmd_enable24M))
	{
	  return -EINVAL ;
	}
	switch(cmd)
	{
	  case Cmd_reset:
	  {
		 reset_spimaster();
		 #if 0
		 memset(g_readbuf,0,sizeof(g_readbuf));
		 kfifo_reset(g_kfifo);
		 #endif
		 tmp = 0;
	  }
	  break;
	  case Cmd_enspi:
	  {
             if(Sel_chip0 == (enum  spi_selchip)arg)
	     {
	        SPI_REG(SPIPC0) = 0x00000E01;
	     }
	     else if(Sel_chip1 == (enum  spi_selchip)arg)
	     {
	        SPI_REG(SPIPC0) = 0x00000E02;
	     }
	     tmp = 0;
	  }
	  break;
	  case Cmd_dataformat:
	  {
		 g_dataformat = (enum spi_dataformat)arg;
		 tmp = (format_8bit == g_dataformat)?SPIFMT_8BIT:SPIFMT_16BIT;
		 SPI_REG(SPIFMT0) = tmp;
		 SPI_REG(SPIFMT1) = tmp;
		 tmp = 0;
	  }
	  break;
	  case Cmd_Cshold:
	  {
		 g_cshold_mask = (Cs_active_hold == (enum spi_cshold)arg)?BIT(28):0;
	  }
	  break;
	  case Cmd_Selchip:
	  {
		 g_selchip = (enum spi_selchip)arg;
		 if(Sel_chip0 == g_selchip)
		 {
		   SPI_REG(SPIDAT1) = 0x00000000;
		   SPI_REG(SPIDAT1) = (0x00020000 | g_cshold_mask);
		   SPI_REG(SPIDEF) = 0x00000001;
		   g_chip_mask = (CHIP0_MASK | g_cshold_mask);
		 }
		 else if(Sel_chip1 == g_selchip)
		 {
		   SPI_REG(SPIDAT1) = 0x01000000;
		   SPI_REG(SPIDAT1) = (0x00010000 | g_cshold_mask);
		   SPI_REG(SPIDEF) = 0x00000002;
		   g_chip_mask = (CHIP1_MASK | g_cshold_mask);
		 }
		 SPI_REG(SPIGCR1) = 0x01000003;
		 tmp = 0;
	  }
	  break;
	  case Cmd_disable24M:
	  {
                 g_mux0 = SPI_REG(PINMUX0REG);
                 g_mux1 = SPI_REG(PINMUX1REG);
                 printk("reg0 = %x,reg1 = %x\n",g_mux0,g_mux1);
                 printk("\nCmd_disable24M\n");
		 SPI_REG(PINMUX1REG) = (g_mux1 & 0xFFFCFFFF);
                 asm("nop\n\t");
                 SPI_REG(PINMUX1REG) = (g_mux1 | 0x00030000);

	  }
	  break;
	  case Cmd_enable24M:
	  {
	         SPI_REG(PINMUX1REG) = (g_mux1 | 0x00030000);
		 printk("\nCmd_enable24M\n");
		 g_mux0 = SPI_REG(PINMUX0REG);
                 g_mux1 = SPI_REG(PINMUX1REG);
                 printk("reg0 = %x,reg1 = %x\n",g_mux0,g_mux1);
	  }
	  break;
	  default:
	  {
        tmp = -EINVAL;
	  }
	  break;
	}
	return tmp;
}

// Structure that declares the usual file access functions
static struct file_operations dv_spi_fops =
{
	.owner = THIS_MODULE,
	.read = dv_spi_read,
	.write = dv_spi_write,
	.ioctl = dv_spi_ioctl,
	.open = dv_spi_open,
	.release = dv_spi_release
};

static int dv_spi_init(void)
{
	int result;
        unsigned int phy_reg = 0;

	/* Registering device */
	result = register_chrdev(MAJOR_VERSION, "spi", &dv_spi_fops);
	if (result < 0)
	{
		printk("\ndv_spi: cannot obtain major number %d\n", MAJOR_VERSION);
		return result;
	}
	#if 0
	// Allocate space for the read buffer
	g_readbuf = kmalloc(MAX_BUF_SIZE, GFP_KERNEL);
	if (!g_readbuf)
	{
		result = -ENOMEM;
		dv_spi_exit();
		return result;
	}
	g_kfifo = kfifo_alloc(MAX_BUF_SIZE, GFP_KERNEL,&g_spinlock);
	if (!g_kfifo)
	{
		result = -ENOMEM;
		dv_spi_exit();
		return result;
	}
	#endif
#if 1
    g_mux0 = SPI_REG(PINMUX0REG);
    g_mux1 = SPI_REG(PINMUX1REG);
    printk("reg0 = %x,reg1 = %x\n",g_mux0,g_mux1);
    phy_reg = SPI_REG(PINMUX0REG + 0x34);
    printk("phy_reg = %x\n",phy_reg);
#endif
	printk("\nInserting SPI module\n");
	return 0;
}

static void dv_spi_exit(void)
{
	unregister_chrdev(MAJOR_VERSION, "spi");
    #if 0
	/* Freeing buffer memory */
	if (NULL != g_readbuf)
	{
		kfree(g_readbuf);
		g_readbuf = NULL;
	}
	if(NULL != g_kfifo)
	{
	   kfifo_free(g_kfifo);
	   g_kfifo = NULL;
	}
	#endif
	dv_spi_release(0, 0);
	printk("\nRemoving SPI module\n");
}

MODULE_LICENSE("Dual BSD/GPL");
module_init(dv_spi_init);
module_exit(dv_spi_exit);
