
f103_sleep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000310c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003218  08003218  00013218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032b0  080032b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080032b0  080032b0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032b0  080032b0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032b0  080032b0  000132b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032b4  080032b4  000132b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  08003328  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08003328  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c91  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd5  00000000  00000000  00028d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002aa00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d0  00000000  00000000  0002b288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017753  00000000  00000000  0002ba58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009594  00000000  00000000  000431ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c56  00000000  00000000  0004c73f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1395  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002504  00000000  00000000  000d13e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003200 	.word	0x08003200

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003200 	.word	0x08003200

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 facd 	bl	8000700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f871 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f951 	bl	8000410 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800016e:	f000 f925 	bl	80003bc <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000172:	f000 f8bf 	bl	80002f4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  sprintf (UART_msg_TX,"sleep_mode_start\r\n");
 8000176:	492f      	ldr	r1, [pc, #188]	; (8000234 <main+0xd8>)
 8000178:	482f      	ldr	r0, [pc, #188]	; (8000238 <main+0xdc>)
 800017a:	f002 fc07 	bl	800298c <siprintf>
  HAL_UART_Transmit(&huart1, (unsigned char*)UART_msg_TX, strlen(UART_msg_TX), 0x1000);
 800017e:	482e      	ldr	r0, [pc, #184]	; (8000238 <main+0xdc>)
 8000180:	f7ff ffe4 	bl	800014c <strlen>
 8000184:	4603      	mov	r3, r0
 8000186:	b29a      	uxth	r2, r3
 8000188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800018c:	492a      	ldr	r1, [pc, #168]	; (8000238 <main+0xdc>)
 800018e:	482b      	ldr	r0, [pc, #172]	; (800023c <main+0xe0>)
 8000190:	f002 fa60 	bl	8002654 <HAL_UART_Transmit>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000194:	2101      	movs	r1, #1
 8000196:	2000      	movs	r0, #0
 8000198:	f000 fdce 	bl	8000d38 <HAL_PWR_EnterSLEEPMode>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sprintf (UART_msg_TX,"sleep...\r\n");
 800019c:	4928      	ldr	r1, [pc, #160]	; (8000240 <main+0xe4>)
 800019e:	4826      	ldr	r0, [pc, #152]	; (8000238 <main+0xdc>)
 80001a0:	f002 fbf4 	bl	800298c <siprintf>
	  HAL_UART_Transmit(&huart1, (unsigned char*)UART_msg_TX, strlen(UART_msg_TX), 0x1000);
 80001a4:	4824      	ldr	r0, [pc, #144]	; (8000238 <main+0xdc>)
 80001a6:	f7ff ffd1 	bl	800014c <strlen>
 80001aa:	4603      	mov	r3, r0
 80001ac:	b29a      	uxth	r2, r3
 80001ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80001b2:	4921      	ldr	r1, [pc, #132]	; (8000238 <main+0xdc>)
 80001b4:	4821      	ldr	r0, [pc, #132]	; (800023c <main+0xe0>)
 80001b6:	f002 fa4d 	bl	8002654 <HAL_UART_Transmit>
	  HAL_SuspendTick(); //разрешение прерывания по достижению 0 таймера  SysTick. Перед переходом в спящий режим SLEEP целесообразно бит TICKINT сбросить.
 80001ba:	f000 fb03 	bl	80007c4 <HAL_SuspendTick>
	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80001be:	2101      	movs	r1, #1
 80001c0:	2000      	movs	r0, #0
 80001c2:	f000 fdb9 	bl	8000d38 <HAL_PWR_EnterSLEEPMode>
	  HAL_ResumeTick();
 80001c6:	f000 fb0b 	bl	80007e0 <HAL_ResumeTick>
	  sTime.Hours = 1;
 80001ca:	2301      	movs	r3, #1
 80001cc:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = 0;
 80001ce:	2300      	movs	r3, #0
 80001d0:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	73bb      	strb	r3, [r7, #14]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80001d6:	f107 030c 	add.w	r3, r7, #12
 80001da:	2200      	movs	r2, #0
 80001dc:	4619      	mov	r1, r3
 80001de:	4819      	ldr	r0, [pc, #100]	; (8000244 <main+0xe8>)
 80001e0:	f001 fbf0 	bl	80019c4 <HAL_RTC_SetTime>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d001      	beq.n	80001ee <main+0x92>
	   {
	     Error_Handler();
 80001ea:	f000 f933 	bl	8000454 <Error_Handler>
	   }
	  sAlarm.AlarmTime.Hours = 1;
 80001ee:	2301      	movs	r3, #1
 80001f0:	713b      	strb	r3, [r7, #4]
	  sAlarm.AlarmTime.Minutes = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	717b      	strb	r3, [r7, #5]
	  sAlarm.AlarmTime.Seconds = 5;
 80001f6:	2305      	movs	r3, #5
 80001f8:	71bb      	strb	r3, [r7, #6]
	  sAlarm.Alarm = RTC_ALARM_A;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60bb      	str	r3, [r7, #8]
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2200      	movs	r2, #0
 8000202:	4619      	mov	r1, r3
 8000204:	480f      	ldr	r0, [pc, #60]	; (8000244 <main+0xe8>)
 8000206:	f001 fe03 	bl	8001e10 <HAL_RTC_SetAlarm_IT>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <main+0xb8>
	    {
	      Error_Handler();
 8000210:	f000 f920 	bl	8000454 <Error_Handler>
	    }
	  sprintf (UART_msg_TX,"wake up!\r\n");
 8000214:	490c      	ldr	r1, [pc, #48]	; (8000248 <main+0xec>)
 8000216:	4808      	ldr	r0, [pc, #32]	; (8000238 <main+0xdc>)
 8000218:	f002 fbb8 	bl	800298c <siprintf>
	  HAL_UART_Transmit(&huart1, (unsigned char*)UART_msg_TX, strlen(UART_msg_TX), 0x1000);
 800021c:	4806      	ldr	r0, [pc, #24]	; (8000238 <main+0xdc>)
 800021e:	f7ff ff95 	bl	800014c <strlen>
 8000222:	4603      	mov	r3, r0
 8000224:	b29a      	uxth	r2, r3
 8000226:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <main+0xdc>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <main+0xe0>)
 800022e:	f002 fa11 	bl	8002654 <HAL_UART_Transmit>
	  sprintf (UART_msg_TX,"sleep...\r\n");
 8000232:	e7b3      	b.n	800019c <main+0x40>
 8000234:	08003218 	.word	0x08003218
 8000238:	2000008c 	.word	0x2000008c
 800023c:	200000cc 	.word	0x200000cc
 8000240:	0800322c 	.word	0x0800322c
 8000244:	20000110 	.word	0x20000110
 8000248:	08003238 	.word	0x08003238

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b094      	sub	sp, #80	; 0x50
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000256:	2228      	movs	r2, #40	; 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f002 fb8e 	bl	800297c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	f107 0314 	add.w	r3, r7, #20
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
 800026e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800027c:	230a      	movs	r3, #10
 800027e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	2301      	movs	r3, #1
 8000282:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000284:	2310      	movs	r3, #16
 8000286:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000288:	2301      	movs	r3, #1
 800028a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800028c:	2300      	movs	r3, #0
 800028e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000290:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000294:	4618      	mov	r0, r3
 8000296:	f000 fd6b 	bl	8000d70 <HAL_RCC_OscConfig>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a0:	f000 f8d8 	bl	8000454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a4:	230f      	movs	r3, #15
 80002a6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a8:	2300      	movs	r3, #0
 80002aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b8:	f107 0314 	add.w	r3, r7, #20
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 ffd6 	bl	8001270 <HAL_RCC_ClockConfig>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ca:	f000 f8c3 	bl	8000454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80002ce:	2301      	movs	r3, #1
 80002d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80002d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002d6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 f962 	bl	80015a4 <HAL_RCCEx_PeriphCLKConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80002e6:	f000 f8b5 	bl	8000454 <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3750      	adds	r7, #80	; 0x50
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b084      	sub	sp, #16
 80002f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80002fa:	f107 030c 	add.w	r3, r7, #12
 80002fe:	2100      	movs	r1, #0
 8000300:	460a      	mov	r2, r1
 8000302:	801a      	strh	r2, [r3, #0]
 8000304:	460a      	mov	r2, r1
 8000306:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000308:	2300      	movs	r3, #0
 800030a:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 800030c:	463b      	mov	r3, r7
 800030e:	2200      	movs	r2, #0
 8000310:	601a      	str	r2, [r3, #0]
 8000312:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000314:	4b27      	ldr	r3, [pc, #156]	; (80003b4 <MX_RTC_Init+0xc0>)
 8000316:	4a28      	ldr	r2, [pc, #160]	; (80003b8 <MX_RTC_Init+0xc4>)
 8000318:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800031a:	4b26      	ldr	r3, [pc, #152]	; (80003b4 <MX_RTC_Init+0xc0>)
 800031c:	f04f 32ff 	mov.w	r2, #4294967295
 8000320:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000322:	4b24      	ldr	r3, [pc, #144]	; (80003b4 <MX_RTC_Init+0xc0>)
 8000324:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000328:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800032a:	4822      	ldr	r0, [pc, #136]	; (80003b4 <MX_RTC_Init+0xc0>)
 800032c:	f001 fab4 	bl	8001898 <HAL_RTC_Init>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8000336:	f000 f88d 	bl	8000454 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 800033a:	2301      	movs	r3, #1
 800033c:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 800033e:	2300      	movs	r3, #0
 8000340:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 8000342:	2300      	movs	r3, #0
 8000344:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000346:	f107 030c 	add.w	r3, r7, #12
 800034a:	2201      	movs	r2, #1
 800034c:	4619      	mov	r1, r3
 800034e:	4819      	ldr	r0, [pc, #100]	; (80003b4 <MX_RTC_Init+0xc0>)
 8000350:	f001 fb38 	bl	80019c4 <HAL_RTC_SetTime>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 800035a:	f000 f87b 	bl	8000454 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800035e:	2301      	movs	r3, #1
 8000360:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000362:	2301      	movs	r3, #1
 8000364:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 8000366:	2301      	movs	r3, #1
 8000368:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 800036a:	2300      	movs	r3, #0
 800036c:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800036e:	f107 0308 	add.w	r3, r7, #8
 8000372:	2201      	movs	r2, #1
 8000374:	4619      	mov	r1, r3
 8000376:	480f      	ldr	r0, [pc, #60]	; (80003b4 <MX_RTC_Init+0xc0>)
 8000378:	f001 fc94 	bl	8001ca4 <HAL_RTC_SetDate>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000382:	f000 f867 	bl	8000454 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000386:	2301      	movs	r3, #1
 8000388:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800038a:	2300      	movs	r3, #0
 800038c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x10;
 800038e:	2310      	movs	r3, #16
 8000390:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000392:	2300      	movs	r3, #0
 8000394:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000396:	463b      	mov	r3, r7
 8000398:	2201      	movs	r2, #1
 800039a:	4619      	mov	r1, r3
 800039c:	4805      	ldr	r0, [pc, #20]	; (80003b4 <MX_RTC_Init+0xc0>)
 800039e:	f001 fd37 	bl	8001e10 <HAL_RTC_SetAlarm_IT>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80003a8:	f000 f854 	bl	8000454 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80003ac:	bf00      	nop
 80003ae:	3710      	adds	r7, #16
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20000110 	.word	0x20000110
 80003b8:	40002800 	.word	0x40002800

080003bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003c0:	4b11      	ldr	r3, [pc, #68]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003c2:	4a12      	ldr	r2, [pc, #72]	; (800040c <MX_USART1_UART_Init+0x50>)
 80003c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80003c6:	4b10      	ldr	r3, [pc, #64]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003c8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80003cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003ce:	4b0e      	ldr	r3, [pc, #56]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003d4:	4b0c      	ldr	r3, [pc, #48]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003dc:	2200      	movs	r2, #0
 80003de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003e0:	4b09      	ldr	r3, [pc, #36]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003e2:	220c      	movs	r2, #12
 80003e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003e6:	4b08      	ldr	r3, [pc, #32]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003f2:	4805      	ldr	r0, [pc, #20]	; (8000408 <MX_USART1_UART_Init+0x4c>)
 80003f4:	f002 f8e1 	bl	80025ba <HAL_UART_Init>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003fe:	f000 f829 	bl	8000454 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000402:	bf00      	nop
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	200000cc 	.word	0x200000cc
 800040c:	40013800 	.word	0x40013800

08000410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000416:	4b0e      	ldr	r3, [pc, #56]	; (8000450 <MX_GPIO_Init+0x40>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	4a0d      	ldr	r2, [pc, #52]	; (8000450 <MX_GPIO_Init+0x40>)
 800041c:	f043 0310 	orr.w	r3, r3, #16
 8000420:	6193      	str	r3, [r2, #24]
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <MX_GPIO_Init+0x40>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f003 0310 	and.w	r3, r3, #16
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <MX_GPIO_Init+0x40>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	4a07      	ldr	r2, [pc, #28]	; (8000450 <MX_GPIO_Init+0x40>)
 8000434:	f043 0304 	orr.w	r3, r3, #4
 8000438:	6193      	str	r3, [r2, #24]
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <MX_GPIO_Init+0x40>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	f003 0304 	and.w	r3, r3, #4
 8000442:	603b      	str	r3, [r7, #0]
 8000444:	683b      	ldr	r3, [r7, #0]

}
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	40021000 	.word	0x40021000

08000454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000458:	b672      	cpsid	i
}
 800045a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800045c:	e7fe      	b.n	800045c <Error_Handler+0x8>
	...

08000460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000460:	b480      	push	{r7}
 8000462:	b085      	sub	sp, #20
 8000464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000466:	4b15      	ldr	r3, [pc, #84]	; (80004bc <HAL_MspInit+0x5c>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	4a14      	ldr	r2, [pc, #80]	; (80004bc <HAL_MspInit+0x5c>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6193      	str	r3, [r2, #24]
 8000472:	4b12      	ldr	r3, [pc, #72]	; (80004bc <HAL_MspInit+0x5c>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	f003 0301 	and.w	r3, r3, #1
 800047a:	60bb      	str	r3, [r7, #8]
 800047c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800047e:	4b0f      	ldr	r3, [pc, #60]	; (80004bc <HAL_MspInit+0x5c>)
 8000480:	69db      	ldr	r3, [r3, #28]
 8000482:	4a0e      	ldr	r2, [pc, #56]	; (80004bc <HAL_MspInit+0x5c>)
 8000484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000488:	61d3      	str	r3, [r2, #28]
 800048a:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <HAL_MspInit+0x5c>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000496:	4b0a      	ldr	r3, [pc, #40]	; (80004c0 <HAL_MspInit+0x60>)
 8000498:	685b      	ldr	r3, [r3, #4]
 800049a:	60fb      	str	r3, [r7, #12]
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	4a04      	ldr	r2, [pc, #16]	; (80004c0 <HAL_MspInit+0x60>)
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004b2:	bf00      	nop
 80004b4:	3714      	adds	r7, #20
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	40021000 	.word	0x40021000
 80004c0:	40010000 	.word	0x40010000

080004c4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a13      	ldr	r2, [pc, #76]	; (8000520 <HAL_RTC_MspInit+0x5c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d120      	bne.n	8000518 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80004d6:	f000 fc23 	bl	8000d20 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80004da:	4b12      	ldr	r3, [pc, #72]	; (8000524 <HAL_RTC_MspInit+0x60>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a11      	ldr	r2, [pc, #68]	; (8000524 <HAL_RTC_MspInit+0x60>)
 80004e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b0f      	ldr	r3, [pc, #60]	; (8000524 <HAL_RTC_MspInit+0x60>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80004f2:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <HAL_RTC_MspInit+0x64>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80004f8:	2200      	movs	r2, #0
 80004fa:	2100      	movs	r1, #0
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 fa54 	bl	80009aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000502:	2003      	movs	r0, #3
 8000504:	f000 fa6d 	bl	80009e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000508:	2200      	movs	r2, #0
 800050a:	2100      	movs	r1, #0
 800050c:	2029      	movs	r0, #41	; 0x29
 800050e:	f000 fa4c 	bl	80009aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000512:	2029      	movs	r0, #41	; 0x29
 8000514:	f000 fa65 	bl	80009e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000518:	bf00      	nop
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40002800 	.word	0x40002800
 8000524:	40021000 	.word	0x40021000
 8000528:	4242043c 	.word	0x4242043c

0800052c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a1c      	ldr	r2, [pc, #112]	; (80005b8 <HAL_UART_MspInit+0x8c>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d131      	bne.n	80005b0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800054c:	4b1b      	ldr	r3, [pc, #108]	; (80005bc <HAL_UART_MspInit+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a1a      	ldr	r2, [pc, #104]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <HAL_UART_MspInit+0x90>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <HAL_UART_MspInit+0x90>)
 800056a:	f043 0304 	orr.w	r3, r3, #4
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_UART_MspInit+0x90>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0304 	and.w	r3, r3, #4
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800057c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000580:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000582:	2302      	movs	r3, #2
 8000584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000586:	2303      	movs	r3, #3
 8000588:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 0310 	add.w	r3, r7, #16
 800058e:	4619      	mov	r1, r3
 8000590:	480b      	ldr	r0, [pc, #44]	; (80005c0 <HAL_UART_MspInit+0x94>)
 8000592:	f000 fa41 	bl	8000a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800059a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	4619      	mov	r1, r3
 80005aa:	4805      	ldr	r0, [pc, #20]	; (80005c0 <HAL_UART_MspInit+0x94>)
 80005ac:	f000 fa34 	bl	8000a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005b0:	bf00      	nop
 80005b2:	3720      	adds	r7, #32
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40013800 	.word	0x40013800
 80005bc:	40021000 	.word	0x40021000
 80005c0:	40010800 	.word	0x40010800

080005c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <NMI_Handler+0x4>

080005ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <HardFault_Handler+0x4>

080005d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <MemManage_Handler+0x4>

080005d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005da:	e7fe      	b.n	80005da <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr

080005ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005ee:	b480      	push	{r7}
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr

080005fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr

08000606 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800060a:	f000 f8bf 	bl	800078c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <RTC_IRQHandler+0x10>)
 800061a:	f001 ff85 	bl	8002528 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000110 	.word	0x20000110

08000628 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800062c:	4802      	ldr	r0, [pc, #8]	; (8000638 <RTC_Alarm_IRQHandler+0x10>)
 800062e:	f001 fca7 	bl	8001f80 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000110 	.word	0x20000110

0800063c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000644:	4a14      	ldr	r2, [pc, #80]	; (8000698 <_sbrk+0x5c>)
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <_sbrk+0x60>)
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000650:	4b13      	ldr	r3, [pc, #76]	; (80006a0 <_sbrk+0x64>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d102      	bne.n	800065e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <_sbrk+0x64>)
 800065a:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <_sbrk+0x68>)
 800065c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800065e:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <_sbrk+0x64>)
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4413      	add	r3, r2
 8000666:	693a      	ldr	r2, [r7, #16]
 8000668:	429a      	cmp	r2, r3
 800066a:	d207      	bcs.n	800067c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800066c:	f002 f95c 	bl	8002928 <__errno>
 8000670:	4603      	mov	r3, r0
 8000672:	220c      	movs	r2, #12
 8000674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000676:	f04f 33ff 	mov.w	r3, #4294967295
 800067a:	e009      	b.n	8000690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <_sbrk+0x64>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000682:	4b07      	ldr	r3, [pc, #28]	; (80006a0 <_sbrk+0x64>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4413      	add	r3, r2
 800068a:	4a05      	ldr	r2, [pc, #20]	; (80006a0 <_sbrk+0x64>)
 800068c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800068e:	68fb      	ldr	r3, [r7, #12]
}
 8000690:	4618      	mov	r0, r3
 8000692:	3718      	adds	r7, #24
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20005000 	.word	0x20005000
 800069c:	00000400 	.word	0x00000400
 80006a0:	200000c0 	.word	0x200000c0
 80006a4:	20000138 	.word	0x20000138

080006a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006b6:	490d      	ldr	r1, [pc, #52]	; (80006ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006b8:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006bc:	e002      	b.n	80006c4 <LoopCopyDataInit>

080006be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006c2:	3304      	adds	r3, #4

080006c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c8:	d3f9      	bcc.n	80006be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ca:	4a0a      	ldr	r2, [pc, #40]	; (80006f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006cc:	4c0a      	ldr	r4, [pc, #40]	; (80006f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d0:	e001      	b.n	80006d6 <LoopFillZerobss>

080006d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d4:	3204      	adds	r2, #4

080006d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d8:	d3fb      	bcc.n	80006d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006da:	f7ff ffe5 	bl	80006a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006de:	f002 f929 	bl	8002934 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006e2:	f7ff fd3b 	bl	800015c <main>
  bx lr
 80006e6:	4770      	bx	lr
  ldr r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ec:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80006f0:	080032b8 	.word	0x080032b8
  ldr r2, =_sbss
 80006f4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80006f8:	20000138 	.word	0x20000138

080006fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006fc:	e7fe      	b.n	80006fc <ADC1_2_IRQHandler>
	...

08000700 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <HAL_Init+0x28>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_Init+0x28>)
 800070a:	f043 0310 	orr.w	r3, r3, #16
 800070e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000710:	2003      	movs	r0, #3
 8000712:	f000 f93f 	bl	8000994 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000716:	2000      	movs	r0, #0
 8000718:	f000 f808 	bl	800072c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800071c:	f7ff fea0 	bl	8000460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40022000 	.word	0x40022000

0800072c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000734:	4b12      	ldr	r3, [pc, #72]	; (8000780 <HAL_InitTick+0x54>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b12      	ldr	r3, [pc, #72]	; (8000784 <HAL_InitTick+0x58>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	4619      	mov	r1, r3
 800073e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000742:	fbb3 f3f1 	udiv	r3, r3, r1
 8000746:	fbb2 f3f3 	udiv	r3, r2, r3
 800074a:	4618      	mov	r0, r3
 800074c:	f000 f957 	bl	80009fe <HAL_SYSTICK_Config>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	e00e      	b.n	8000778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2b0f      	cmp	r3, #15
 800075e:	d80a      	bhi.n	8000776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000760:	2200      	movs	r2, #0
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	f04f 30ff 	mov.w	r0, #4294967295
 8000768:	f000 f91f 	bl	80009aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800076c:	4a06      	ldr	r2, [pc, #24]	; (8000788 <HAL_InitTick+0x5c>)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000772:	2300      	movs	r3, #0
 8000774:	e000      	b.n	8000778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
}
 8000778:	4618      	mov	r0, r3
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20000000 	.word	0x20000000
 8000784:	20000008 	.word	0x20000008
 8000788:	20000004 	.word	0x20000004

0800078c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <HAL_IncTick+0x1c>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	461a      	mov	r2, r3
 8000796:	4b05      	ldr	r3, [pc, #20]	; (80007ac <HAL_IncTick+0x20>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4413      	add	r3, r2
 800079c:	4a03      	ldr	r2, [pc, #12]	; (80007ac <HAL_IncTick+0x20>)
 800079e:	6013      	str	r3, [r2, #0]
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr
 80007a8:	20000008 	.word	0x20000008
 80007ac:	20000124 	.word	0x20000124

080007b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return uwTick;
 80007b4:	4b02      	ldr	r3, [pc, #8]	; (80007c0 <HAL_GetTick+0x10>)
 80007b6:	681b      	ldr	r3, [r3, #0]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	20000124 	.word	0x20000124

080007c4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80007c8:	4b04      	ldr	r3, [pc, #16]	; (80007dc <HAL_SuspendTick+0x18>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a03      	ldr	r2, [pc, #12]	; (80007dc <HAL_SuspendTick+0x18>)
 80007ce:	f023 0302 	bic.w	r3, r3, #2
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80007e4:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <HAL_ResumeTick+0x18>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a03      	ldr	r2, [pc, #12]	; (80007f8 <HAL_ResumeTick+0x18>)
 80007ea:	f043 0302 	orr.w	r3, r3, #2
 80007ee:	6013      	str	r3, [r2, #0]
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	e000e010 	.word	0xe000e010

080007fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f003 0307 	and.w	r3, r3, #7
 800080a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <__NVIC_SetPriorityGrouping+0x44>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000818:	4013      	ands	r3, r2
 800081a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000824:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800082e:	4a04      	ldr	r2, [pc, #16]	; (8000840 <__NVIC_SetPriorityGrouping+0x44>)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	60d3      	str	r3, [r2, #12]
}
 8000834:	bf00      	nop
 8000836:	3714      	adds	r7, #20
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000848:	4b04      	ldr	r3, [pc, #16]	; (800085c <__NVIC_GetPriorityGrouping+0x18>)
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	0a1b      	lsrs	r3, r3, #8
 800084e:	f003 0307 	and.w	r3, r3, #7
}
 8000852:	4618      	mov	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800086a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086e:	2b00      	cmp	r3, #0
 8000870:	db0b      	blt.n	800088a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	f003 021f 	and.w	r2, r3, #31
 8000878:	4906      	ldr	r1, [pc, #24]	; (8000894 <__NVIC_EnableIRQ+0x34>)
 800087a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087e:	095b      	lsrs	r3, r3, #5
 8000880:	2001      	movs	r0, #1
 8000882:	fa00 f202 	lsl.w	r2, r0, r2
 8000886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800088a:	bf00      	nop
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	e000e100 	.word	0xe000e100

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	; (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	; (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	; 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	; 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3b01      	subs	r3, #1
 800095c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000960:	d301      	bcc.n	8000966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000962:	2301      	movs	r3, #1
 8000964:	e00f      	b.n	8000986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000966:	4a0a      	ldr	r2, [pc, #40]	; (8000990 <SysTick_Config+0x40>)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3b01      	subs	r3, #1
 800096c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096e:	210f      	movs	r1, #15
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	f7ff ff90 	bl	8000898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000978:	4b05      	ldr	r3, [pc, #20]	; (8000990 <SysTick_Config+0x40>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097e:	4b04      	ldr	r3, [pc, #16]	; (8000990 <SysTick_Config+0x40>)
 8000980:	2207      	movs	r2, #7
 8000982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000984:	2300      	movs	r3, #0
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	e000e010 	.word	0xe000e010

08000994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f7ff ff2d 	bl	80007fc <__NVIC_SetPriorityGrouping>
}
 80009a2:	bf00      	nop
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b086      	sub	sp, #24
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	4603      	mov	r3, r0
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	607a      	str	r2, [r7, #4]
 80009b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009bc:	f7ff ff42 	bl	8000844 <__NVIC_GetPriorityGrouping>
 80009c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	6978      	ldr	r0, [r7, #20]
 80009c8:	f7ff ff90 	bl	80008ec <NVIC_EncodePriority>
 80009cc:	4602      	mov	r2, r0
 80009ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009d2:	4611      	mov	r1, r2
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff ff5f 	bl	8000898 <__NVIC_SetPriority>
}
 80009da:	bf00      	nop
 80009dc:	3718      	adds	r7, #24
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	4603      	mov	r3, r0
 80009ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff35 	bl	8000860 <__NVIC_EnableIRQ>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ffa2 	bl	8000950 <SysTick_Config>
 8000a0c:	4603      	mov	r3, r0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b08b      	sub	sp, #44	; 0x2c
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a22:	2300      	movs	r3, #0
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a26:	2300      	movs	r3, #0
 8000a28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a2a:	e169      	b.n	8000d00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	69fa      	ldr	r2, [r7, #28]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a40:	69ba      	ldr	r2, [r7, #24]
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	f040 8158 	bne.w	8000cfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	4a9a      	ldr	r2, [pc, #616]	; (8000cb8 <HAL_GPIO_Init+0x2a0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d05e      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
 8000a54:	4a98      	ldr	r2, [pc, #608]	; (8000cb8 <HAL_GPIO_Init+0x2a0>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d875      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a5a:	4a98      	ldr	r2, [pc, #608]	; (8000cbc <HAL_GPIO_Init+0x2a4>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d058      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
 8000a60:	4a96      	ldr	r2, [pc, #600]	; (8000cbc <HAL_GPIO_Init+0x2a4>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d86f      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a66:	4a96      	ldr	r2, [pc, #600]	; (8000cc0 <HAL_GPIO_Init+0x2a8>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d052      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
 8000a6c:	4a94      	ldr	r2, [pc, #592]	; (8000cc0 <HAL_GPIO_Init+0x2a8>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d869      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a72:	4a94      	ldr	r2, [pc, #592]	; (8000cc4 <HAL_GPIO_Init+0x2ac>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d04c      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
 8000a78:	4a92      	ldr	r2, [pc, #584]	; (8000cc4 <HAL_GPIO_Init+0x2ac>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d863      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a7e:	4a92      	ldr	r2, [pc, #584]	; (8000cc8 <HAL_GPIO_Init+0x2b0>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d046      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
 8000a84:	4a90      	ldr	r2, [pc, #576]	; (8000cc8 <HAL_GPIO_Init+0x2b0>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d85d      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a8a:	2b12      	cmp	r3, #18
 8000a8c:	d82a      	bhi.n	8000ae4 <HAL_GPIO_Init+0xcc>
 8000a8e:	2b12      	cmp	r3, #18
 8000a90:	d859      	bhi.n	8000b46 <HAL_GPIO_Init+0x12e>
 8000a92:	a201      	add	r2, pc, #4	; (adr r2, 8000a98 <HAL_GPIO_Init+0x80>)
 8000a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a98:	08000b13 	.word	0x08000b13
 8000a9c:	08000aed 	.word	0x08000aed
 8000aa0:	08000aff 	.word	0x08000aff
 8000aa4:	08000b41 	.word	0x08000b41
 8000aa8:	08000b47 	.word	0x08000b47
 8000aac:	08000b47 	.word	0x08000b47
 8000ab0:	08000b47 	.word	0x08000b47
 8000ab4:	08000b47 	.word	0x08000b47
 8000ab8:	08000b47 	.word	0x08000b47
 8000abc:	08000b47 	.word	0x08000b47
 8000ac0:	08000b47 	.word	0x08000b47
 8000ac4:	08000b47 	.word	0x08000b47
 8000ac8:	08000b47 	.word	0x08000b47
 8000acc:	08000b47 	.word	0x08000b47
 8000ad0:	08000b47 	.word	0x08000b47
 8000ad4:	08000b47 	.word	0x08000b47
 8000ad8:	08000b47 	.word	0x08000b47
 8000adc:	08000af5 	.word	0x08000af5
 8000ae0:	08000b09 	.word	0x08000b09
 8000ae4:	4a79      	ldr	r2, [pc, #484]	; (8000ccc <HAL_GPIO_Init+0x2b4>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d013      	beq.n	8000b12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aea:	e02c      	b.n	8000b46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	623b      	str	r3, [r7, #32]
          break;
 8000af2:	e029      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	3304      	adds	r3, #4
 8000afa:	623b      	str	r3, [r7, #32]
          break;
 8000afc:	e024      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	3308      	adds	r3, #8
 8000b04:	623b      	str	r3, [r7, #32]
          break;
 8000b06:	e01f      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	330c      	adds	r3, #12
 8000b0e:	623b      	str	r3, [r7, #32]
          break;
 8000b10:	e01a      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d102      	bne.n	8000b20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b1a:	2304      	movs	r3, #4
 8000b1c:	623b      	str	r3, [r7, #32]
          break;
 8000b1e:	e013      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d105      	bne.n	8000b34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b28:	2308      	movs	r3, #8
 8000b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	69fa      	ldr	r2, [r7, #28]
 8000b30:	611a      	str	r2, [r3, #16]
          break;
 8000b32:	e009      	b.n	8000b48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b34:	2308      	movs	r3, #8
 8000b36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	69fa      	ldr	r2, [r7, #28]
 8000b3c:	615a      	str	r2, [r3, #20]
          break;
 8000b3e:	e003      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b40:	2300      	movs	r3, #0
 8000b42:	623b      	str	r3, [r7, #32]
          break;
 8000b44:	e000      	b.n	8000b48 <HAL_GPIO_Init+0x130>
          break;
 8000b46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	2bff      	cmp	r3, #255	; 0xff
 8000b4c:	d801      	bhi.n	8000b52 <HAL_GPIO_Init+0x13a>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	e001      	b.n	8000b56 <HAL_GPIO_Init+0x13e>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	3304      	adds	r3, #4
 8000b56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	2bff      	cmp	r3, #255	; 0xff
 8000b5c:	d802      	bhi.n	8000b64 <HAL_GPIO_Init+0x14c>
 8000b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	e002      	b.n	8000b6a <HAL_GPIO_Init+0x152>
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	3b08      	subs	r3, #8
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	210f      	movs	r1, #15
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	fa01 f303 	lsl.w	r3, r1, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	6a39      	ldr	r1, [r7, #32]
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	fa01 f303 	lsl.w	r3, r1, r3
 8000b84:	431a      	orrs	r2, r3
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	f000 80b1 	beq.w	8000cfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b98:	4b4d      	ldr	r3, [pc, #308]	; (8000cd0 <HAL_GPIO_Init+0x2b8>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a4c      	ldr	r2, [pc, #304]	; (8000cd0 <HAL_GPIO_Init+0x2b8>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b4a      	ldr	r3, [pc, #296]	; (8000cd0 <HAL_GPIO_Init+0x2b8>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bb0:	4a48      	ldr	r2, [pc, #288]	; (8000cd4 <HAL_GPIO_Init+0x2bc>)
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc0:	f003 0303 	and.w	r3, r3, #3
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	220f      	movs	r2, #15
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4a40      	ldr	r2, [pc, #256]	; (8000cd8 <HAL_GPIO_Init+0x2c0>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d013      	beq.n	8000c04 <HAL_GPIO_Init+0x1ec>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a3f      	ldr	r2, [pc, #252]	; (8000cdc <HAL_GPIO_Init+0x2c4>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d00d      	beq.n	8000c00 <HAL_GPIO_Init+0x1e8>
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a3e      	ldr	r2, [pc, #248]	; (8000ce0 <HAL_GPIO_Init+0x2c8>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d007      	beq.n	8000bfc <HAL_GPIO_Init+0x1e4>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4a3d      	ldr	r2, [pc, #244]	; (8000ce4 <HAL_GPIO_Init+0x2cc>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d101      	bne.n	8000bf8 <HAL_GPIO_Init+0x1e0>
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	e006      	b.n	8000c06 <HAL_GPIO_Init+0x1ee>
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	e004      	b.n	8000c06 <HAL_GPIO_Init+0x1ee>
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	e002      	b.n	8000c06 <HAL_GPIO_Init+0x1ee>
 8000c00:	2301      	movs	r3, #1
 8000c02:	e000      	b.n	8000c06 <HAL_GPIO_Init+0x1ee>
 8000c04:	2300      	movs	r3, #0
 8000c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c08:	f002 0203 	and.w	r2, r2, #3
 8000c0c:	0092      	lsls	r2, r2, #2
 8000c0e:	4093      	lsls	r3, r2
 8000c10:	68fa      	ldr	r2, [r7, #12]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c16:	492f      	ldr	r1, [pc, #188]	; (8000cd4 <HAL_GPIO_Init+0x2bc>)
 8000c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1a:	089b      	lsrs	r3, r3, #2
 8000c1c:	3302      	adds	r3, #2
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d006      	beq.n	8000c3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c30:	4b2d      	ldr	r3, [pc, #180]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	492c      	ldr	r1, [pc, #176]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	600b      	str	r3, [r1, #0]
 8000c3c:	e006      	b.n	8000c4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c3e:	4b2a      	ldr	r3, [pc, #168]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	43db      	mvns	r3, r3
 8000c46:	4928      	ldr	r1, [pc, #160]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c48:	4013      	ands	r3, r2
 8000c4a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d006      	beq.n	8000c66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c58:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c5a:	685a      	ldr	r2, [r3, #4]
 8000c5c:	4922      	ldr	r1, [pc, #136]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	604b      	str	r3, [r1, #4]
 8000c64:	e006      	b.n	8000c74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c68:	685a      	ldr	r2, [r3, #4]
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	491e      	ldr	r1, [pc, #120]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c70:	4013      	ands	r3, r2
 8000c72:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d006      	beq.n	8000c8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c80:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	4918      	ldr	r1, [pc, #96]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	608b      	str	r3, [r1, #8]
 8000c8c:	e006      	b.n	8000c9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c90:	689a      	ldr	r2, [r3, #8]
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	43db      	mvns	r3, r3
 8000c96:	4914      	ldr	r1, [pc, #80]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000c98:	4013      	ands	r3, r2
 8000c9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d021      	beq.n	8000cec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000caa:	68da      	ldr	r2, [r3, #12]
 8000cac:	490e      	ldr	r1, [pc, #56]	; (8000ce8 <HAL_GPIO_Init+0x2d0>)
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	60cb      	str	r3, [r1, #12]
 8000cb4:	e021      	b.n	8000cfa <HAL_GPIO_Init+0x2e2>
 8000cb6:	bf00      	nop
 8000cb8:	10320000 	.word	0x10320000
 8000cbc:	10310000 	.word	0x10310000
 8000cc0:	10220000 	.word	0x10220000
 8000cc4:	10210000 	.word	0x10210000
 8000cc8:	10120000 	.word	0x10120000
 8000ccc:	10110000 	.word	0x10110000
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	40010000 	.word	0x40010000
 8000cd8:	40010800 	.word	0x40010800
 8000cdc:	40010c00 	.word	0x40010c00
 8000ce0:	40011000 	.word	0x40011000
 8000ce4:	40011400 	.word	0x40011400
 8000ce8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <HAL_GPIO_Init+0x304>)
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	4909      	ldr	r1, [pc, #36]	; (8000d1c <HAL_GPIO_Init+0x304>)
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	fa22 f303 	lsr.w	r3, r2, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f47f ae8e 	bne.w	8000a2c <HAL_GPIO_Init+0x14>
  }
}
 8000d10:	bf00      	nop
 8000d12:	bf00      	nop
 8000d14:	372c      	adds	r7, #44	; 0x2c
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr
 8000d1c:	40010400 	.word	0x40010400

08000d20 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000d24:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <HAL_PWR_EnableBkUpAccess+0x14>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	601a      	str	r2, [r3, #0]
}
 8000d2a:	bf00      	nop
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	420e0020 	.word	0x420e0020

08000d38 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_PWR_EnterSLEEPMode+0x34>)
 8000d46:	691b      	ldr	r3, [r3, #16]
 8000d48:	4a08      	ldr	r2, [pc, #32]	; (8000d6c <HAL_PWR_EnterSLEEPMode+0x34>)
 8000d4a:	f023 0304 	bic.w	r3, r3, #4
 8000d4e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8000d50:	78fb      	ldrb	r3, [r7, #3]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d101      	bne.n	8000d5a <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8000d56:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8000d58:	e002      	b.n	8000d60 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8000d5a:	bf40      	sev
    __WFE();
 8000d5c:	bf20      	wfe
    __WFE();
 8000d5e:	bf20      	wfe
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d101      	bne.n	8000d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e26c      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f000 8087 	beq.w	8000e9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d90:	4b92      	ldr	r3, [pc, #584]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f003 030c 	and.w	r3, r3, #12
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d00c      	beq.n	8000db6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d9c:	4b8f      	ldr	r3, [pc, #572]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 030c 	and.w	r3, r3, #12
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d112      	bne.n	8000dce <HAL_RCC_OscConfig+0x5e>
 8000da8:	4b8c      	ldr	r3, [pc, #560]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db4:	d10b      	bne.n	8000dce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db6:	4b89      	ldr	r3, [pc, #548]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d06c      	beq.n	8000e9c <HAL_RCC_OscConfig+0x12c>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d168      	bne.n	8000e9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e246      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dd6:	d106      	bne.n	8000de6 <HAL_RCC_OscConfig+0x76>
 8000dd8:	4b80      	ldr	r3, [pc, #512]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a7f      	ldr	r2, [pc, #508]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	e02e      	b.n	8000e44 <HAL_RCC_OscConfig+0xd4>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10c      	bne.n	8000e08 <HAL_RCC_OscConfig+0x98>
 8000dee:	4b7b      	ldr	r3, [pc, #492]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a7a      	ldr	r2, [pc, #488]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000df4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	4b78      	ldr	r3, [pc, #480]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a77      	ldr	r2, [pc, #476]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	e01d      	b.n	8000e44 <HAL_RCC_OscConfig+0xd4>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e10:	d10c      	bne.n	8000e2c <HAL_RCC_OscConfig+0xbc>
 8000e12:	4b72      	ldr	r3, [pc, #456]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a71      	ldr	r2, [pc, #452]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e1c:	6013      	str	r3, [r2, #0]
 8000e1e:	4b6f      	ldr	r3, [pc, #444]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a6e      	ldr	r2, [pc, #440]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e28:	6013      	str	r3, [r2, #0]
 8000e2a:	e00b      	b.n	8000e44 <HAL_RCC_OscConfig+0xd4>
 8000e2c:	4b6b      	ldr	r3, [pc, #428]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a6a      	ldr	r2, [pc, #424]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	4b68      	ldr	r3, [pc, #416]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a67      	ldr	r2, [pc, #412]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d013      	beq.n	8000e74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fcb0 	bl	80007b0 <HAL_GetTick>
 8000e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e52:	e008      	b.n	8000e66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e54:	f7ff fcac 	bl	80007b0 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b64      	cmp	r3, #100	; 0x64
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e1fa      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e66:	4b5d      	ldr	r3, [pc, #372]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d0f0      	beq.n	8000e54 <HAL_RCC_OscConfig+0xe4>
 8000e72:	e014      	b.n	8000e9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fc9c 	bl	80007b0 <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e7c:	f7ff fc98 	bl	80007b0 <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b64      	cmp	r3, #100	; 0x64
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e1e6      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e8e:	4b53      	ldr	r3, [pc, #332]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f0      	bne.n	8000e7c <HAL_RCC_OscConfig+0x10c>
 8000e9a:	e000      	b.n	8000e9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d063      	beq.n	8000f72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eaa:	4b4c      	ldr	r3, [pc, #304]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 030c 	and.w	r3, r3, #12
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d00b      	beq.n	8000ece <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000eb6:	4b49      	ldr	r3, [pc, #292]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 030c 	and.w	r3, r3, #12
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d11c      	bne.n	8000efc <HAL_RCC_OscConfig+0x18c>
 8000ec2:	4b46      	ldr	r3, [pc, #280]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d116      	bne.n	8000efc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ece:	4b43      	ldr	r3, [pc, #268]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d005      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x176>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d001      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e1ba      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee6:	4b3d      	ldr	r3, [pc, #244]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	4939      	ldr	r1, [pc, #228]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000efa:	e03a      	b.n	8000f72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d020      	beq.n	8000f46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f04:	4b36      	ldr	r3, [pc, #216]	; (8000fe0 <HAL_RCC_OscConfig+0x270>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fc51 	bl	80007b0 <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fc4d 	bl	80007b0 <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e19b      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f24:	4b2d      	ldr	r3, [pc, #180]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d0f0      	beq.n	8000f12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f30:	4b2a      	ldr	r3, [pc, #168]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	695b      	ldr	r3, [r3, #20]
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	4927      	ldr	r1, [pc, #156]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000f40:	4313      	orrs	r3, r2
 8000f42:	600b      	str	r3, [r1, #0]
 8000f44:	e015      	b.n	8000f72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f46:	4b26      	ldr	r3, [pc, #152]	; (8000fe0 <HAL_RCC_OscConfig+0x270>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fc30 	bl	80007b0 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f54:	f7ff fc2c 	bl	80007b0 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e17a      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f66:	4b1d      	ldr	r3, [pc, #116]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0308 	and.w	r3, r3, #8
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d03a      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d019      	beq.n	8000fba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f86:	4b17      	ldr	r3, [pc, #92]	; (8000fe4 <HAL_RCC_OscConfig+0x274>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8c:	f7ff fc10 	bl	80007b0 <HAL_GetTick>
 8000f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f92:	e008      	b.n	8000fa6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f94:	f7ff fc0c 	bl	80007b0 <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e15a      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d0f0      	beq.n	8000f94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f000 fad8 	bl	8001568 <RCC_Delay>
 8000fb8:	e01c      	b.n	8000ff4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fba:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <HAL_RCC_OscConfig+0x274>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc0:	f7ff fbf6 	bl	80007b0 <HAL_GetTick>
 8000fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fc6:	e00f      	b.n	8000fe8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fc8:	f7ff fbf2 	bl	80007b0 <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d908      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e140      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
 8000fda:	bf00      	nop
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	42420000 	.word	0x42420000
 8000fe4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe8:	4b9e      	ldr	r3, [pc, #632]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8000fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1e9      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f000 80a6 	beq.w	800114e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001006:	4b97      	ldr	r3, [pc, #604]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10d      	bne.n	800102e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	4b94      	ldr	r3, [pc, #592]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	4a93      	ldr	r2, [pc, #588]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800101c:	61d3      	str	r3, [r2, #28]
 800101e:	4b91      	ldr	r3, [pc, #580]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800102a:	2301      	movs	r3, #1
 800102c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102e:	4b8e      	ldr	r3, [pc, #568]	; (8001268 <HAL_RCC_OscConfig+0x4f8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001036:	2b00      	cmp	r3, #0
 8001038:	d118      	bne.n	800106c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800103a:	4b8b      	ldr	r3, [pc, #556]	; (8001268 <HAL_RCC_OscConfig+0x4f8>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a8a      	ldr	r2, [pc, #552]	; (8001268 <HAL_RCC_OscConfig+0x4f8>)
 8001040:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001046:	f7ff fbb3 	bl	80007b0 <HAL_GetTick>
 800104a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800104c:	e008      	b.n	8001060 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800104e:	f7ff fbaf 	bl	80007b0 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	2b64      	cmp	r3, #100	; 0x64
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e0fd      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001060:	4b81      	ldr	r3, [pc, #516]	; (8001268 <HAL_RCC_OscConfig+0x4f8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0f0      	beq.n	800104e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d106      	bne.n	8001082 <HAL_RCC_OscConfig+0x312>
 8001074:	4b7b      	ldr	r3, [pc, #492]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001076:	6a1b      	ldr	r3, [r3, #32]
 8001078:	4a7a      	ldr	r2, [pc, #488]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	6213      	str	r3, [r2, #32]
 8001080:	e02d      	b.n	80010de <HAL_RCC_OscConfig+0x36e>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10c      	bne.n	80010a4 <HAL_RCC_OscConfig+0x334>
 800108a:	4b76      	ldr	r3, [pc, #472]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800108c:	6a1b      	ldr	r3, [r3, #32]
 800108e:	4a75      	ldr	r2, [pc, #468]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001090:	f023 0301 	bic.w	r3, r3, #1
 8001094:	6213      	str	r3, [r2, #32]
 8001096:	4b73      	ldr	r3, [pc, #460]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001098:	6a1b      	ldr	r3, [r3, #32]
 800109a:	4a72      	ldr	r2, [pc, #456]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800109c:	f023 0304 	bic.w	r3, r3, #4
 80010a0:	6213      	str	r3, [r2, #32]
 80010a2:	e01c      	b.n	80010de <HAL_RCC_OscConfig+0x36e>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	2b05      	cmp	r3, #5
 80010aa:	d10c      	bne.n	80010c6 <HAL_RCC_OscConfig+0x356>
 80010ac:	4b6d      	ldr	r3, [pc, #436]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	4a6c      	ldr	r2, [pc, #432]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6213      	str	r3, [r2, #32]
 80010b8:	4b6a      	ldr	r3, [pc, #424]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	4a69      	ldr	r2, [pc, #420]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6213      	str	r3, [r2, #32]
 80010c4:	e00b      	b.n	80010de <HAL_RCC_OscConfig+0x36e>
 80010c6:	4b67      	ldr	r3, [pc, #412]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	4a66      	ldr	r2, [pc, #408]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010cc:	f023 0301 	bic.w	r3, r3, #1
 80010d0:	6213      	str	r3, [r2, #32]
 80010d2:	4b64      	ldr	r3, [pc, #400]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	4a63      	ldr	r2, [pc, #396]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80010d8:	f023 0304 	bic.w	r3, r3, #4
 80010dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d015      	beq.n	8001112 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e6:	f7ff fb63 	bl	80007b0 <HAL_GetTick>
 80010ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ec:	e00a      	b.n	8001104 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ee:	f7ff fb5f 	bl	80007b0 <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e0ab      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001104:	4b57      	ldr	r3, [pc, #348]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0ee      	beq.n	80010ee <HAL_RCC_OscConfig+0x37e>
 8001110:	e014      	b.n	800113c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001112:	f7ff fb4d 	bl	80007b0 <HAL_GetTick>
 8001116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001118:	e00a      	b.n	8001130 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111a:	f7ff fb49 	bl	80007b0 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	f241 3288 	movw	r2, #5000	; 0x1388
 8001128:	4293      	cmp	r3, r2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e095      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001130:	4b4c      	ldr	r3, [pc, #304]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1ee      	bne.n	800111a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800113c:	7dfb      	ldrb	r3, [r7, #23]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d105      	bne.n	800114e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001142:	4b48      	ldr	r3, [pc, #288]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	4a47      	ldr	r2, [pc, #284]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001148:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800114c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 8081 	beq.w	800125a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001158:	4b42      	ldr	r3, [pc, #264]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 030c 	and.w	r3, r3, #12
 8001160:	2b08      	cmp	r3, #8
 8001162:	d061      	beq.n	8001228 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	69db      	ldr	r3, [r3, #28]
 8001168:	2b02      	cmp	r3, #2
 800116a:	d146      	bne.n	80011fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116c:	4b3f      	ldr	r3, [pc, #252]	; (800126c <HAL_RCC_OscConfig+0x4fc>)
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001172:	f7ff fb1d 	bl	80007b0 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001178:	e008      	b.n	800118c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117a:	f7ff fb19 	bl	80007b0 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e067      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118c:	4b35      	ldr	r3, [pc, #212]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1f0      	bne.n	800117a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a0:	d108      	bne.n	80011b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011a2:	4b30      	ldr	r3, [pc, #192]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	492d      	ldr	r1, [pc, #180]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80011b0:	4313      	orrs	r3, r2
 80011b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011b4:	4b2b      	ldr	r3, [pc, #172]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a19      	ldr	r1, [r3, #32]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c4:	430b      	orrs	r3, r1
 80011c6:	4927      	ldr	r1, [pc, #156]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80011c8:	4313      	orrs	r3, r2
 80011ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011cc:	4b27      	ldr	r3, [pc, #156]	; (800126c <HAL_RCC_OscConfig+0x4fc>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d2:	f7ff faed 	bl	80007b0 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011da:	f7ff fae9 	bl	80007b0 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e037      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0f0      	beq.n	80011da <HAL_RCC_OscConfig+0x46a>
 80011f8:	e02f      	b.n	800125a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fa:	4b1c      	ldr	r3, [pc, #112]	; (800126c <HAL_RCC_OscConfig+0x4fc>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001200:	f7ff fad6 	bl	80007b0 <HAL_GetTick>
 8001204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001206:	e008      	b.n	800121a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001208:	f7ff fad2 	bl	80007b0 <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e020      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1f0      	bne.n	8001208 <HAL_RCC_OscConfig+0x498>
 8001226:	e018      	b.n	800125a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	69db      	ldr	r3, [r3, #28]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d101      	bne.n	8001234 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e013      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001234:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <HAL_RCC_OscConfig+0x4f4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	429a      	cmp	r2, r3
 8001246:	d106      	bne.n	8001256 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001252:	429a      	cmp	r2, r3
 8001254:	d001      	beq.n	800125a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000
 8001268:	40007000 	.word	0x40007000
 800126c:	42420060 	.word	0x42420060

08001270 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e0d0      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001284:	4b6a      	ldr	r3, [pc, #424]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	429a      	cmp	r2, r3
 8001290:	d910      	bls.n	80012b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001292:	4b67      	ldr	r3, [pc, #412]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 0207 	bic.w	r2, r3, #7
 800129a:	4965      	ldr	r1, [pc, #404]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	4313      	orrs	r3, r2
 80012a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012a2:	4b63      	ldr	r3, [pc, #396]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d001      	beq.n	80012b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e0b8      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0302 	and.w	r3, r3, #2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d020      	beq.n	8001302 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d005      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012cc:	4b59      	ldr	r3, [pc, #356]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	4a58      	ldr	r2, [pc, #352]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0308 	and.w	r3, r3, #8
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d005      	beq.n	80012f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012e4:	4b53      	ldr	r3, [pc, #332]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	4a52      	ldr	r2, [pc, #328]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f0:	4b50      	ldr	r3, [pc, #320]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	494d      	ldr	r1, [pc, #308]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d040      	beq.n	8001390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d107      	bne.n	8001326 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	4b47      	ldr	r3, [pc, #284]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d115      	bne.n	800134e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e07f      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d107      	bne.n	800133e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800132e:	4b41      	ldr	r3, [pc, #260]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d109      	bne.n	800134e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e073      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133e:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e06b      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800134e:	4b39      	ldr	r3, [pc, #228]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f023 0203 	bic.w	r2, r3, #3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	4936      	ldr	r1, [pc, #216]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 800135c:	4313      	orrs	r3, r2
 800135e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001360:	f7ff fa26 	bl	80007b0 <HAL_GetTick>
 8001364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001366:	e00a      	b.n	800137e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001368:	f7ff fa22 	bl	80007b0 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	f241 3288 	movw	r2, #5000	; 0x1388
 8001376:	4293      	cmp	r3, r2
 8001378:	d901      	bls.n	800137e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e053      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137e:	4b2d      	ldr	r3, [pc, #180]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 020c 	and.w	r2, r3, #12
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	429a      	cmp	r2, r3
 800138e:	d1eb      	bne.n	8001368 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0307 	and.w	r3, r3, #7
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	429a      	cmp	r2, r3
 800139c:	d210      	bcs.n	80013c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800139e:	4b24      	ldr	r3, [pc, #144]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f023 0207 	bic.w	r2, r3, #7
 80013a6:	4922      	ldr	r1, [pc, #136]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d001      	beq.n	80013c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e032      	b.n	8001426 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d008      	beq.n	80013de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	4916      	ldr	r1, [pc, #88]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d009      	beq.n	80013fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013ea:	4b12      	ldr	r3, [pc, #72]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	490e      	ldr	r1, [pc, #56]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013fe:	f000 f821 	bl	8001444 <HAL_RCC_GetSysClockFreq>
 8001402:	4602      	mov	r2, r0
 8001404:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <HAL_RCC_ClockConfig+0x1c4>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	091b      	lsrs	r3, r3, #4
 800140a:	f003 030f 	and.w	r3, r3, #15
 800140e:	490a      	ldr	r1, [pc, #40]	; (8001438 <HAL_RCC_ClockConfig+0x1c8>)
 8001410:	5ccb      	ldrb	r3, [r1, r3]
 8001412:	fa22 f303 	lsr.w	r3, r2, r3
 8001416:	4a09      	ldr	r2, [pc, #36]	; (800143c <HAL_RCC_ClockConfig+0x1cc>)
 8001418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <HAL_RCC_ClockConfig+0x1d0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff f984 	bl	800072c <HAL_InitTick>

  return HAL_OK;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40022000 	.word	0x40022000
 8001434:	40021000 	.word	0x40021000
 8001438:	08003264 	.word	0x08003264
 800143c:	20000000 	.word	0x20000000
 8001440:	20000004 	.word	0x20000004

08001444 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001444:	b490      	push	{r4, r7}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800144a:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800144c:	1d3c      	adds	r4, r7, #4
 800144e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001450:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001454:	f240 2301 	movw	r3, #513	; 0x201
 8001458:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	2300      	movs	r3, #0
 8001460:	61bb      	str	r3, [r7, #24]
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800146e:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b04      	cmp	r3, #4
 800147c:	d002      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x40>
 800147e:	2b08      	cmp	r3, #8
 8001480:	d003      	beq.n	800148a <HAL_RCC_GetSysClockFreq+0x46>
 8001482:	e02d      	b.n	80014e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001484:	4b1d      	ldr	r3, [pc, #116]	; (80014fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001486:	623b      	str	r3, [r7, #32]
      break;
 8001488:	e02d      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	0c9b      	lsrs	r3, r3, #18
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001496:	4413      	add	r3, r2
 8001498:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800149c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d013      	beq.n	80014d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014a8:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	0c5b      	lsrs	r3, r3, #17
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014b6:	4413      	add	r3, r2
 80014b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80014bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	4a0e      	ldr	r2, [pc, #56]	; (80014fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80014c2:	fb02 f203 	mul.w	r2, r2, r3
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
 80014ce:	e004      	b.n	80014da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	4a0b      	ldr	r2, [pc, #44]	; (8001500 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014d4:	fb02 f303 	mul.w	r3, r2, r3
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014dc:	623b      	str	r3, [r7, #32]
      break;
 80014de:	e002      	b.n	80014e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80014e2:	623b      	str	r3, [r7, #32]
      break;
 80014e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014e6:	6a3b      	ldr	r3, [r7, #32]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3728      	adds	r7, #40	; 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc90      	pop	{r4, r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	08003244 	.word	0x08003244
 80014f8:	40021000 	.word	0x40021000
 80014fc:	007a1200 	.word	0x007a1200
 8001500:	003d0900 	.word	0x003d0900

08001504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001508:	4b02      	ldr	r3, [pc, #8]	; (8001514 <HAL_RCC_GetHCLKFreq+0x10>)
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	20000000 	.word	0x20000000

08001518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800151c:	f7ff fff2 	bl	8001504 <HAL_RCC_GetHCLKFreq>
 8001520:	4602      	mov	r2, r0
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	4903      	ldr	r1, [pc, #12]	; (800153c <HAL_RCC_GetPCLK1Freq+0x24>)
 800152e:	5ccb      	ldrb	r3, [r1, r3]
 8001530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001534:	4618      	mov	r0, r3
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40021000 	.word	0x40021000
 800153c:	08003274 	.word	0x08003274

08001540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001544:	f7ff ffde 	bl	8001504 <HAL_RCC_GetHCLKFreq>
 8001548:	4602      	mov	r2, r0
 800154a:	4b05      	ldr	r3, [pc, #20]	; (8001560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	0adb      	lsrs	r3, r3, #11
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	4903      	ldr	r1, [pc, #12]	; (8001564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001556:	5ccb      	ldrb	r3, [r1, r3]
 8001558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800155c:	4618      	mov	r0, r3
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40021000 	.word	0x40021000
 8001564:	08003274 	.word	0x08003274

08001568 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <RCC_Delay+0x34>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <RCC_Delay+0x38>)
 8001576:	fba2 2303 	umull	r2, r3, r2, r3
 800157a:	0a5b      	lsrs	r3, r3, #9
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001584:	bf00      	nop
  }
  while (Delay --);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	60fa      	str	r2, [r7, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1f9      	bne.n	8001584 <RCC_Delay+0x1c>
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	20000000 	.word	0x20000000
 80015a0:	10624dd3 	.word	0x10624dd3

080015a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d07d      	beq.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015c4:	4b4f      	ldr	r3, [pc, #316]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d10d      	bne.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d0:	4b4c      	ldr	r3, [pc, #304]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015d2:	69db      	ldr	r3, [r3, #28]
 80015d4:	4a4b      	ldr	r2, [pc, #300]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015da:	61d3      	str	r3, [r2, #28]
 80015dc:	4b49      	ldr	r3, [pc, #292]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80015de:	69db      	ldr	r3, [r3, #28]
 80015e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015e8:	2301      	movs	r3, #1
 80015ea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ec:	4b46      	ldr	r3, [pc, #280]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d118      	bne.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015f8:	4b43      	ldr	r3, [pc, #268]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a42      	ldr	r2, [pc, #264]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80015fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001602:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001604:	f7ff f8d4 	bl	80007b0 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160a:	e008      	b.n	800161e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800160c:	f7ff f8d0 	bl	80007b0 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	; 0x64
 8001618:	d901      	bls.n	800161e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e06d      	b.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161e:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800162a:	4b36      	ldr	r3, [pc, #216]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800162c:	6a1b      	ldr	r3, [r3, #32]
 800162e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001632:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d02e      	beq.n	8001698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d027      	beq.n	8001698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001648:	4b2e      	ldr	r3, [pc, #184]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001650:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001652:	4b2e      	ldr	r3, [pc, #184]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001654:	2201      	movs	r2, #1
 8001656:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001658:	4b2c      	ldr	r3, [pc, #176]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800165e:	4a29      	ldr	r2, [pc, #164]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d014      	beq.n	8001698 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166e:	f7ff f89f 	bl	80007b0 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001674:	e00a      	b.n	800168c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001676:	f7ff f89b 	bl	80007b0 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	f241 3288 	movw	r2, #5000	; 0x1388
 8001684:	4293      	cmp	r3, r2
 8001686:	d901      	bls.n	800168c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e036      	b.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800168c:	4b1d      	ldr	r3, [pc, #116]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0ee      	beq.n	8001676 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4917      	ldr	r1, [pc, #92]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016aa:	7dfb      	ldrb	r3, [r7, #23]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d105      	bne.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b0:	4b14      	ldr	r3, [pc, #80]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	4a13      	ldr	r2, [pc, #76]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	490b      	ldr	r1, [pc, #44]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d008      	beq.n	80016f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80016e6:	4b07      	ldr	r3, [pc, #28]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	4904      	ldr	r1, [pc, #16]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40021000 	.word	0x40021000
 8001708:	40007000 	.word	0x40007000
 800170c:	42420440 	.word	0x42420440

08001710 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b08d      	sub	sp, #52	; 0x34
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001718:	4b5a      	ldr	r3, [pc, #360]	; (8001884 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800171a:	f107 040c 	add.w	r4, r7, #12
 800171e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001720:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001724:	f240 2301 	movw	r3, #513	; 0x201
 8001728:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
 800172e:	2300      	movs	r3, #0
 8001730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001732:	2300      	movs	r3, #0
 8001734:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
 800173a:	2300      	movs	r3, #0
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b10      	cmp	r3, #16
 8001742:	d00a      	beq.n	800175a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b10      	cmp	r3, #16
 8001748:	f200 8091 	bhi.w	800186e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d04c      	beq.n	80017ec <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b02      	cmp	r3, #2
 8001756:	d07c      	beq.n	8001852 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001758:	e089      	b.n	800186e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 800175a:	4b4b      	ldr	r3, [pc, #300]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001760:	4b49      	ldr	r3, [pc, #292]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 8082 	beq.w	8001872 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	0c9b      	lsrs	r3, r3, #18
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800177a:	4413      	add	r3, r2
 800177c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001780:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d018      	beq.n	80017be <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800178c:	4b3e      	ldr	r3, [pc, #248]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	0c5b      	lsrs	r3, r3, #17
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800179a:	4413      	add	r3, r2
 800179c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80017a0:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00d      	beq.n	80017c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80017ac:	4a37      	ldr	r2, [pc, #220]	; (800188c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80017b4:	6a3b      	ldr	r3, [r7, #32]
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017bc:	e004      	b.n	80017c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	4a33      	ldr	r2, [pc, #204]	; (8001890 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80017c2:	fb02 f303 	mul.w	r3, r2, r3
 80017c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80017c8:	4b2f      	ldr	r3, [pc, #188]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017d4:	d102      	bne.n	80017dc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80017d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017da:	e04a      	b.n	8001872 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80017dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4a2c      	ldr	r2, [pc, #176]	; (8001894 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	085b      	lsrs	r3, r3, #1
 80017e8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80017ea:	e042      	b.n	8001872 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 80017ec:	4b26      	ldr	r3, [pc, #152]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80017ee:	6a1b      	ldr	r3, [r3, #32]
 80017f0:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017fc:	d108      	bne.n	8001810 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	f003 0302 	and.w	r3, r3, #2
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8001808:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
 800180e:	e01f      	b.n	8001850 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800181a:	d109      	bne.n	8001830 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001828:	f649 4340 	movw	r3, #40000	; 0x9c40
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
 800182e:	e00f      	b.n	8001850 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001836:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800183a:	d11c      	bne.n	8001876 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d016      	beq.n	8001876 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001848:	f24f 4324 	movw	r3, #62500	; 0xf424
 800184c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800184e:	e012      	b.n	8001876 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001850:	e011      	b.n	8001876 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001852:	f7ff fe75 	bl	8001540 <HAL_RCC_GetPCLK2Freq>
 8001856:	4602      	mov	r2, r0
 8001858:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	0b9b      	lsrs	r3, r3, #14
 800185e:	f003 0303 	and.w	r3, r3, #3
 8001862:	3301      	adds	r3, #1
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800186c:	e004      	b.n	8001878 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800186e:	bf00      	nop
 8001870:	e002      	b.n	8001878 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001872:	bf00      	nop
 8001874:	e000      	b.n	8001878 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001876:	bf00      	nop
    }
  }
  return (frequency);
 8001878:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800187a:	4618      	mov	r0, r3
 800187c:	3734      	adds	r7, #52	; 0x34
 800187e:	46bd      	mov	sp, r7
 8001880:	bd90      	pop	{r4, r7, pc}
 8001882:	bf00      	nop
 8001884:	08003254 	.word	0x08003254
 8001888:	40021000 	.word	0x40021000
 800188c:	007a1200 	.word	0x007a1200
 8001890:	003d0900 	.word	0x003d0900
 8001894:	aaaaaaab 	.word	0xaaaaaaab

08001898 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e084      	b.n	80019b8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7c5b      	ldrb	r3, [r3, #17]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d105      	bne.n	80018c4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7fe fe00 	bl	80004c4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2202      	movs	r2, #2
 80018c8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 fb8b 	bl	8001fe6 <HAL_RTC_WaitForSynchro>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d004      	beq.n	80018e0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2204      	movs	r2, #4
 80018da:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e06b      	b.n	80019b8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 fc44 	bl	800216e <RTC_EnterInitMode>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d004      	beq.n	80018f6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2204      	movs	r2, #4
 80018f0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e060      	b.n	80019b8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 0207 	bic.w	r2, r2, #7
 8001904:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d005      	beq.n	800191a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800190e:	4b2c      	ldr	r3, [pc, #176]	; (80019c0 <HAL_RTC_Init+0x128>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a2b      	ldr	r2, [pc, #172]	; (80019c0 <HAL_RTC_Init+0x128>)
 8001914:	f023 0301 	bic.w	r3, r3, #1
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800191a:	4b29      	ldr	r3, [pc, #164]	; (80019c0 <HAL_RTC_Init+0x128>)
 800191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	4926      	ldr	r1, [pc, #152]	; (80019c0 <HAL_RTC_Init+0x128>)
 8001928:	4313      	orrs	r3, r2
 800192a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001934:	d003      	beq.n	800193e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	e00e      	b.n	800195c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800193e:	2001      	movs	r0, #1
 8001940:	f7ff fee6 	bl	8001710 <HAL_RCCEx_GetPeriphCLKFreq>
 8001944:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d104      	bne.n	8001956 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2204      	movs	r2, #4
 8001950:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e030      	b.n	80019b8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	3b01      	subs	r3, #1
 800195a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f023 010f 	bic.w	r1, r3, #15
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	0c1a      	lsrs	r2, r3, #16
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	0c1b      	lsrs	r3, r3, #16
 800197a:	041b      	lsls	r3, r3, #16
 800197c:	68fa      	ldr	r2, [r7, #12]
 800197e:	b291      	uxth	r1, r2
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	430b      	orrs	r3, r1
 8001986:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f000 fc18 	bl	80021be <RTC_ExitInitMode>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d004      	beq.n	800199e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2204      	movs	r2, #4
 8001998:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00c      	b.n	80019b8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2201      	movs	r2, #1
 80019ae:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80019b6:	2300      	movs	r3, #0
  }
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40006c00 	.word	0x40006c00

080019c4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80019c4:	b590      	push	{r4, r7, lr}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <HAL_RTC_SetTime+0x20>
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e080      	b.n	8001aea <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	7c1b      	ldrb	r3, [r3, #16]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d101      	bne.n	80019f4 <HAL_RTC_SetTime+0x30>
 80019f0:	2302      	movs	r3, #2
 80019f2:	e07a      	b.n	8001aea <HAL_RTC_SetTime+0x126>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2201      	movs	r2, #1
 80019f8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2202      	movs	r2, #2
 80019fe:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d113      	bne.n	8001a2e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a10:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	785b      	ldrb	r3, [r3, #1]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	1a5b      	subs	r3, r3, r1
 8001a20:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a22:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001a28:	4413      	add	r3, r2
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e01e      	b.n	8001a6c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 fc08 	bl	8002248 <RTC_Bcd2ToByte>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001a40:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	785b      	ldrb	r3, [r3, #1]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 fbfd 	bl	8002248 <RTC_Bcd2ToByte>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	461a      	mov	r2, r3
 8001a52:	4613      	mov	r3, r2
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a5a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	789b      	ldrb	r3, [r3, #2]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 fbf1 	bl	8002248 <RTC_Bcd2ToByte>
 8001a66:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001a68:	4423      	add	r3, r4
 8001a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001a6c:	6979      	ldr	r1, [r7, #20]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 fb16 	bl	80020a0 <RTC_WriteTimeCounter>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d007      	beq.n	8001a8a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2204      	movs	r2, #4
 8001a7e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e02f      	b.n	8001aea <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0205 	bic.w	r2, r2, #5
 8001a98:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	f000 fb27 	bl	80020ee <RTC_ReadAlarmCounter>
 8001aa0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa8:	d018      	beq.n	8001adc <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d214      	bcs.n	8001adc <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001ab8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001abc:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001abe:	6939      	ldr	r1, [r7, #16]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 fb2d 	bl	8002120 <RTC_WriteAlarmCounter>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d007      	beq.n	8001adc <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2204      	movs	r2, #4
 8001ad0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e006      	b.n	8001aea <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
  }
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	371c      	adds	r7, #28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd90      	pop	{r4, r7, pc}
	...

08001af4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001b00:	2300      	movs	r3, #0
 8001b02:	61bb      	str	r3, [r7, #24]
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <HAL_RTC_GetTime+0x28>
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e0b5      	b.n	8001c8c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e0ac      	b.n	8001c8c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f000 fa84 	bl	8002040 <RTC_ReadTimeCounter>
 8001b38:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	4a55      	ldr	r2, [pc, #340]	; (8001c94 <HAL_RTC_GetTime+0x1a0>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	0adb      	lsrs	r3, r3, #11
 8001b44:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4b52      	ldr	r3, [pc, #328]	; (8001c94 <HAL_RTC_GetTime+0x1a0>)
 8001b4a:	fba3 1302 	umull	r1, r3, r3, r2
 8001b4e:	0adb      	lsrs	r3, r3, #11
 8001b50:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b54:	fb01 f303 	mul.w	r3, r1, r3
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	4a4f      	ldr	r2, [pc, #316]	; (8001c98 <HAL_RTC_GetTime+0x1a4>)
 8001b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b60:	095b      	lsrs	r3, r3, #5
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	4a4a      	ldr	r2, [pc, #296]	; (8001c94 <HAL_RTC_GetTime+0x1a0>)
 8001b6c:	fba2 1203 	umull	r1, r2, r2, r3
 8001b70:	0ad2      	lsrs	r2, r2, #11
 8001b72:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001b76:	fb01 f202 	mul.w	r2, r1, r2
 8001b7a:	1a9a      	subs	r2, r3, r2
 8001b7c:	4b46      	ldr	r3, [pc, #280]	; (8001c98 <HAL_RTC_GetTime+0x1a4>)
 8001b7e:	fba3 1302 	umull	r1, r3, r3, r2
 8001b82:	0959      	lsrs	r1, r3, #5
 8001b84:	460b      	mov	r3, r1
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	1a5b      	subs	r3, r3, r1
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	1ad1      	subs	r1, r2, r3
 8001b8e:	b2ca      	uxtb	r2, r1
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	2b17      	cmp	r3, #23
 8001b98:	d955      	bls.n	8001c46 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4a3f      	ldr	r2, [pc, #252]	; (8001c9c <HAL_RTC_GetTime+0x1a8>)
 8001b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba2:	091b      	lsrs	r3, r3, #4
 8001ba4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001ba6:	6939      	ldr	r1, [r7, #16]
 8001ba8:	4b3c      	ldr	r3, [pc, #240]	; (8001c9c <HAL_RTC_GetTime+0x1a8>)
 8001baa:	fba3 2301 	umull	r2, r3, r3, r1
 8001bae:	091a      	lsrs	r2, r3, #4
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	1aca      	subs	r2, r1, r3
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f000 fa94 	bl	80020ee <RTC_ReadAlarmCounter>
 8001bc6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bce:	d008      	beq.n	8001be2 <HAL_RTC_GetTime+0xee>
 8001bd0:	69fa      	ldr	r2, [r7, #28]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d904      	bls.n	8001be2 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8001bd8:	69fa      	ldr	r2, [r7, #28]
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	61fb      	str	r3, [r7, #28]
 8001be0:	e002      	b.n	8001be8 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	4a2d      	ldr	r2, [pc, #180]	; (8001ca0 <HAL_RTC_GetTime+0x1ac>)
 8001bec:	fb02 f303 	mul.w	r3, r2, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001bf6:	69b9      	ldr	r1, [r7, #24]
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	f000 fa51 	bl	80020a0 <RTC_WriteTimeCounter>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e041      	b.n	8001c8c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0e:	d00c      	beq.n	8001c2a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8001c10:	69fa      	ldr	r2, [r7, #28]
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	4413      	add	r3, r2
 8001c16:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c18:	69f9      	ldr	r1, [r7, #28]
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 fa80 	bl	8002120 <RTC_WriteAlarmCounter>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00a      	beq.n	8001c3c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e030      	b.n	8001c8c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001c2a:	69f9      	ldr	r1, [r7, #28]
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f000 fa77 	bl	8002120 <RTC_WriteAlarmCounter>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e027      	b.n	8001c8c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001c3c:	6979      	ldr	r1, [r7, #20]
 8001c3e:	68f8      	ldr	r0, [r7, #12]
 8001c40:	f000 fb1f 	bl	8002282 <RTC_DateUpdate>
 8001c44:	e003      	b.n	8001c4e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d01a      	beq.n	8001c8a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 fad8 	bl	800220e <RTC_ByteToBcd2>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	461a      	mov	r2, r3
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	785b      	ldrb	r3, [r3, #1]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 facf 	bl	800220e <RTC_ByteToBcd2>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	789b      	ldrb	r3, [r3, #2]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 fac6 	bl	800220e <RTC_ByteToBcd2>
 8001c82:	4603      	mov	r3, r0
 8001c84:	461a      	mov	r2, r3
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3720      	adds	r7, #32
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	91a2b3c5 	.word	0x91a2b3c5
 8001c98:	88888889 	.word	0x88888889
 8001c9c:	aaaaaaab 	.word	0xaaaaaaab
 8001ca0:	00015180 	.word	0x00015180

08001ca4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61fb      	str	r3, [r7, #28]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61bb      	str	r3, [r7, #24]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d002      	beq.n	8001cc8 <HAL_RTC_SetDate+0x24>
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d101      	bne.n	8001ccc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e097      	b.n	8001dfc <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	7c1b      	ldrb	r3, [r3, #16]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_RTC_SetDate+0x34>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e091      	b.n	8001dfc <HAL_RTC_SetDate+0x158>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d10c      	bne.n	8001d04 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	78da      	ldrb	r2, [r3, #3]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	785a      	ldrb	r2, [r3, #1]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	789a      	ldrb	r2, [r3, #2]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	739a      	strb	r2, [r3, #14]
 8001d02:	e01a      	b.n	8001d3a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	78db      	ldrb	r3, [r3, #3]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 fa9d 	bl	8002248 <RTC_Bcd2ToByte>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	461a      	mov	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	785b      	ldrb	r3, [r3, #1]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f000 fa94 	bl	8002248 <RTC_Bcd2ToByte>
 8001d20:	4603      	mov	r3, r0
 8001d22:	461a      	mov	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	789b      	ldrb	r3, [r3, #2]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 fa8b 	bl	8002248 <RTC_Bcd2ToByte>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	7bdb      	ldrb	r3, [r3, #15]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	7b59      	ldrb	r1, [r3, #13]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	7b9b      	ldrb	r3, [r3, #14]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	f000 fb75 	bl	8002438 <RTC_WeekDayNum>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	461a      	mov	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	7b1a      	ldrb	r2, [r3, #12]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f000 f96e 	bl	8002040 <RTC_ReadTimeCounter>
 8001d64:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	4a26      	ldr	r2, [pc, #152]	; (8001e04 <HAL_RTC_SetDate+0x160>)
 8001d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6e:	0adb      	lsrs	r3, r3, #11
 8001d70:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	2b18      	cmp	r3, #24
 8001d76:	d93a      	bls.n	8001dee <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	4a23      	ldr	r2, [pc, #140]	; (8001e08 <HAL_RTC_SetDate+0x164>)
 8001d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	4a22      	ldr	r2, [pc, #136]	; (8001e0c <HAL_RTC_SetDate+0x168>)
 8001d84:	fb02 f303 	mul.w	r3, r2, r3
 8001d88:	69fa      	ldr	r2, [r7, #28]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001d8e:	69f9      	ldr	r1, [r7, #28]
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 f985 	bl	80020a0 <RTC_WriteTimeCounter>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d007      	beq.n	8001dac <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e027      	b.n	8001dfc <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f000 f99e 	bl	80020ee <RTC_ReadAlarmCounter>
 8001db2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dba:	d018      	beq.n	8001dee <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d214      	bcs.n	8001dee <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001dca:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001dce:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001dd0:	69b9      	ldr	r1, [r7, #24]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f9a4 	bl	8002120 <RTC_WriteAlarmCounter>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d007      	beq.n	8001dee <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2204      	movs	r2, #4
 8001de2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e006      	b.n	8001dfc <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2201      	movs	r2, #1
 8001df2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3720      	adds	r7, #32
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	91a2b3c5 	.word	0x91a2b3c5
 8001e08:	aaaaaaab 	.word	0xaaaaaaab
 8001e0c:	00015180 	.word	0x00015180

08001e10 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b089      	sub	sp, #36	; 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	2100      	movs	r1, #0
 8001e26:	460a      	mov	r2, r1
 8001e28:	801a      	strh	r2, [r3, #0]
 8001e2a:	460a      	mov	r2, r1
 8001e2c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <HAL_RTC_SetAlarm_IT+0x2a>
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e099      	b.n	8001f72 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	7c1b      	ldrb	r3, [r3, #16]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_RTC_SetAlarm_IT+0x3a>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e093      	b.n	8001f72 <HAL_RTC_SetAlarm_IT+0x162>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2202      	movs	r2, #2
 8001e54:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8001e56:	f107 0314 	add.w	r3, r7, #20
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	68f8      	ldr	r0, [r7, #12]
 8001e60:	f7ff fe48 	bl	8001af4 <HAL_RTC_GetTime>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e081      	b.n	8001f72 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001e6e:	7d3b      	ldrb	r3, [r7, #20]
 8001e70:	461a      	mov	r2, r3
 8001e72:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001e76:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8001e7a:	7d7b      	ldrb	r3, [r7, #21]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	460b      	mov	r3, r1
 8001e80:	011b      	lsls	r3, r3, #4
 8001e82:	1a5b      	subs	r3, r3, r1
 8001e84:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001e86:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8001e88:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8001e8a:	4413      	add	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d113      	bne.n	8001ebc <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001e9e:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	785b      	ldrb	r3, [r3, #1]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	1a5b      	subs	r3, r3, r1
 8001eae:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001eb0:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8001eb6:	4413      	add	r3, r2
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	e01e      	b.n	8001efa <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 f9c1 	bl	8002248 <RTC_Bcd2ToByte>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	461a      	mov	r2, r3
 8001eca:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001ece:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	785b      	ldrb	r3, [r3, #1]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 f9b6 	bl	8002248 <RTC_Bcd2ToByte>
 8001edc:	4603      	mov	r3, r0
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	011b      	lsls	r3, r3, #4
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001ee8:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	789b      	ldrb	r3, [r3, #2]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f9aa 	bl	8002248 <RTC_Bcd2ToByte>
 8001ef4:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8001ef6:	4423      	add	r3, r4
 8001ef8:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8001efa:	69fa      	ldr	r2, [r7, #28]
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d205      	bcs.n	8001f0e <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001f08:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001f0c:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001f0e:	69f9      	ldr	r1, [r7, #28]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f000 f905 	bl	8002120 <RTC_WriteAlarmCounter>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d007      	beq.n	8001f2c <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2204      	movs	r2, #4
 8001f20:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2200      	movs	r2, #0
 8001f26:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e022      	b.n	8001f72 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0202 	bic.w	r2, r2, #2
 8001f3a:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0202 	orr.w	r2, r2, #2
 8001f4a:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001f52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f56:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8001f58:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	4a07      	ldr	r2, [pc, #28]	; (8001f7c <HAL_RTC_SetAlarm_IT+0x16c>)
 8001f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f62:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001f70:	2300      	movs	r3, #0
  }
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3724      	adds	r7, #36	; 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd90      	pop	{r4, r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d011      	beq.n	8001fba <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00a      	beq.n	8001fba <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f815 	bl	8001fd4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0202 	bic.w	r2, r2, #2
 8001fb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <HAL_RTC_AlarmIRQHandler+0x50>)
 8001fbc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fc0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	745a      	strb	r2, [r3, #17]
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40010400 	.word	0x40010400

08001fd4 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e01d      	b.n	8002038 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0208 	bic.w	r2, r2, #8
 800200a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800200c:	f7fe fbd0 	bl	80007b0 <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002012:	e009      	b.n	8002028 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002014:	f7fe fbcc 	bl	80007b0 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002022:	d901      	bls.n	8002028 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e007      	b.n	8002038 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0ee      	beq.n	8002014 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	827b      	strh	r3, [r7, #18]
 800204c:	2300      	movs	r3, #0
 800204e:	823b      	strh	r3, [r7, #16]
 8002050:	2300      	movs	r3, #0
 8002052:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002070:	8a7a      	ldrh	r2, [r7, #18]
 8002072:	8a3b      	ldrh	r3, [r7, #16]
 8002074:	429a      	cmp	r2, r3
 8002076:	d008      	beq.n	800208a <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002078:	8a3b      	ldrh	r3, [r7, #16]
 800207a:	041a      	lsls	r2, r3, #16
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	b29b      	uxth	r3, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	e004      	b.n	8002094 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800208a:	8a7b      	ldrh	r3, [r7, #18]
 800208c:	041a      	lsls	r2, r3, #16
 800208e:	89fb      	ldrh	r3, [r7, #14]
 8002090:	4313      	orrs	r3, r2
 8002092:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002094:	697b      	ldr	r3, [r7, #20]
}
 8002096:	4618      	mov	r0, r3
 8002098:	371c      	adds	r7, #28
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020aa:	2300      	movs	r3, #0
 80020ac:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f85d 	bl	800216e <RTC_EnterInitMode>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e011      	b.n	80020e4 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	0c12      	lsrs	r2, r2, #16
 80020c8:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	b292      	uxth	r2, r2
 80020d2:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f872 	bl	80021be <RTC_ExitInitMode>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	81fb      	strh	r3, [r7, #14]
 80020fa:	2300      	movs	r3, #0
 80020fc:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800210e:	89fb      	ldrh	r3, [r7, #14]
 8002110:	041a      	lsls	r2, r3, #16
 8002112:	89bb      	ldrh	r3, [r7, #12]
 8002114:	4313      	orrs	r3, r2
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800212a:	2300      	movs	r3, #0
 800212c:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f81d 	bl	800216e <RTC_EnterInitMode>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	73fb      	strb	r3, [r7, #15]
 800213e:	e011      	b.n	8002164 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	0c12      	lsrs	r2, r2, #16
 8002148:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	b292      	uxth	r2, r2
 8002152:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f832 	bl	80021be <RTC_ExitInitMode>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002164:	7bfb      	ldrb	r3, [r7, #15]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b084      	sub	sp, #16
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800217a:	f7fe fb19 	bl	80007b0 <HAL_GetTick>
 800217e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002180:	e009      	b.n	8002196 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002182:	f7fe fb15 	bl	80007b0 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002190:	d901      	bls.n	8002196 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e00f      	b.n	80021b6 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0320 	and.w	r3, r3, #32
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0ee      	beq.n	8002182 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 0210 	orr.w	r2, r2, #16
 80021b2:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b084      	sub	sp, #16
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0210 	bic.w	r2, r2, #16
 80021d8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80021da:	f7fe fae9 	bl	80007b0 <HAL_GetTick>
 80021de:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80021e0:	e009      	b.n	80021f6 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80021e2:	f7fe fae5 	bl	80007b0 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021f0:	d901      	bls.n	80021f6 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e007      	b.n	8002206 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0320 	and.w	r3, r3, #32
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0ee      	beq.n	80021e2 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	4603      	mov	r3, r0
 8002216:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800221c:	e005      	b.n	800222a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	3b0a      	subs	r3, #10
 8002228:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	2b09      	cmp	r3, #9
 800222e:	d8f6      	bhi.n	800221e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	b2da      	uxtb	r2, r3
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	4313      	orrs	r3, r2
 800223c:	b2db      	uxtb	r3, r3
}
 800223e:	4618      	mov	r0, r3
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	091b      	lsrs	r3, r3, #4
 800225a:	b2db      	uxtb	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	b2da      	uxtb	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	4413      	add	r3, r2
 8002276:	b2db      	uxtb	r3, r3
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
 800228a:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7bdb      	ldrb	r3, [r3, #15]
 80022a0:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7b5b      	ldrb	r3, [r3, #13]
 80022a6:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	7b9b      	ldrb	r3, [r3, #14]
 80022ac:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	e06f      	b.n	8002394 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d011      	beq.n	80022de <RTC_DateUpdate+0x5c>
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d00e      	beq.n	80022de <RTC_DateUpdate+0x5c>
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d00b      	beq.n	80022de <RTC_DateUpdate+0x5c>
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	2b07      	cmp	r3, #7
 80022ca:	d008      	beq.n	80022de <RTC_DateUpdate+0x5c>
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d005      	beq.n	80022de <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	2b0a      	cmp	r3, #10
 80022d6:	d002      	beq.n	80022de <RTC_DateUpdate+0x5c>
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	2b0c      	cmp	r3, #12
 80022dc:	d117      	bne.n	800230e <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2b1e      	cmp	r3, #30
 80022e2:	d803      	bhi.n	80022ec <RTC_DateUpdate+0x6a>
      {
        day++;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	3301      	adds	r3, #1
 80022e8:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80022ea:	e050      	b.n	800238e <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	2b0c      	cmp	r3, #12
 80022f0:	d005      	beq.n	80022fe <RTC_DateUpdate+0x7c>
        {
          month++;
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	3301      	adds	r3, #1
 80022f6:	613b      	str	r3, [r7, #16]
          day = 1U;
 80022f8:	2301      	movs	r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80022fc:	e047      	b.n	800238e <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80022fe:	2301      	movs	r3, #1
 8002300:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002302:	2301      	movs	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
          year++;
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	3301      	adds	r3, #1
 800230a:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800230c:	e03f      	b.n	800238e <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b04      	cmp	r3, #4
 8002312:	d008      	beq.n	8002326 <RTC_DateUpdate+0xa4>
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b06      	cmp	r3, #6
 8002318:	d005      	beq.n	8002326 <RTC_DateUpdate+0xa4>
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b09      	cmp	r3, #9
 800231e:	d002      	beq.n	8002326 <RTC_DateUpdate+0xa4>
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	2b0b      	cmp	r3, #11
 8002324:	d10c      	bne.n	8002340 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2b1d      	cmp	r3, #29
 800232a:	d803      	bhi.n	8002334 <RTC_DateUpdate+0xb2>
      {
        day++;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	3301      	adds	r3, #1
 8002330:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002332:	e02c      	b.n	800238e <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	3301      	adds	r3, #1
 8002338:	613b      	str	r3, [r7, #16]
        day = 1U;
 800233a:	2301      	movs	r3, #1
 800233c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800233e:	e026      	b.n	800238e <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d123      	bne.n	800238e <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b1b      	cmp	r3, #27
 800234a:	d803      	bhi.n	8002354 <RTC_DateUpdate+0xd2>
      {
        day++;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	3301      	adds	r3, #1
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	e01c      	b.n	800238e <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b1c      	cmp	r3, #28
 8002358:	d111      	bne.n	800237e <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	b29b      	uxth	r3, r3
 800235e:	4618      	mov	r0, r3
 8002360:	f000 f838 	bl	80023d4 <RTC_IsLeapYear>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <RTC_DateUpdate+0xf0>
        {
          day++;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	3301      	adds	r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	e00d      	b.n	800238e <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	3301      	adds	r3, #1
 8002376:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002378:	2301      	movs	r3, #1
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	e007      	b.n	800238e <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b1d      	cmp	r3, #29
 8002382:	d104      	bne.n	800238e <RTC_DateUpdate+0x10c>
      {
        month++;
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	3301      	adds	r3, #1
 8002388:	613b      	str	r3, [r7, #16]
        day = 1U;
 800238a:	2301      	movs	r3, #1
 800238c:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	3301      	adds	r3, #1
 8002392:	60bb      	str	r3, [r7, #8]
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d38b      	bcc.n	80022b4 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	4619      	mov	r1, r3
 80023be:	6978      	ldr	r0, [r7, #20]
 80023c0:	f000 f83a 	bl	8002438 <RTC_WeekDayNum>
 80023c4:	4603      	mov	r3, r0
 80023c6:	461a      	mov	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	731a      	strb	r2, [r3, #12]
}
 80023cc:	bf00      	nop
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e01d      	b.n	800242a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	4a10      	ldr	r2, [pc, #64]	; (8002434 <RTC_IsLeapYear+0x60>)
 80023f2:	fba2 1203 	umull	r1, r2, r2, r3
 80023f6:	0952      	lsrs	r2, r2, #5
 80023f8:	2164      	movs	r1, #100	; 0x64
 80023fa:	fb01 f202 	mul.w	r2, r1, r2
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	b29b      	uxth	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002406:	2301      	movs	r3, #1
 8002408:	e00f      	b.n	800242a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	4a09      	ldr	r2, [pc, #36]	; (8002434 <RTC_IsLeapYear+0x60>)
 800240e:	fba2 1203 	umull	r1, r2, r2, r3
 8002412:	09d2      	lsrs	r2, r2, #7
 8002414:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002418:	fb01 f202 	mul.w	r2, r1, r2
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	b29b      	uxth	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002428:	2300      	movs	r3, #0
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr
 8002434:	51eb851f 	.word	0x51eb851f

08002438 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	70fb      	strb	r3, [r7, #3]
 8002444:	4613      	mov	r3, r2
 8002446:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	2300      	movs	r3, #0
 800244e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002456:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	2b02      	cmp	r3, #2
 800245c:	d82d      	bhi.n	80024ba <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800245e:	78fa      	ldrb	r2, [r7, #3]
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	4a2c      	ldr	r2, [pc, #176]	; (800251c <RTC_WeekDayNum+0xe4>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	085a      	lsrs	r2, r3, #1
 8002472:	78bb      	ldrb	r3, [r7, #2]
 8002474:	441a      	add	r2, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	441a      	add	r2, r3
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	3b01      	subs	r3, #1
 800247e:	089b      	lsrs	r3, r3, #2
 8002480:	441a      	add	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	3b01      	subs	r3, #1
 8002486:	4926      	ldr	r1, [pc, #152]	; (8002520 <RTC_WeekDayNum+0xe8>)
 8002488:	fba1 1303 	umull	r1, r3, r1, r3
 800248c:	095b      	lsrs	r3, r3, #5
 800248e:	1ad2      	subs	r2, r2, r3
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	3b01      	subs	r3, #1
 8002494:	4922      	ldr	r1, [pc, #136]	; (8002520 <RTC_WeekDayNum+0xe8>)
 8002496:	fba1 1303 	umull	r1, r3, r1, r3
 800249a:	09db      	lsrs	r3, r3, #7
 800249c:	4413      	add	r3, r2
 800249e:	1d1a      	adds	r2, r3, #4
 80024a0:	4b20      	ldr	r3, [pc, #128]	; (8002524 <RTC_WeekDayNum+0xec>)
 80024a2:	fba3 1302 	umull	r1, r3, r3, r2
 80024a6:	1ad1      	subs	r1, r2, r3
 80024a8:	0849      	lsrs	r1, r1, #1
 80024aa:	440b      	add	r3, r1
 80024ac:	0899      	lsrs	r1, r3, #2
 80024ae:	460b      	mov	r3, r1
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	1a5b      	subs	r3, r3, r1
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	e029      	b.n	800250e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	1a9b      	subs	r3, r3, r2
 80024c6:	4a15      	ldr	r2, [pc, #84]	; (800251c <RTC_WeekDayNum+0xe4>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	085a      	lsrs	r2, r3, #1
 80024ce:	78bb      	ldrb	r3, [r7, #2]
 80024d0:	441a      	add	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	441a      	add	r2, r3
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	089b      	lsrs	r3, r3, #2
 80024da:	441a      	add	r2, r3
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4910      	ldr	r1, [pc, #64]	; (8002520 <RTC_WeekDayNum+0xe8>)
 80024e0:	fba1 1303 	umull	r1, r3, r1, r3
 80024e4:	095b      	lsrs	r3, r3, #5
 80024e6:	1ad2      	subs	r2, r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	490d      	ldr	r1, [pc, #52]	; (8002520 <RTC_WeekDayNum+0xe8>)
 80024ec:	fba1 1303 	umull	r1, r3, r1, r3
 80024f0:	09db      	lsrs	r3, r3, #7
 80024f2:	4413      	add	r3, r2
 80024f4:	1c9a      	adds	r2, r3, #2
 80024f6:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <RTC_WeekDayNum+0xec>)
 80024f8:	fba3 1302 	umull	r1, r3, r3, r2
 80024fc:	1ad1      	subs	r1, r2, r3
 80024fe:	0849      	lsrs	r1, r1, #1
 8002500:	440b      	add	r3, r1
 8002502:	0899      	lsrs	r1, r3, #2
 8002504:	460b      	mov	r3, r1
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	1a5b      	subs	r3, r3, r1
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	b2db      	uxtb	r3, r3
}
 8002512:	4618      	mov	r0, r3
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	38e38e39 	.word	0x38e38e39
 8002520:	51eb851f 	.word	0x51eb851f
 8002524:	24924925 	.word	0x24924925

08002528 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d027      	beq.n	800258e <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d020      	beq.n	800258e <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00b      	beq.n	8002572 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f824 	bl	80025a8 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f06f 0204 	mvn.w	r2, #4
 8002568:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2204      	movs	r2, #4
 800256e:	745a      	strb	r2, [r3, #17]
 8002570:	e005      	b.n	800257e <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f80f 	bl	8002596 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 0201 	bic.w	r2, r2, #1
 800258c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e03f      	b.n	800264c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d106      	bne.n	80025e6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7fd ffa3 	bl	800052c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2224      	movs	r2, #36	; 0x24
 80025ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025fc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f904 	bl	800280c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002612:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695a      	ldr	r2, [r3, #20]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002622:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002632:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2220      	movs	r2, #32
 800263e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2220      	movs	r2, #32
 8002646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	; 0x28
 8002658:	af02      	add	r7, sp, #8
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b20      	cmp	r3, #32
 8002672:	d17c      	bne.n	800276e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <HAL_UART_Transmit+0x2c>
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e075      	b.n	8002770 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_UART_Transmit+0x3e>
 800268e:	2302      	movs	r3, #2
 8002690:	e06e      	b.n	8002770 <HAL_UART_Transmit+0x11c>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2221      	movs	r2, #33	; 0x21
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026a8:	f7fe f882 	bl	80007b0 <HAL_GetTick>
 80026ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	88fa      	ldrh	r2, [r7, #6]
 80026b8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c2:	d108      	bne.n	80026d6 <HAL_UART_Transmit+0x82>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d104      	bne.n	80026d6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	e003      	b.n	80026de <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80026e6:	e02a      	b.n	800273e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	2200      	movs	r2, #0
 80026f0:	2180      	movs	r1, #128	; 0x80
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 f840 	bl	8002778 <UART_WaitOnFlagUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e036      	b.n	8002770 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d10b      	bne.n	8002720 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002716:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	3302      	adds	r3, #2
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	e007      	b.n	8002730 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	781a      	ldrb	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3301      	adds	r3, #1
 800272e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002734:	b29b      	uxth	r3, r3
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002742:	b29b      	uxth	r3, r3
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1cf      	bne.n	80026e8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2200      	movs	r2, #0
 8002750:	2140      	movs	r1, #64	; 0x40
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f810 	bl	8002778 <UART_WaitOnFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e006      	b.n	8002770 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2220      	movs	r2, #32
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	e000      	b.n	8002770 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800276e:	2302      	movs	r3, #2
  }
}
 8002770:	4618      	mov	r0, r3
 8002772:	3720      	adds	r7, #32
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	4613      	mov	r3, r2
 8002786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002788:	e02c      	b.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002790:	d028      	beq.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d007      	beq.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002798:	f7fe f80a 	bl	80007b0 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d21d      	bcs.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027b6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2220      	movs	r2, #32
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e00f      	b.n	8002804 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	4013      	ands	r3, r2
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	bf0c      	ite	eq
 80027f4:	2301      	moveq	r3, #1
 80027f6:	2300      	movne	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	461a      	mov	r2, r3
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d0c3      	beq.n	800278a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	4313      	orrs	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002846:	f023 030c 	bic.w	r3, r3, #12
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	68b9      	ldr	r1, [r7, #8]
 8002850:	430b      	orrs	r3, r1
 8002852:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a2c      	ldr	r2, [pc, #176]	; (8002920 <UART_SetConfig+0x114>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d103      	bne.n	800287c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002874:	f7fe fe64 	bl	8001540 <HAL_RCC_GetPCLK2Freq>
 8002878:	60f8      	str	r0, [r7, #12]
 800287a:	e002      	b.n	8002882 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800287c:	f7fe fe4c 	bl	8001518 <HAL_RCC_GetPCLK1Freq>
 8002880:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	009a      	lsls	r2, r3, #2
 800288c:	441a      	add	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	fbb2 f3f3 	udiv	r3, r2, r3
 8002898:	4a22      	ldr	r2, [pc, #136]	; (8002924 <UART_SetConfig+0x118>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	0119      	lsls	r1, r3, #4
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009a      	lsls	r2, r3, #2
 80028ac:	441a      	add	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80028b8:	4b1a      	ldr	r3, [pc, #104]	; (8002924 <UART_SetConfig+0x118>)
 80028ba:	fba3 0302 	umull	r0, r3, r3, r2
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2064      	movs	r0, #100	; 0x64
 80028c2:	fb00 f303 	mul.w	r3, r0, r3
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	3332      	adds	r3, #50	; 0x32
 80028cc:	4a15      	ldr	r2, [pc, #84]	; (8002924 <UART_SetConfig+0x118>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028d8:	4419      	add	r1, r3
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	4613      	mov	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	009a      	lsls	r2, r3, #2
 80028e4:	441a      	add	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80028f0:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <UART_SetConfig+0x118>)
 80028f2:	fba3 0302 	umull	r0, r3, r3, r2
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2064      	movs	r0, #100	; 0x64
 80028fa:	fb00 f303 	mul.w	r3, r0, r3
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	3332      	adds	r3, #50	; 0x32
 8002904:	4a07      	ldr	r2, [pc, #28]	; (8002924 <UART_SetConfig+0x118>)
 8002906:	fba2 2303 	umull	r2, r3, r2, r3
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	f003 020f 	and.w	r2, r3, #15
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	440a      	add	r2, r1
 8002916:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40013800 	.word	0x40013800
 8002924:	51eb851f 	.word	0x51eb851f

08002928 <__errno>:
 8002928:	4b01      	ldr	r3, [pc, #4]	; (8002930 <__errno+0x8>)
 800292a:	6818      	ldr	r0, [r3, #0]
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	2000000c 	.word	0x2000000c

08002934 <__libc_init_array>:
 8002934:	b570      	push	{r4, r5, r6, lr}
 8002936:	2600      	movs	r6, #0
 8002938:	4d0c      	ldr	r5, [pc, #48]	; (800296c <__libc_init_array+0x38>)
 800293a:	4c0d      	ldr	r4, [pc, #52]	; (8002970 <__libc_init_array+0x3c>)
 800293c:	1b64      	subs	r4, r4, r5
 800293e:	10a4      	asrs	r4, r4, #2
 8002940:	42a6      	cmp	r6, r4
 8002942:	d109      	bne.n	8002958 <__libc_init_array+0x24>
 8002944:	f000 fc5c 	bl	8003200 <_init>
 8002948:	2600      	movs	r6, #0
 800294a:	4d0a      	ldr	r5, [pc, #40]	; (8002974 <__libc_init_array+0x40>)
 800294c:	4c0a      	ldr	r4, [pc, #40]	; (8002978 <__libc_init_array+0x44>)
 800294e:	1b64      	subs	r4, r4, r5
 8002950:	10a4      	asrs	r4, r4, #2
 8002952:	42a6      	cmp	r6, r4
 8002954:	d105      	bne.n	8002962 <__libc_init_array+0x2e>
 8002956:	bd70      	pop	{r4, r5, r6, pc}
 8002958:	f855 3b04 	ldr.w	r3, [r5], #4
 800295c:	4798      	blx	r3
 800295e:	3601      	adds	r6, #1
 8002960:	e7ee      	b.n	8002940 <__libc_init_array+0xc>
 8002962:	f855 3b04 	ldr.w	r3, [r5], #4
 8002966:	4798      	blx	r3
 8002968:	3601      	adds	r6, #1
 800296a:	e7f2      	b.n	8002952 <__libc_init_array+0x1e>
 800296c:	080032b0 	.word	0x080032b0
 8002970:	080032b0 	.word	0x080032b0
 8002974:	080032b0 	.word	0x080032b0
 8002978:	080032b4 	.word	0x080032b4

0800297c <memset>:
 800297c:	4603      	mov	r3, r0
 800297e:	4402      	add	r2, r0
 8002980:	4293      	cmp	r3, r2
 8002982:	d100      	bne.n	8002986 <memset+0xa>
 8002984:	4770      	bx	lr
 8002986:	f803 1b01 	strb.w	r1, [r3], #1
 800298a:	e7f9      	b.n	8002980 <memset+0x4>

0800298c <siprintf>:
 800298c:	b40e      	push	{r1, r2, r3}
 800298e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002992:	b500      	push	{lr}
 8002994:	b09c      	sub	sp, #112	; 0x70
 8002996:	ab1d      	add	r3, sp, #116	; 0x74
 8002998:	9002      	str	r0, [sp, #8]
 800299a:	9006      	str	r0, [sp, #24]
 800299c:	9107      	str	r1, [sp, #28]
 800299e:	9104      	str	r1, [sp, #16]
 80029a0:	4808      	ldr	r0, [pc, #32]	; (80029c4 <siprintf+0x38>)
 80029a2:	4909      	ldr	r1, [pc, #36]	; (80029c8 <siprintf+0x3c>)
 80029a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80029a8:	9105      	str	r1, [sp, #20]
 80029aa:	6800      	ldr	r0, [r0, #0]
 80029ac:	a902      	add	r1, sp, #8
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	f000 f868 	bl	8002a84 <_svfiprintf_r>
 80029b4:	2200      	movs	r2, #0
 80029b6:	9b02      	ldr	r3, [sp, #8]
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	b01c      	add	sp, #112	; 0x70
 80029bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80029c0:	b003      	add	sp, #12
 80029c2:	4770      	bx	lr
 80029c4:	2000000c 	.word	0x2000000c
 80029c8:	ffff0208 	.word	0xffff0208

080029cc <__ssputs_r>:
 80029cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029d0:	688e      	ldr	r6, [r1, #8]
 80029d2:	4682      	mov	sl, r0
 80029d4:	429e      	cmp	r6, r3
 80029d6:	460c      	mov	r4, r1
 80029d8:	4690      	mov	r8, r2
 80029da:	461f      	mov	r7, r3
 80029dc:	d838      	bhi.n	8002a50 <__ssputs_r+0x84>
 80029de:	898a      	ldrh	r2, [r1, #12]
 80029e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80029e4:	d032      	beq.n	8002a4c <__ssputs_r+0x80>
 80029e6:	6825      	ldr	r5, [r4, #0]
 80029e8:	6909      	ldr	r1, [r1, #16]
 80029ea:	3301      	adds	r3, #1
 80029ec:	eba5 0901 	sub.w	r9, r5, r1
 80029f0:	6965      	ldr	r5, [r4, #20]
 80029f2:	444b      	add	r3, r9
 80029f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80029f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80029fc:	106d      	asrs	r5, r5, #1
 80029fe:	429d      	cmp	r5, r3
 8002a00:	bf38      	it	cc
 8002a02:	461d      	movcc	r5, r3
 8002a04:	0553      	lsls	r3, r2, #21
 8002a06:	d531      	bpl.n	8002a6c <__ssputs_r+0xa0>
 8002a08:	4629      	mov	r1, r5
 8002a0a:	f000 fb53 	bl	80030b4 <_malloc_r>
 8002a0e:	4606      	mov	r6, r0
 8002a10:	b950      	cbnz	r0, 8002a28 <__ssputs_r+0x5c>
 8002a12:	230c      	movs	r3, #12
 8002a14:	f04f 30ff 	mov.w	r0, #4294967295
 8002a18:	f8ca 3000 	str.w	r3, [sl]
 8002a1c:	89a3      	ldrh	r3, [r4, #12]
 8002a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a22:	81a3      	strh	r3, [r4, #12]
 8002a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a28:	464a      	mov	r2, r9
 8002a2a:	6921      	ldr	r1, [r4, #16]
 8002a2c:	f000 face 	bl	8002fcc <memcpy>
 8002a30:	89a3      	ldrh	r3, [r4, #12]
 8002a32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a3a:	81a3      	strh	r3, [r4, #12]
 8002a3c:	6126      	str	r6, [r4, #16]
 8002a3e:	444e      	add	r6, r9
 8002a40:	6026      	str	r6, [r4, #0]
 8002a42:	463e      	mov	r6, r7
 8002a44:	6165      	str	r5, [r4, #20]
 8002a46:	eba5 0509 	sub.w	r5, r5, r9
 8002a4a:	60a5      	str	r5, [r4, #8]
 8002a4c:	42be      	cmp	r6, r7
 8002a4e:	d900      	bls.n	8002a52 <__ssputs_r+0x86>
 8002a50:	463e      	mov	r6, r7
 8002a52:	4632      	mov	r2, r6
 8002a54:	4641      	mov	r1, r8
 8002a56:	6820      	ldr	r0, [r4, #0]
 8002a58:	f000 fac6 	bl	8002fe8 <memmove>
 8002a5c:	68a3      	ldr	r3, [r4, #8]
 8002a5e:	6822      	ldr	r2, [r4, #0]
 8002a60:	1b9b      	subs	r3, r3, r6
 8002a62:	4432      	add	r2, r6
 8002a64:	2000      	movs	r0, #0
 8002a66:	60a3      	str	r3, [r4, #8]
 8002a68:	6022      	str	r2, [r4, #0]
 8002a6a:	e7db      	b.n	8002a24 <__ssputs_r+0x58>
 8002a6c:	462a      	mov	r2, r5
 8002a6e:	f000 fb7b 	bl	8003168 <_realloc_r>
 8002a72:	4606      	mov	r6, r0
 8002a74:	2800      	cmp	r0, #0
 8002a76:	d1e1      	bne.n	8002a3c <__ssputs_r+0x70>
 8002a78:	4650      	mov	r0, sl
 8002a7a:	6921      	ldr	r1, [r4, #16]
 8002a7c:	f000 face 	bl	800301c <_free_r>
 8002a80:	e7c7      	b.n	8002a12 <__ssputs_r+0x46>
	...

08002a84 <_svfiprintf_r>:
 8002a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a88:	4698      	mov	r8, r3
 8002a8a:	898b      	ldrh	r3, [r1, #12]
 8002a8c:	4607      	mov	r7, r0
 8002a8e:	061b      	lsls	r3, r3, #24
 8002a90:	460d      	mov	r5, r1
 8002a92:	4614      	mov	r4, r2
 8002a94:	b09d      	sub	sp, #116	; 0x74
 8002a96:	d50e      	bpl.n	8002ab6 <_svfiprintf_r+0x32>
 8002a98:	690b      	ldr	r3, [r1, #16]
 8002a9a:	b963      	cbnz	r3, 8002ab6 <_svfiprintf_r+0x32>
 8002a9c:	2140      	movs	r1, #64	; 0x40
 8002a9e:	f000 fb09 	bl	80030b4 <_malloc_r>
 8002aa2:	6028      	str	r0, [r5, #0]
 8002aa4:	6128      	str	r0, [r5, #16]
 8002aa6:	b920      	cbnz	r0, 8002ab2 <_svfiprintf_r+0x2e>
 8002aa8:	230c      	movs	r3, #12
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab0:	e0d1      	b.n	8002c56 <_svfiprintf_r+0x1d2>
 8002ab2:	2340      	movs	r3, #64	; 0x40
 8002ab4:	616b      	str	r3, [r5, #20]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8002aba:	2320      	movs	r3, #32
 8002abc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ac0:	2330      	movs	r3, #48	; 0x30
 8002ac2:	f04f 0901 	mov.w	r9, #1
 8002ac6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002aca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002c70 <_svfiprintf_r+0x1ec>
 8002ace:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ad2:	4623      	mov	r3, r4
 8002ad4:	469a      	mov	sl, r3
 8002ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ada:	b10a      	cbz	r2, 8002ae0 <_svfiprintf_r+0x5c>
 8002adc:	2a25      	cmp	r2, #37	; 0x25
 8002ade:	d1f9      	bne.n	8002ad4 <_svfiprintf_r+0x50>
 8002ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8002ae4:	d00b      	beq.n	8002afe <_svfiprintf_r+0x7a>
 8002ae6:	465b      	mov	r3, fp
 8002ae8:	4622      	mov	r2, r4
 8002aea:	4629      	mov	r1, r5
 8002aec:	4638      	mov	r0, r7
 8002aee:	f7ff ff6d 	bl	80029cc <__ssputs_r>
 8002af2:	3001      	adds	r0, #1
 8002af4:	f000 80aa 	beq.w	8002c4c <_svfiprintf_r+0x1c8>
 8002af8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002afa:	445a      	add	r2, fp
 8002afc:	9209      	str	r2, [sp, #36]	; 0x24
 8002afe:	f89a 3000 	ldrb.w	r3, [sl]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f000 80a2 	beq.w	8002c4c <_svfiprintf_r+0x1c8>
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b12:	f10a 0a01 	add.w	sl, sl, #1
 8002b16:	9304      	str	r3, [sp, #16]
 8002b18:	9307      	str	r3, [sp, #28]
 8002b1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b1e:	931a      	str	r3, [sp, #104]	; 0x68
 8002b20:	4654      	mov	r4, sl
 8002b22:	2205      	movs	r2, #5
 8002b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b28:	4851      	ldr	r0, [pc, #324]	; (8002c70 <_svfiprintf_r+0x1ec>)
 8002b2a:	f000 fa41 	bl	8002fb0 <memchr>
 8002b2e:	9a04      	ldr	r2, [sp, #16]
 8002b30:	b9d8      	cbnz	r0, 8002b6a <_svfiprintf_r+0xe6>
 8002b32:	06d0      	lsls	r0, r2, #27
 8002b34:	bf44      	itt	mi
 8002b36:	2320      	movmi	r3, #32
 8002b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b3c:	0711      	lsls	r1, r2, #28
 8002b3e:	bf44      	itt	mi
 8002b40:	232b      	movmi	r3, #43	; 0x2b
 8002b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b46:	f89a 3000 	ldrb.w	r3, [sl]
 8002b4a:	2b2a      	cmp	r3, #42	; 0x2a
 8002b4c:	d015      	beq.n	8002b7a <_svfiprintf_r+0xf6>
 8002b4e:	4654      	mov	r4, sl
 8002b50:	2000      	movs	r0, #0
 8002b52:	f04f 0c0a 	mov.w	ip, #10
 8002b56:	9a07      	ldr	r2, [sp, #28]
 8002b58:	4621      	mov	r1, r4
 8002b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b5e:	3b30      	subs	r3, #48	; 0x30
 8002b60:	2b09      	cmp	r3, #9
 8002b62:	d94e      	bls.n	8002c02 <_svfiprintf_r+0x17e>
 8002b64:	b1b0      	cbz	r0, 8002b94 <_svfiprintf_r+0x110>
 8002b66:	9207      	str	r2, [sp, #28]
 8002b68:	e014      	b.n	8002b94 <_svfiprintf_r+0x110>
 8002b6a:	eba0 0308 	sub.w	r3, r0, r8
 8002b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	46a2      	mov	sl, r4
 8002b76:	9304      	str	r3, [sp, #16]
 8002b78:	e7d2      	b.n	8002b20 <_svfiprintf_r+0x9c>
 8002b7a:	9b03      	ldr	r3, [sp, #12]
 8002b7c:	1d19      	adds	r1, r3, #4
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	9103      	str	r1, [sp, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bfbb      	ittet	lt
 8002b86:	425b      	neglt	r3, r3
 8002b88:	f042 0202 	orrlt.w	r2, r2, #2
 8002b8c:	9307      	strge	r3, [sp, #28]
 8002b8e:	9307      	strlt	r3, [sp, #28]
 8002b90:	bfb8      	it	lt
 8002b92:	9204      	strlt	r2, [sp, #16]
 8002b94:	7823      	ldrb	r3, [r4, #0]
 8002b96:	2b2e      	cmp	r3, #46	; 0x2e
 8002b98:	d10c      	bne.n	8002bb4 <_svfiprintf_r+0x130>
 8002b9a:	7863      	ldrb	r3, [r4, #1]
 8002b9c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b9e:	d135      	bne.n	8002c0c <_svfiprintf_r+0x188>
 8002ba0:	9b03      	ldr	r3, [sp, #12]
 8002ba2:	3402      	adds	r4, #2
 8002ba4:	1d1a      	adds	r2, r3, #4
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	9203      	str	r2, [sp, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bfb8      	it	lt
 8002bae:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bb2:	9305      	str	r3, [sp, #20]
 8002bb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002c80 <_svfiprintf_r+0x1fc>
 8002bb8:	2203      	movs	r2, #3
 8002bba:	4650      	mov	r0, sl
 8002bbc:	7821      	ldrb	r1, [r4, #0]
 8002bbe:	f000 f9f7 	bl	8002fb0 <memchr>
 8002bc2:	b140      	cbz	r0, 8002bd6 <_svfiprintf_r+0x152>
 8002bc4:	2340      	movs	r3, #64	; 0x40
 8002bc6:	eba0 000a 	sub.w	r0, r0, sl
 8002bca:	fa03 f000 	lsl.w	r0, r3, r0
 8002bce:	9b04      	ldr	r3, [sp, #16]
 8002bd0:	3401      	adds	r4, #1
 8002bd2:	4303      	orrs	r3, r0
 8002bd4:	9304      	str	r3, [sp, #16]
 8002bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bda:	2206      	movs	r2, #6
 8002bdc:	4825      	ldr	r0, [pc, #148]	; (8002c74 <_svfiprintf_r+0x1f0>)
 8002bde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002be2:	f000 f9e5 	bl	8002fb0 <memchr>
 8002be6:	2800      	cmp	r0, #0
 8002be8:	d038      	beq.n	8002c5c <_svfiprintf_r+0x1d8>
 8002bea:	4b23      	ldr	r3, [pc, #140]	; (8002c78 <_svfiprintf_r+0x1f4>)
 8002bec:	bb1b      	cbnz	r3, 8002c36 <_svfiprintf_r+0x1b2>
 8002bee:	9b03      	ldr	r3, [sp, #12]
 8002bf0:	3307      	adds	r3, #7
 8002bf2:	f023 0307 	bic.w	r3, r3, #7
 8002bf6:	3308      	adds	r3, #8
 8002bf8:	9303      	str	r3, [sp, #12]
 8002bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bfc:	4433      	add	r3, r6
 8002bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8002c00:	e767      	b.n	8002ad2 <_svfiprintf_r+0x4e>
 8002c02:	460c      	mov	r4, r1
 8002c04:	2001      	movs	r0, #1
 8002c06:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c0a:	e7a5      	b.n	8002b58 <_svfiprintf_r+0xd4>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	f04f 0c0a 	mov.w	ip, #10
 8002c12:	4619      	mov	r1, r3
 8002c14:	3401      	adds	r4, #1
 8002c16:	9305      	str	r3, [sp, #20]
 8002c18:	4620      	mov	r0, r4
 8002c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c1e:	3a30      	subs	r2, #48	; 0x30
 8002c20:	2a09      	cmp	r2, #9
 8002c22:	d903      	bls.n	8002c2c <_svfiprintf_r+0x1a8>
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0c5      	beq.n	8002bb4 <_svfiprintf_r+0x130>
 8002c28:	9105      	str	r1, [sp, #20]
 8002c2a:	e7c3      	b.n	8002bb4 <_svfiprintf_r+0x130>
 8002c2c:	4604      	mov	r4, r0
 8002c2e:	2301      	movs	r3, #1
 8002c30:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c34:	e7f0      	b.n	8002c18 <_svfiprintf_r+0x194>
 8002c36:	ab03      	add	r3, sp, #12
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	462a      	mov	r2, r5
 8002c3c:	4638      	mov	r0, r7
 8002c3e:	4b0f      	ldr	r3, [pc, #60]	; (8002c7c <_svfiprintf_r+0x1f8>)
 8002c40:	a904      	add	r1, sp, #16
 8002c42:	f3af 8000 	nop.w
 8002c46:	1c42      	adds	r2, r0, #1
 8002c48:	4606      	mov	r6, r0
 8002c4a:	d1d6      	bne.n	8002bfa <_svfiprintf_r+0x176>
 8002c4c:	89ab      	ldrh	r3, [r5, #12]
 8002c4e:	065b      	lsls	r3, r3, #25
 8002c50:	f53f af2c 	bmi.w	8002aac <_svfiprintf_r+0x28>
 8002c54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c56:	b01d      	add	sp, #116	; 0x74
 8002c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c5c:	ab03      	add	r3, sp, #12
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	462a      	mov	r2, r5
 8002c62:	4638      	mov	r0, r7
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <_svfiprintf_r+0x1f8>)
 8002c66:	a904      	add	r1, sp, #16
 8002c68:	f000 f87c 	bl	8002d64 <_printf_i>
 8002c6c:	e7eb      	b.n	8002c46 <_svfiprintf_r+0x1c2>
 8002c6e:	bf00      	nop
 8002c70:	0800327c 	.word	0x0800327c
 8002c74:	08003286 	.word	0x08003286
 8002c78:	00000000 	.word	0x00000000
 8002c7c:	080029cd 	.word	0x080029cd
 8002c80:	08003282 	.word	0x08003282

08002c84 <_printf_common>:
 8002c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c88:	4616      	mov	r6, r2
 8002c8a:	4699      	mov	r9, r3
 8002c8c:	688a      	ldr	r2, [r1, #8]
 8002c8e:	690b      	ldr	r3, [r1, #16]
 8002c90:	4607      	mov	r7, r0
 8002c92:	4293      	cmp	r3, r2
 8002c94:	bfb8      	it	lt
 8002c96:	4613      	movlt	r3, r2
 8002c98:	6033      	str	r3, [r6, #0]
 8002c9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c9e:	460c      	mov	r4, r1
 8002ca0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ca4:	b10a      	cbz	r2, 8002caa <_printf_common+0x26>
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	6033      	str	r3, [r6, #0]
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	0699      	lsls	r1, r3, #26
 8002cae:	bf42      	ittt	mi
 8002cb0:	6833      	ldrmi	r3, [r6, #0]
 8002cb2:	3302      	addmi	r3, #2
 8002cb4:	6033      	strmi	r3, [r6, #0]
 8002cb6:	6825      	ldr	r5, [r4, #0]
 8002cb8:	f015 0506 	ands.w	r5, r5, #6
 8002cbc:	d106      	bne.n	8002ccc <_printf_common+0x48>
 8002cbe:	f104 0a19 	add.w	sl, r4, #25
 8002cc2:	68e3      	ldr	r3, [r4, #12]
 8002cc4:	6832      	ldr	r2, [r6, #0]
 8002cc6:	1a9b      	subs	r3, r3, r2
 8002cc8:	42ab      	cmp	r3, r5
 8002cca:	dc28      	bgt.n	8002d1e <_printf_common+0x9a>
 8002ccc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002cd0:	1e13      	subs	r3, r2, #0
 8002cd2:	6822      	ldr	r2, [r4, #0]
 8002cd4:	bf18      	it	ne
 8002cd6:	2301      	movne	r3, #1
 8002cd8:	0692      	lsls	r2, r2, #26
 8002cda:	d42d      	bmi.n	8002d38 <_printf_common+0xb4>
 8002cdc:	4649      	mov	r1, r9
 8002cde:	4638      	mov	r0, r7
 8002ce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ce4:	47c0      	blx	r8
 8002ce6:	3001      	adds	r0, #1
 8002ce8:	d020      	beq.n	8002d2c <_printf_common+0xa8>
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	68e5      	ldr	r5, [r4, #12]
 8002cee:	f003 0306 	and.w	r3, r3, #6
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf18      	it	ne
 8002cf6:	2500      	movne	r5, #0
 8002cf8:	6832      	ldr	r2, [r6, #0]
 8002cfa:	f04f 0600 	mov.w	r6, #0
 8002cfe:	68a3      	ldr	r3, [r4, #8]
 8002d00:	bf08      	it	eq
 8002d02:	1aad      	subeq	r5, r5, r2
 8002d04:	6922      	ldr	r2, [r4, #16]
 8002d06:	bf08      	it	eq
 8002d08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	bfc4      	itt	gt
 8002d10:	1a9b      	subgt	r3, r3, r2
 8002d12:	18ed      	addgt	r5, r5, r3
 8002d14:	341a      	adds	r4, #26
 8002d16:	42b5      	cmp	r5, r6
 8002d18:	d11a      	bne.n	8002d50 <_printf_common+0xcc>
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	e008      	b.n	8002d30 <_printf_common+0xac>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	4652      	mov	r2, sl
 8002d22:	4649      	mov	r1, r9
 8002d24:	4638      	mov	r0, r7
 8002d26:	47c0      	blx	r8
 8002d28:	3001      	adds	r0, #1
 8002d2a:	d103      	bne.n	8002d34 <_printf_common+0xb0>
 8002d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d34:	3501      	adds	r5, #1
 8002d36:	e7c4      	b.n	8002cc2 <_printf_common+0x3e>
 8002d38:	2030      	movs	r0, #48	; 0x30
 8002d3a:	18e1      	adds	r1, r4, r3
 8002d3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d40:	1c5a      	adds	r2, r3, #1
 8002d42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d46:	4422      	add	r2, r4
 8002d48:	3302      	adds	r3, #2
 8002d4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d4e:	e7c5      	b.n	8002cdc <_printf_common+0x58>
 8002d50:	2301      	movs	r3, #1
 8002d52:	4622      	mov	r2, r4
 8002d54:	4649      	mov	r1, r9
 8002d56:	4638      	mov	r0, r7
 8002d58:	47c0      	blx	r8
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	d0e6      	beq.n	8002d2c <_printf_common+0xa8>
 8002d5e:	3601      	adds	r6, #1
 8002d60:	e7d9      	b.n	8002d16 <_printf_common+0x92>
	...

08002d64 <_printf_i>:
 8002d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d68:	460c      	mov	r4, r1
 8002d6a:	7e27      	ldrb	r7, [r4, #24]
 8002d6c:	4691      	mov	r9, r2
 8002d6e:	2f78      	cmp	r7, #120	; 0x78
 8002d70:	4680      	mov	r8, r0
 8002d72:	469a      	mov	sl, r3
 8002d74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002d76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d7a:	d807      	bhi.n	8002d8c <_printf_i+0x28>
 8002d7c:	2f62      	cmp	r7, #98	; 0x62
 8002d7e:	d80a      	bhi.n	8002d96 <_printf_i+0x32>
 8002d80:	2f00      	cmp	r7, #0
 8002d82:	f000 80d9 	beq.w	8002f38 <_printf_i+0x1d4>
 8002d86:	2f58      	cmp	r7, #88	; 0x58
 8002d88:	f000 80a4 	beq.w	8002ed4 <_printf_i+0x170>
 8002d8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002d90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d94:	e03a      	b.n	8002e0c <_printf_i+0xa8>
 8002d96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d9a:	2b15      	cmp	r3, #21
 8002d9c:	d8f6      	bhi.n	8002d8c <_printf_i+0x28>
 8002d9e:	a001      	add	r0, pc, #4	; (adr r0, 8002da4 <_printf_i+0x40>)
 8002da0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002da4:	08002dfd 	.word	0x08002dfd
 8002da8:	08002e11 	.word	0x08002e11
 8002dac:	08002d8d 	.word	0x08002d8d
 8002db0:	08002d8d 	.word	0x08002d8d
 8002db4:	08002d8d 	.word	0x08002d8d
 8002db8:	08002d8d 	.word	0x08002d8d
 8002dbc:	08002e11 	.word	0x08002e11
 8002dc0:	08002d8d 	.word	0x08002d8d
 8002dc4:	08002d8d 	.word	0x08002d8d
 8002dc8:	08002d8d 	.word	0x08002d8d
 8002dcc:	08002d8d 	.word	0x08002d8d
 8002dd0:	08002f1f 	.word	0x08002f1f
 8002dd4:	08002e41 	.word	0x08002e41
 8002dd8:	08002f01 	.word	0x08002f01
 8002ddc:	08002d8d 	.word	0x08002d8d
 8002de0:	08002d8d 	.word	0x08002d8d
 8002de4:	08002f41 	.word	0x08002f41
 8002de8:	08002d8d 	.word	0x08002d8d
 8002dec:	08002e41 	.word	0x08002e41
 8002df0:	08002d8d 	.word	0x08002d8d
 8002df4:	08002d8d 	.word	0x08002d8d
 8002df8:	08002f09 	.word	0x08002f09
 8002dfc:	680b      	ldr	r3, [r1, #0]
 8002dfe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e02:	1d1a      	adds	r2, r3, #4
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	600a      	str	r2, [r1, #0]
 8002e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0a4      	b.n	8002f5a <_printf_i+0x1f6>
 8002e10:	6825      	ldr	r5, [r4, #0]
 8002e12:	6808      	ldr	r0, [r1, #0]
 8002e14:	062e      	lsls	r6, r5, #24
 8002e16:	f100 0304 	add.w	r3, r0, #4
 8002e1a:	d50a      	bpl.n	8002e32 <_printf_i+0xce>
 8002e1c:	6805      	ldr	r5, [r0, #0]
 8002e1e:	600b      	str	r3, [r1, #0]
 8002e20:	2d00      	cmp	r5, #0
 8002e22:	da03      	bge.n	8002e2c <_printf_i+0xc8>
 8002e24:	232d      	movs	r3, #45	; 0x2d
 8002e26:	426d      	negs	r5, r5
 8002e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e2c:	230a      	movs	r3, #10
 8002e2e:	485e      	ldr	r0, [pc, #376]	; (8002fa8 <_printf_i+0x244>)
 8002e30:	e019      	b.n	8002e66 <_printf_i+0x102>
 8002e32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002e36:	6805      	ldr	r5, [r0, #0]
 8002e38:	600b      	str	r3, [r1, #0]
 8002e3a:	bf18      	it	ne
 8002e3c:	b22d      	sxthne	r5, r5
 8002e3e:	e7ef      	b.n	8002e20 <_printf_i+0xbc>
 8002e40:	680b      	ldr	r3, [r1, #0]
 8002e42:	6825      	ldr	r5, [r4, #0]
 8002e44:	1d18      	adds	r0, r3, #4
 8002e46:	6008      	str	r0, [r1, #0]
 8002e48:	0628      	lsls	r0, r5, #24
 8002e4a:	d501      	bpl.n	8002e50 <_printf_i+0xec>
 8002e4c:	681d      	ldr	r5, [r3, #0]
 8002e4e:	e002      	b.n	8002e56 <_printf_i+0xf2>
 8002e50:	0669      	lsls	r1, r5, #25
 8002e52:	d5fb      	bpl.n	8002e4c <_printf_i+0xe8>
 8002e54:	881d      	ldrh	r5, [r3, #0]
 8002e56:	2f6f      	cmp	r7, #111	; 0x6f
 8002e58:	bf0c      	ite	eq
 8002e5a:	2308      	moveq	r3, #8
 8002e5c:	230a      	movne	r3, #10
 8002e5e:	4852      	ldr	r0, [pc, #328]	; (8002fa8 <_printf_i+0x244>)
 8002e60:	2100      	movs	r1, #0
 8002e62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e66:	6866      	ldr	r6, [r4, #4]
 8002e68:	2e00      	cmp	r6, #0
 8002e6a:	bfa8      	it	ge
 8002e6c:	6821      	ldrge	r1, [r4, #0]
 8002e6e:	60a6      	str	r6, [r4, #8]
 8002e70:	bfa4      	itt	ge
 8002e72:	f021 0104 	bicge.w	r1, r1, #4
 8002e76:	6021      	strge	r1, [r4, #0]
 8002e78:	b90d      	cbnz	r5, 8002e7e <_printf_i+0x11a>
 8002e7a:	2e00      	cmp	r6, #0
 8002e7c:	d04d      	beq.n	8002f1a <_printf_i+0x1b6>
 8002e7e:	4616      	mov	r6, r2
 8002e80:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e84:	fb03 5711 	mls	r7, r3, r1, r5
 8002e88:	5dc7      	ldrb	r7, [r0, r7]
 8002e8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e8e:	462f      	mov	r7, r5
 8002e90:	42bb      	cmp	r3, r7
 8002e92:	460d      	mov	r5, r1
 8002e94:	d9f4      	bls.n	8002e80 <_printf_i+0x11c>
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d10b      	bne.n	8002eb2 <_printf_i+0x14e>
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	07df      	lsls	r7, r3, #31
 8002e9e:	d508      	bpl.n	8002eb2 <_printf_i+0x14e>
 8002ea0:	6923      	ldr	r3, [r4, #16]
 8002ea2:	6861      	ldr	r1, [r4, #4]
 8002ea4:	4299      	cmp	r1, r3
 8002ea6:	bfde      	ittt	le
 8002ea8:	2330      	movle	r3, #48	; 0x30
 8002eaa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002eae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002eb2:	1b92      	subs	r2, r2, r6
 8002eb4:	6122      	str	r2, [r4, #16]
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	4621      	mov	r1, r4
 8002eba:	4640      	mov	r0, r8
 8002ebc:	f8cd a000 	str.w	sl, [sp]
 8002ec0:	aa03      	add	r2, sp, #12
 8002ec2:	f7ff fedf 	bl	8002c84 <_printf_common>
 8002ec6:	3001      	adds	r0, #1
 8002ec8:	d14c      	bne.n	8002f64 <_printf_i+0x200>
 8002eca:	f04f 30ff 	mov.w	r0, #4294967295
 8002ece:	b004      	add	sp, #16
 8002ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed4:	4834      	ldr	r0, [pc, #208]	; (8002fa8 <_printf_i+0x244>)
 8002ed6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002eda:	680e      	ldr	r6, [r1, #0]
 8002edc:	6823      	ldr	r3, [r4, #0]
 8002ede:	f856 5b04 	ldr.w	r5, [r6], #4
 8002ee2:	061f      	lsls	r7, r3, #24
 8002ee4:	600e      	str	r6, [r1, #0]
 8002ee6:	d514      	bpl.n	8002f12 <_printf_i+0x1ae>
 8002ee8:	07d9      	lsls	r1, r3, #31
 8002eea:	bf44      	itt	mi
 8002eec:	f043 0320 	orrmi.w	r3, r3, #32
 8002ef0:	6023      	strmi	r3, [r4, #0]
 8002ef2:	b91d      	cbnz	r5, 8002efc <_printf_i+0x198>
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	f023 0320 	bic.w	r3, r3, #32
 8002efa:	6023      	str	r3, [r4, #0]
 8002efc:	2310      	movs	r3, #16
 8002efe:	e7af      	b.n	8002e60 <_printf_i+0xfc>
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	f043 0320 	orr.w	r3, r3, #32
 8002f06:	6023      	str	r3, [r4, #0]
 8002f08:	2378      	movs	r3, #120	; 0x78
 8002f0a:	4828      	ldr	r0, [pc, #160]	; (8002fac <_printf_i+0x248>)
 8002f0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f10:	e7e3      	b.n	8002eda <_printf_i+0x176>
 8002f12:	065e      	lsls	r6, r3, #25
 8002f14:	bf48      	it	mi
 8002f16:	b2ad      	uxthmi	r5, r5
 8002f18:	e7e6      	b.n	8002ee8 <_printf_i+0x184>
 8002f1a:	4616      	mov	r6, r2
 8002f1c:	e7bb      	b.n	8002e96 <_printf_i+0x132>
 8002f1e:	680b      	ldr	r3, [r1, #0]
 8002f20:	6826      	ldr	r6, [r4, #0]
 8002f22:	1d1d      	adds	r5, r3, #4
 8002f24:	6960      	ldr	r0, [r4, #20]
 8002f26:	600d      	str	r5, [r1, #0]
 8002f28:	0635      	lsls	r5, r6, #24
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	d501      	bpl.n	8002f32 <_printf_i+0x1ce>
 8002f2e:	6018      	str	r0, [r3, #0]
 8002f30:	e002      	b.n	8002f38 <_printf_i+0x1d4>
 8002f32:	0671      	lsls	r1, r6, #25
 8002f34:	d5fb      	bpl.n	8002f2e <_printf_i+0x1ca>
 8002f36:	8018      	strh	r0, [r3, #0]
 8002f38:	2300      	movs	r3, #0
 8002f3a:	4616      	mov	r6, r2
 8002f3c:	6123      	str	r3, [r4, #16]
 8002f3e:	e7ba      	b.n	8002eb6 <_printf_i+0x152>
 8002f40:	680b      	ldr	r3, [r1, #0]
 8002f42:	1d1a      	adds	r2, r3, #4
 8002f44:	600a      	str	r2, [r1, #0]
 8002f46:	681e      	ldr	r6, [r3, #0]
 8002f48:	2100      	movs	r1, #0
 8002f4a:	4630      	mov	r0, r6
 8002f4c:	6862      	ldr	r2, [r4, #4]
 8002f4e:	f000 f82f 	bl	8002fb0 <memchr>
 8002f52:	b108      	cbz	r0, 8002f58 <_printf_i+0x1f4>
 8002f54:	1b80      	subs	r0, r0, r6
 8002f56:	6060      	str	r0, [r4, #4]
 8002f58:	6863      	ldr	r3, [r4, #4]
 8002f5a:	6123      	str	r3, [r4, #16]
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f62:	e7a8      	b.n	8002eb6 <_printf_i+0x152>
 8002f64:	4632      	mov	r2, r6
 8002f66:	4649      	mov	r1, r9
 8002f68:	4640      	mov	r0, r8
 8002f6a:	6923      	ldr	r3, [r4, #16]
 8002f6c:	47d0      	blx	sl
 8002f6e:	3001      	adds	r0, #1
 8002f70:	d0ab      	beq.n	8002eca <_printf_i+0x166>
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	079b      	lsls	r3, r3, #30
 8002f76:	d413      	bmi.n	8002fa0 <_printf_i+0x23c>
 8002f78:	68e0      	ldr	r0, [r4, #12]
 8002f7a:	9b03      	ldr	r3, [sp, #12]
 8002f7c:	4298      	cmp	r0, r3
 8002f7e:	bfb8      	it	lt
 8002f80:	4618      	movlt	r0, r3
 8002f82:	e7a4      	b.n	8002ece <_printf_i+0x16a>
 8002f84:	2301      	movs	r3, #1
 8002f86:	4632      	mov	r2, r6
 8002f88:	4649      	mov	r1, r9
 8002f8a:	4640      	mov	r0, r8
 8002f8c:	47d0      	blx	sl
 8002f8e:	3001      	adds	r0, #1
 8002f90:	d09b      	beq.n	8002eca <_printf_i+0x166>
 8002f92:	3501      	adds	r5, #1
 8002f94:	68e3      	ldr	r3, [r4, #12]
 8002f96:	9903      	ldr	r1, [sp, #12]
 8002f98:	1a5b      	subs	r3, r3, r1
 8002f9a:	42ab      	cmp	r3, r5
 8002f9c:	dcf2      	bgt.n	8002f84 <_printf_i+0x220>
 8002f9e:	e7eb      	b.n	8002f78 <_printf_i+0x214>
 8002fa0:	2500      	movs	r5, #0
 8002fa2:	f104 0619 	add.w	r6, r4, #25
 8002fa6:	e7f5      	b.n	8002f94 <_printf_i+0x230>
 8002fa8:	0800328d 	.word	0x0800328d
 8002fac:	0800329e 	.word	0x0800329e

08002fb0 <memchr>:
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	b510      	push	{r4, lr}
 8002fb4:	b2c9      	uxtb	r1, r1
 8002fb6:	4402      	add	r2, r0
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	4618      	mov	r0, r3
 8002fbc:	d101      	bne.n	8002fc2 <memchr+0x12>
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	e003      	b.n	8002fca <memchr+0x1a>
 8002fc2:	7804      	ldrb	r4, [r0, #0]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	428c      	cmp	r4, r1
 8002fc8:	d1f6      	bne.n	8002fb8 <memchr+0x8>
 8002fca:	bd10      	pop	{r4, pc}

08002fcc <memcpy>:
 8002fcc:	440a      	add	r2, r1
 8002fce:	4291      	cmp	r1, r2
 8002fd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8002fd4:	d100      	bne.n	8002fd8 <memcpy+0xc>
 8002fd6:	4770      	bx	lr
 8002fd8:	b510      	push	{r4, lr}
 8002fda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002fde:	4291      	cmp	r1, r2
 8002fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002fe4:	d1f9      	bne.n	8002fda <memcpy+0xe>
 8002fe6:	bd10      	pop	{r4, pc}

08002fe8 <memmove>:
 8002fe8:	4288      	cmp	r0, r1
 8002fea:	b510      	push	{r4, lr}
 8002fec:	eb01 0402 	add.w	r4, r1, r2
 8002ff0:	d902      	bls.n	8002ff8 <memmove+0x10>
 8002ff2:	4284      	cmp	r4, r0
 8002ff4:	4623      	mov	r3, r4
 8002ff6:	d807      	bhi.n	8003008 <memmove+0x20>
 8002ff8:	1e43      	subs	r3, r0, #1
 8002ffa:	42a1      	cmp	r1, r4
 8002ffc:	d008      	beq.n	8003010 <memmove+0x28>
 8002ffe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003002:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003006:	e7f8      	b.n	8002ffa <memmove+0x12>
 8003008:	4601      	mov	r1, r0
 800300a:	4402      	add	r2, r0
 800300c:	428a      	cmp	r2, r1
 800300e:	d100      	bne.n	8003012 <memmove+0x2a>
 8003010:	bd10      	pop	{r4, pc}
 8003012:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003016:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800301a:	e7f7      	b.n	800300c <memmove+0x24>

0800301c <_free_r>:
 800301c:	b538      	push	{r3, r4, r5, lr}
 800301e:	4605      	mov	r5, r0
 8003020:	2900      	cmp	r1, #0
 8003022:	d043      	beq.n	80030ac <_free_r+0x90>
 8003024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003028:	1f0c      	subs	r4, r1, #4
 800302a:	2b00      	cmp	r3, #0
 800302c:	bfb8      	it	lt
 800302e:	18e4      	addlt	r4, r4, r3
 8003030:	f000 f8d0 	bl	80031d4 <__malloc_lock>
 8003034:	4a1e      	ldr	r2, [pc, #120]	; (80030b0 <_free_r+0x94>)
 8003036:	6813      	ldr	r3, [r2, #0]
 8003038:	4610      	mov	r0, r2
 800303a:	b933      	cbnz	r3, 800304a <_free_r+0x2e>
 800303c:	6063      	str	r3, [r4, #4]
 800303e:	6014      	str	r4, [r2, #0]
 8003040:	4628      	mov	r0, r5
 8003042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003046:	f000 b8cb 	b.w	80031e0 <__malloc_unlock>
 800304a:	42a3      	cmp	r3, r4
 800304c:	d90a      	bls.n	8003064 <_free_r+0x48>
 800304e:	6821      	ldr	r1, [r4, #0]
 8003050:	1862      	adds	r2, r4, r1
 8003052:	4293      	cmp	r3, r2
 8003054:	bf01      	itttt	eq
 8003056:	681a      	ldreq	r2, [r3, #0]
 8003058:	685b      	ldreq	r3, [r3, #4]
 800305a:	1852      	addeq	r2, r2, r1
 800305c:	6022      	streq	r2, [r4, #0]
 800305e:	6063      	str	r3, [r4, #4]
 8003060:	6004      	str	r4, [r0, #0]
 8003062:	e7ed      	b.n	8003040 <_free_r+0x24>
 8003064:	461a      	mov	r2, r3
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	b10b      	cbz	r3, 800306e <_free_r+0x52>
 800306a:	42a3      	cmp	r3, r4
 800306c:	d9fa      	bls.n	8003064 <_free_r+0x48>
 800306e:	6811      	ldr	r1, [r2, #0]
 8003070:	1850      	adds	r0, r2, r1
 8003072:	42a0      	cmp	r0, r4
 8003074:	d10b      	bne.n	800308e <_free_r+0x72>
 8003076:	6820      	ldr	r0, [r4, #0]
 8003078:	4401      	add	r1, r0
 800307a:	1850      	adds	r0, r2, r1
 800307c:	4283      	cmp	r3, r0
 800307e:	6011      	str	r1, [r2, #0]
 8003080:	d1de      	bne.n	8003040 <_free_r+0x24>
 8003082:	6818      	ldr	r0, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4401      	add	r1, r0
 8003088:	6011      	str	r1, [r2, #0]
 800308a:	6053      	str	r3, [r2, #4]
 800308c:	e7d8      	b.n	8003040 <_free_r+0x24>
 800308e:	d902      	bls.n	8003096 <_free_r+0x7a>
 8003090:	230c      	movs	r3, #12
 8003092:	602b      	str	r3, [r5, #0]
 8003094:	e7d4      	b.n	8003040 <_free_r+0x24>
 8003096:	6820      	ldr	r0, [r4, #0]
 8003098:	1821      	adds	r1, r4, r0
 800309a:	428b      	cmp	r3, r1
 800309c:	bf01      	itttt	eq
 800309e:	6819      	ldreq	r1, [r3, #0]
 80030a0:	685b      	ldreq	r3, [r3, #4]
 80030a2:	1809      	addeq	r1, r1, r0
 80030a4:	6021      	streq	r1, [r4, #0]
 80030a6:	6063      	str	r3, [r4, #4]
 80030a8:	6054      	str	r4, [r2, #4]
 80030aa:	e7c9      	b.n	8003040 <_free_r+0x24>
 80030ac:	bd38      	pop	{r3, r4, r5, pc}
 80030ae:	bf00      	nop
 80030b0:	200000c4 	.word	0x200000c4

080030b4 <_malloc_r>:
 80030b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b6:	1ccd      	adds	r5, r1, #3
 80030b8:	f025 0503 	bic.w	r5, r5, #3
 80030bc:	3508      	adds	r5, #8
 80030be:	2d0c      	cmp	r5, #12
 80030c0:	bf38      	it	cc
 80030c2:	250c      	movcc	r5, #12
 80030c4:	2d00      	cmp	r5, #0
 80030c6:	4606      	mov	r6, r0
 80030c8:	db01      	blt.n	80030ce <_malloc_r+0x1a>
 80030ca:	42a9      	cmp	r1, r5
 80030cc:	d903      	bls.n	80030d6 <_malloc_r+0x22>
 80030ce:	230c      	movs	r3, #12
 80030d0:	6033      	str	r3, [r6, #0]
 80030d2:	2000      	movs	r0, #0
 80030d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030d6:	f000 f87d 	bl	80031d4 <__malloc_lock>
 80030da:	4921      	ldr	r1, [pc, #132]	; (8003160 <_malloc_r+0xac>)
 80030dc:	680a      	ldr	r2, [r1, #0]
 80030de:	4614      	mov	r4, r2
 80030e0:	b99c      	cbnz	r4, 800310a <_malloc_r+0x56>
 80030e2:	4f20      	ldr	r7, [pc, #128]	; (8003164 <_malloc_r+0xb0>)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	b923      	cbnz	r3, 80030f2 <_malloc_r+0x3e>
 80030e8:	4621      	mov	r1, r4
 80030ea:	4630      	mov	r0, r6
 80030ec:	f000 f862 	bl	80031b4 <_sbrk_r>
 80030f0:	6038      	str	r0, [r7, #0]
 80030f2:	4629      	mov	r1, r5
 80030f4:	4630      	mov	r0, r6
 80030f6:	f000 f85d 	bl	80031b4 <_sbrk_r>
 80030fa:	1c43      	adds	r3, r0, #1
 80030fc:	d123      	bne.n	8003146 <_malloc_r+0x92>
 80030fe:	230c      	movs	r3, #12
 8003100:	4630      	mov	r0, r6
 8003102:	6033      	str	r3, [r6, #0]
 8003104:	f000 f86c 	bl	80031e0 <__malloc_unlock>
 8003108:	e7e3      	b.n	80030d2 <_malloc_r+0x1e>
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	1b5b      	subs	r3, r3, r5
 800310e:	d417      	bmi.n	8003140 <_malloc_r+0x8c>
 8003110:	2b0b      	cmp	r3, #11
 8003112:	d903      	bls.n	800311c <_malloc_r+0x68>
 8003114:	6023      	str	r3, [r4, #0]
 8003116:	441c      	add	r4, r3
 8003118:	6025      	str	r5, [r4, #0]
 800311a:	e004      	b.n	8003126 <_malloc_r+0x72>
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	42a2      	cmp	r2, r4
 8003120:	bf0c      	ite	eq
 8003122:	600b      	streq	r3, [r1, #0]
 8003124:	6053      	strne	r3, [r2, #4]
 8003126:	4630      	mov	r0, r6
 8003128:	f000 f85a 	bl	80031e0 <__malloc_unlock>
 800312c:	f104 000b 	add.w	r0, r4, #11
 8003130:	1d23      	adds	r3, r4, #4
 8003132:	f020 0007 	bic.w	r0, r0, #7
 8003136:	1ac2      	subs	r2, r0, r3
 8003138:	d0cc      	beq.n	80030d4 <_malloc_r+0x20>
 800313a:	1a1b      	subs	r3, r3, r0
 800313c:	50a3      	str	r3, [r4, r2]
 800313e:	e7c9      	b.n	80030d4 <_malloc_r+0x20>
 8003140:	4622      	mov	r2, r4
 8003142:	6864      	ldr	r4, [r4, #4]
 8003144:	e7cc      	b.n	80030e0 <_malloc_r+0x2c>
 8003146:	1cc4      	adds	r4, r0, #3
 8003148:	f024 0403 	bic.w	r4, r4, #3
 800314c:	42a0      	cmp	r0, r4
 800314e:	d0e3      	beq.n	8003118 <_malloc_r+0x64>
 8003150:	1a21      	subs	r1, r4, r0
 8003152:	4630      	mov	r0, r6
 8003154:	f000 f82e 	bl	80031b4 <_sbrk_r>
 8003158:	3001      	adds	r0, #1
 800315a:	d1dd      	bne.n	8003118 <_malloc_r+0x64>
 800315c:	e7cf      	b.n	80030fe <_malloc_r+0x4a>
 800315e:	bf00      	nop
 8003160:	200000c4 	.word	0x200000c4
 8003164:	200000c8 	.word	0x200000c8

08003168 <_realloc_r>:
 8003168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800316a:	4607      	mov	r7, r0
 800316c:	4614      	mov	r4, r2
 800316e:	460e      	mov	r6, r1
 8003170:	b921      	cbnz	r1, 800317c <_realloc_r+0x14>
 8003172:	4611      	mov	r1, r2
 8003174:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003178:	f7ff bf9c 	b.w	80030b4 <_malloc_r>
 800317c:	b922      	cbnz	r2, 8003188 <_realloc_r+0x20>
 800317e:	f7ff ff4d 	bl	800301c <_free_r>
 8003182:	4625      	mov	r5, r4
 8003184:	4628      	mov	r0, r5
 8003186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003188:	f000 f830 	bl	80031ec <_malloc_usable_size_r>
 800318c:	42a0      	cmp	r0, r4
 800318e:	d20f      	bcs.n	80031b0 <_realloc_r+0x48>
 8003190:	4621      	mov	r1, r4
 8003192:	4638      	mov	r0, r7
 8003194:	f7ff ff8e 	bl	80030b4 <_malloc_r>
 8003198:	4605      	mov	r5, r0
 800319a:	2800      	cmp	r0, #0
 800319c:	d0f2      	beq.n	8003184 <_realloc_r+0x1c>
 800319e:	4631      	mov	r1, r6
 80031a0:	4622      	mov	r2, r4
 80031a2:	f7ff ff13 	bl	8002fcc <memcpy>
 80031a6:	4631      	mov	r1, r6
 80031a8:	4638      	mov	r0, r7
 80031aa:	f7ff ff37 	bl	800301c <_free_r>
 80031ae:	e7e9      	b.n	8003184 <_realloc_r+0x1c>
 80031b0:	4635      	mov	r5, r6
 80031b2:	e7e7      	b.n	8003184 <_realloc_r+0x1c>

080031b4 <_sbrk_r>:
 80031b4:	b538      	push	{r3, r4, r5, lr}
 80031b6:	2300      	movs	r3, #0
 80031b8:	4d05      	ldr	r5, [pc, #20]	; (80031d0 <_sbrk_r+0x1c>)
 80031ba:	4604      	mov	r4, r0
 80031bc:	4608      	mov	r0, r1
 80031be:	602b      	str	r3, [r5, #0]
 80031c0:	f7fd fa3c 	bl	800063c <_sbrk>
 80031c4:	1c43      	adds	r3, r0, #1
 80031c6:	d102      	bne.n	80031ce <_sbrk_r+0x1a>
 80031c8:	682b      	ldr	r3, [r5, #0]
 80031ca:	b103      	cbz	r3, 80031ce <_sbrk_r+0x1a>
 80031cc:	6023      	str	r3, [r4, #0]
 80031ce:	bd38      	pop	{r3, r4, r5, pc}
 80031d0:	20000128 	.word	0x20000128

080031d4 <__malloc_lock>:
 80031d4:	4801      	ldr	r0, [pc, #4]	; (80031dc <__malloc_lock+0x8>)
 80031d6:	f000 b811 	b.w	80031fc <__retarget_lock_acquire_recursive>
 80031da:	bf00      	nop
 80031dc:	20000130 	.word	0x20000130

080031e0 <__malloc_unlock>:
 80031e0:	4801      	ldr	r0, [pc, #4]	; (80031e8 <__malloc_unlock+0x8>)
 80031e2:	f000 b80c 	b.w	80031fe <__retarget_lock_release_recursive>
 80031e6:	bf00      	nop
 80031e8:	20000130 	.word	0x20000130

080031ec <_malloc_usable_size_r>:
 80031ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031f0:	1f18      	subs	r0, r3, #4
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	bfbc      	itt	lt
 80031f6:	580b      	ldrlt	r3, [r1, r0]
 80031f8:	18c0      	addlt	r0, r0, r3
 80031fa:	4770      	bx	lr

080031fc <__retarget_lock_acquire_recursive>:
 80031fc:	4770      	bx	lr

080031fe <__retarget_lock_release_recursive>:
 80031fe:	4770      	bx	lr

08003200 <_init>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	bf00      	nop
 8003204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003206:	bc08      	pop	{r3}
 8003208:	469e      	mov	lr, r3
 800320a:	4770      	bx	lr

0800320c <_fini>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	bf00      	nop
 8003210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003212:	bc08      	pop	{r3}
 8003214:	469e      	mov	lr, r3
 8003216:	4770      	bx	lr
