git clone --depth 1 --no-tags https://github.com/Vinayaka2k/DDCO_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672419994
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/Test_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672460540
git clone --depth 1 --no-tags https://github.com/Aryanarc232/CORDIC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674341249
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/AHB_TO_APB_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675005652
git clone --depth 1 --no-tags https://github.com/Amineul/testam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675378491
git clone --depth 1 --no-tags https://github.com/Trevlabz/efabless_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675378573
git clone --depth 1 --no-tags https://github.com/nekocharm/lichee_tang_nano_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675589840
git clone --depth 1 --no-tags https://github.com/lucasdinnouti/MC851.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674755533
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675686161
git clone --depth 1 --no-tags https://github.com/stevenli518/CuBoulder_ECEN2350_DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677058048
git clone --depth 1 --no-tags https://github.com/vishwasbhansali/vishwasbhansali.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676778200
git clone --depth 1 --no-tags https://github.com/manglamayank/Design-and-Verification-of-Sequential-Logic-Block---D-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677438788
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677513096
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/JK_ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677355574
git clone --depth 1 --no-tags https://github.com/OverflowCat/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671692408
git clone --depth 1 --no-tags https://github.com/HarineeRathod/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672441510
git clone --depth 1 --no-tags https://github.com/luiscarlos63/AES_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673852106
git clone --depth 1 --no-tags https://github.com/mlg556/femtoriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673486142
git clone --depth 1 --no-tags https://github.com/2jyun/stopwatch_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673147872
git clone --depth 1 --no-tags https://github.com/Jimmoty-Proton/tang-nano-9k-vga-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671755535
git clone --depth 1 --no-tags https://github.com/ahmetserdar/sfp0_zcu102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674107874
git clone --depth 1 --no-tags https://github.com/darphee1025/jwq40260.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672714636
git clone --depth 1 --no-tags https://github.com/unoyan/efables.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675378929
git clone --depth 1 --no-tags https://github.com/YousefArnaaut/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676350748
git clone --depth 1 --no-tags https://github.com/JorisPellereau/RTL_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671958275
git clone --depth 1 --no-tags https://github.com/Abhinav412/DDCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675776618
git clone --depth 1 --no-tags https://github.com/dxlnr/fromthetransistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672620567
git clone --depth 1 --no-tags https://github.com/efabless/openlane2-ci-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672630932
git clone --depth 1 --no-tags https://github.com/BlueTuna42/Eclipse_spectrometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676052928
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Array_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677355206
git clone --depth 1 --no-tags https://github.com/FatmaAli99/UP_DOWN_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676232489
git clone --depth 1 --no-tags https://github.com/animeshmaiti/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676604496
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/cordic_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672456990
git clone --depth 1 --no-tags https://github.com/gunavant-s/Down_counter_Day19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675459245
git clone --depth 1 --no-tags https://github.com/huifuhao/OV5640_MIPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675277510
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/Semi-Custom-Design-of-a-CLA-with-90nm-Using-Cadence-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673495084
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Greatest_common_Divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672067528
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672072136
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672069222
git clone --depth 1 --no-tags https://github.com/duyhieubui/caravel_uniccass_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672869179
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/8-bit-Wallace-Multipier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676568241
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-UART-END-08.09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676369673
git clone --depth 1 --no-tags https://github.com/avaj4/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676707586
git clone --depth 1 --no-tags https://github.com/Anshul380/Design-Comparison-of-8x8-bit-Dadda-Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677836488
git clone --depth 1 --no-tags https://github.com/Rueicinglin/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673651291
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/digital-lottery-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673926214
git clone --depth 1 --no-tags https://github.com/k20057/LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673831721
git clone --depth 1 --no-tags https://github.com/HASAN-49/Digital-System-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674711112
git clone --depth 1 --no-tags https://github.com/Saidul-1/CSE2112-Digital_System_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674779527
git clone --depth 1 --no-tags https://github.com/BhaweshMishra/SPI-Master-Core-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674766191
git clone --depth 1 --no-tags https://github.com/HiteshKumarTyro/Asynchrounous_FIFO_Hitesh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673816388
git clone --depth 1 --no-tags https://github.com/DuBirdFly/ASIC_PRJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673868995
git clone --depth 1 --no-tags https://github.com/ChrysovalantisPsilos/Arithmetic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674308564
git clone --depth 1 --no-tags https://github.com/radic2682/radix-8_Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674280168
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Automatic_Garage_Door_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674357238
git clone --depth 1 --no-tags https://github.com/Mohamed-Nasser620/Cyclic-Redundancy-Check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674294645
git clone --depth 1 --no-tags https://github.com/minrhmn/tetlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674364453
git clone --depth 1 --no-tags https://github.com/Ian-M-M/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674186230
git clone --depth 1 --no-tags https://github.com/gunavant-s/T_Flip_Flop_Day-010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672122583
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_104.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672195233
git clone --depth 1 --no-tags https://github.com/akshayanr/traffic_signal_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672718425
git clone --depth 1 --no-tags https://github.com/Shinhyundo/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673024403
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-MaxPooling-08.01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673191104
git clone --depth 1 --no-tags https://github.com/Promethees/EE2026-project-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672584170
git clone --depth 1 --no-tags https://github.com/Sweet-Nemesis/efab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675382215
git clone --depth 1 --no-tags https://github.com/Failorc/testfailorc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675376943
git clone --depth 1 --no-tags https://github.com/midolls/goss_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675213786
git clone --depth 1 --no-tags https://github.com/mavi62/IIITB_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672741663
git clone --depth 1 --no-tags https://github.com/BhaskarBhatt/SP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676184784
git clone --depth 1 --no-tags https://github.com/n0nsense-404/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675590876
git clone --depth 1 --no-tags https://github.com/2lambda123/SiliconRE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677766652
git clone --depth 1 --no-tags https://github.com/ModasirQuayum/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673327344
git clone --depth 1 --no-tags https://github.com/PoojithaBachu/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673652592
git clone --depth 1 --no-tags https://github.com/k2ran/FIFO-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673739444
git clone --depth 1 --no-tags https://github.com/YOTALTEAM/HUAWEI_FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674935932
git clone --depth 1 --no-tags https://github.com/ibrahim0moakkit/mealy_det_110101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675085792
git clone --depth 1 --no-tags https://github.com/shenjiangqiu/chisel-yifu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674687588
git clone --depth 1 --no-tags https://github.com/CoditaV22/Infineon-Summer-School-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676176015
git clone --depth 1 --no-tags https://github.com/MaximKatkov/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676011689
git clone --depth 1 --no-tags https://github.com/gunavant-s/Gray_Counter-Day-020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675901540
git clone --depth 1 --no-tags https://github.com/adij125/Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675598017
git clone --depth 1 --no-tags https://github.com/gmejia16/verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675829677
git clone --depth 1 --no-tags https://github.com/mmgshash/efabless_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675377341
git clone --depth 1 --no-tags https://github.com/a-folabi/efabless_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675387156
git clone --depth 1 --no-tags https://github.com/char0815/IC-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675960081
git clone --depth 1 --no-tags https://github.com/Archfx/PhiOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674429616
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674396162
git clone --depth 1 --no-tags https://github.com/likewise/MoldUPD64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674654839
git clone --depth 1 --no-tags https://github.com/mo-hosni/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675378448
git clone --depth 1 --no-tags https://github.com/Ryuuba/verilog-dataflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676692883
git clone --depth 1 --no-tags https://github.com/ahmedmaher198/16_Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675785491
git clone --depth 1 --no-tags https://github.com/rowdyic/Verilog-AES_128-Encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673120955
git clone --depth 1 --no-tags https://github.com/gunavant-s/PIPO_Day-013.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673153820
git clone --depth 1 --no-tags https://github.com/zxtres/zxtres_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673095978
git clone --depth 1 --no-tags https://github.com/rohinthram/ctb_hackathon_2k22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672220201
git clone --depth 1 --no-tags https://github.com/Bismay27/Asyynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672156226
git clone --depth 1 --no-tags https://github.com/PSR0001/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672878590
