{"Source Block": ["oh/elink/hdl/eclocks.v@105:115@HdlIdDef", "   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@106:116", "   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n"], ["oh/elink/hdl/eclocks.v@103:113", "   wire       tx_lckl_div4_i;\n\n   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n"], ["oh/elink/hdl/eclocks.v@109:119", "   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n"], ["oh/elink/hdl/eclocks.v@108:118", "   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n"], ["oh/elink/hdl/eclocks.v@104:114", "\n   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n"], ["oh/elink/hdl/eclocks.v@101:111", "   wire       tx_lclk_i;\n   wire       tx_lclk90_i;\n   wire       tx_lckl_div4_i;\n\n   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n"], ["oh/elink/hdl/eclocks.v@107:117", "   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n"], ["oh/elink/hdl/eclocks.v@102:112", "   wire       tx_lclk90_i;\n   wire       tx_lckl_div4_i;\n\n   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n"]], "Diff Content": {"Delete": [[110, "   wire       pll_locked;\n"]], "Add": [[110, "   wire       cclk_locked;\n"]]}}