ARM GAS  /tmp/ccft5eKE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccft5eKE.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c **** */
  37:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  38:Core/Src/gpio.c **** {
  27              		.loc 1 38 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 32
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  39:Core/Src/gpio.c **** 
  40:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 40 20
  43 0006 07F10803 		add	r3, r7, #8
  44 000a 0022     		movs	r2, #0
  45 000c 1A60     		str	r2, [r3]
  46 000e 5A60     		str	r2, [r3, #4]
  47 0010 9A60     		str	r2, [r3, #8]
  48 0012 DA60     		str	r2, [r3, #12]
  49              	.LBB2:
  41:Core/Src/gpio.c **** 
  42:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  43:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 43 3
  51 0014 174B     		ldr	r3, .L2
  52 0016 9B69     		ldr	r3, [r3, #24]
  53 0018 164A     		ldr	r2, .L2
  54 001a 43F00403 		orr	r3, r3, #4
  55 001e 9361     		str	r3, [r2, #24]
  56 0020 144B     		ldr	r3, .L2
  57 0022 9B69     		ldr	r3, [r3, #24]
  58 0024 03F00403 		and	r3, r3, #4
  59 0028 7B60     		str	r3, [r7, #4]
  60 002a 7B68     		ldr	r3, [r7, #4]
  61              	.LBE2:
  62              	.LBB3:
  44:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  63              		.loc 1 44 3
  64 002c 114B     		ldr	r3, .L2
  65 002e 9B69     		ldr	r3, [r3, #24]
  66 0030 104A     		ldr	r2, .L2
  67 0032 43F00803 		orr	r3, r3, #8
  68 0036 9361     		str	r3, [r2, #24]
  69 0038 0E4B     		ldr	r3, .L2
  70 003a 9B69     		ldr	r3, [r3, #24]
  71 003c 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/ccft5eKE.s 			page 3


  72 0040 3B60     		str	r3, [r7]
  73 0042 3B68     		ldr	r3, [r7]
  74              	.LBE3:
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  47:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
  75              		.loc 1 47 3
  76 0044 0022     		movs	r2, #0
  77 0046 0721     		movs	r1, #7
  78 0048 0B48     		ldr	r0, .L2+4
  79 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA2 */
  50:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
  80              		.loc 1 50 23
  81 004e 0723     		movs	r3, #7
  82 0050 BB60     		str	r3, [r7, #8]
  51:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  83              		.loc 1 51 24
  84 0052 0123     		movs	r3, #1
  85 0054 FB60     		str	r3, [r7, #12]
  52:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  86              		.loc 1 52 24
  87 0056 0023     		movs	r3, #0
  88 0058 3B61     		str	r3, [r7, #16]
  53:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  89              		.loc 1 53 25
  90 005a 0223     		movs	r3, #2
  91 005c 7B61     		str	r3, [r7, #20]
  54:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  92              		.loc 1 54 3
  93 005e 07F10803 		add	r3, r7, #8
  94 0062 1946     		mov	r1, r3
  95 0064 0448     		ldr	r0, .L2+4
  96 0066 FFF7FEFF 		bl	HAL_GPIO_Init
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c **** }
  97              		.loc 1 56 1
  98 006a 00BF     		nop
  99 006c 1837     		adds	r7, r7, #24
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 8
 102 006e BD46     		mov	sp, r7
 103              	.LCFI4:
 104              		.cfi_def_cfa_register 13
 105              		@ sp needed
 106 0070 80BD     		pop	{r7, pc}
 107              	.L3:
 108 0072 00BF     		.align	2
 109              	.L2:
 110 0074 00100240 		.word	1073876992
 111 0078 00080140 		.word	1073809408
 112              		.cfi_endproc
 113              	.LFE65:
 115              		.text
 116              	.Letext0:
 117              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /tmp/ccft5eKE.s 			page 4


 118              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 119              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 120              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccft5eKE.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccft5eKE.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccft5eKE.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccft5eKE.s:110    .text.MX_GPIO_Init:00000074 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
