\hypertarget{group__Peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group__Peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\#define {\bfseries T\+I\+M2}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group__Peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\#define {\bfseries T\+I\+M3}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group__Peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\#define {\bfseries T\+I\+M4}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M4\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group__Peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\#define {\bfseries T\+I\+M5}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M5\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\#define {\bfseries T\+I\+M6}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M6\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group__Peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\#define {\bfseries T\+I\+M7}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M7\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group__Peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\#define {\bfseries T\+I\+M12}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M12\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group__Peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\#define {\bfseries T\+I\+M13}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M13\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group__Peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\#define {\bfseries T\+I\+M14}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M14\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\#define {\bfseries R\+TC}~((\mbox{\hyperlink{structRTC__TypeDef}{R\+T\+C\+\_\+\+Type\+Def}} $\ast$) R\+T\+C\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\#define {\bfseries W\+W\+DG}~((\mbox{\hyperlink{structWWDG__TypeDef}{W\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) W\+W\+D\+G\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\#define {\bfseries I\+W\+DG}~((\mbox{\hyperlink{structIWDG__TypeDef}{I\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) I\+W\+D\+G\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\label{group__Peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}} 
\#define {\bfseries I2\+S2ext}~((\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) I2\+S2ext\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\#define {\bfseries S\+P\+I2}~((\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) S\+P\+I2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group__Peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\#define {\bfseries S\+P\+I3}~((\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) S\+P\+I3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\label{group__Peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}} 
\#define {\bfseries I2\+S3ext}~((\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) I2\+S3ext\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\#define {\bfseries U\+S\+A\+R\+T2}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\#define {\bfseries U\+S\+A\+R\+T3}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group__Peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\#define {\bfseries U\+A\+R\+T4}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+A\+R\+T4\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group__Peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\#define {\bfseries U\+A\+R\+T5}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+A\+R\+T5\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group__Peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group__Peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\#define {\bfseries C\+A\+N1}~((\mbox{\hyperlink{structCAN__TypeDef}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) C\+A\+N1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group__Peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}} 
\#define {\bfseries C\+A\+N2}~((\mbox{\hyperlink{structCAN__TypeDef}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) C\+A\+N2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\#define {\bfseries P\+WR}~((\mbox{\hyperlink{structPWR__TypeDef}{P\+W\+R\+\_\+\+Type\+Def}} $\ast$) P\+W\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\#define {\bfseries D\+AC}~((\mbox{\hyperlink{structDAC__TypeDef}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\#define {\bfseries T\+I\+M1}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group__Peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\#define {\bfseries T\+I\+M8}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M8\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\#define {\bfseries U\+S\+A\+R\+T1}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\label{group__Peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\#define {\bfseries U\+S\+A\+R\+T6}~((\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\label{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}} 
\#define {\bfseries A\+DC}~((\mbox{\hyperlink{structADC__Common__TypeDef}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) A\+D\+C\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\#define {\bfseries A\+D\+C1}~((\mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) A\+D\+C1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\#define {\bfseries A\+D\+C2}~((\mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) A\+D\+C2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group__Peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\#define {\bfseries A\+D\+C3}~((\mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) A\+D\+C3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group__Peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\#define {\bfseries S\+D\+IO}~((\mbox{\hyperlink{structSDIO__TypeDef}{S\+D\+I\+O\+\_\+\+Type\+Def}} $\ast$) S\+D\+I\+O\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\#define {\bfseries S\+P\+I1}~((\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) S\+P\+I1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group__Peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\#define {\bfseries S\+Y\+S\+C\+FG}~((\mbox{\hyperlink{structSYSCFG__TypeDef}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} $\ast$) S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\#define {\bfseries E\+X\+TI}~((\mbox{\hyperlink{structEXTI__TypeDef}{E\+X\+T\+I\+\_\+\+Type\+Def}} $\ast$) E\+X\+T\+I\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group__Peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\#define {\bfseries T\+I\+M9}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M9\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group__Peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\#define {\bfseries T\+I\+M10}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) T\+I\+M10\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group__Peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\#define {\bfseries T\+I\+M11}~((\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\#define {\bfseries G\+P\+I\+OA}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+A\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\#define {\bfseries G\+P\+I\+OB}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+B\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\#define {\bfseries G\+P\+I\+OC}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+C\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\#define {\bfseries G\+P\+I\+OD}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+D\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group__Peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\#define {\bfseries G\+P\+I\+OE}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+E\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group__Peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\#define {\bfseries G\+P\+I\+OF}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+F\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group__Peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\#define {\bfseries G\+P\+I\+OG}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+G\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group__Peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\#define {\bfseries G\+P\+I\+OH}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+H\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\label{group__Peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}} 
\#define {\bfseries G\+P\+I\+OI}~((\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) G\+P\+I\+O\+I\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\#define {\bfseries C\+RC}~((\mbox{\hyperlink{structCRC__TypeDef}{C\+R\+C\+\_\+\+Type\+Def}} $\ast$) C\+R\+C\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\#define {\bfseries R\+CC}~((\mbox{\hyperlink{structRCC__TypeDef}{R\+C\+C\+\_\+\+Type\+Def}} $\ast$) R\+C\+C\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\#define {\bfseries F\+L\+A\+SH}~((\mbox{\hyperlink{structFLASH__TypeDef}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} $\ast$) F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\#define {\bfseries D\+M\+A1}~((\mbox{\hyperlink{structDMA__TypeDef}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\label{group__Peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream0}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\label{group__Peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream1}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\label{group__Peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream2}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\label{group__Peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream3}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\label{group__Peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream4}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\label{group__Peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream5}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac95127480470900755953f1cfe68567d}\label{group__Peripheral__declaration_gac95127480470900755953f1cfe68567d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream6}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\label{group__Peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream7}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\#define {\bfseries D\+M\+A2}~((\mbox{\hyperlink{structDMA__TypeDef}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\label{group__Peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream0}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\label{group__Peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream1}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\label{group__Peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream2}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\label{group__Peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream3}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\label{group__Peripheral__declaration_gae32674772021620800275dd3b6d62c2f}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream4}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gac40f58718761251875b5a897287efd83}\label{group__Peripheral__declaration_gac40f58718761251875b5a897287efd83}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream5}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\label{group__Peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream6}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\label{group__Peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream7}~((\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group__Peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\#define {\bfseries E\+TH}~((\mbox{\hyperlink{structETH__TypeDef}{E\+T\+H\+\_\+\+Type\+Def}} $\ast$) E\+T\+H\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\label{group__Peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}} 
\#define {\bfseries D\+C\+MI}~((\mbox{\hyperlink{structDCMI__TypeDef}{D\+C\+M\+I\+\_\+\+Type\+Def}} $\ast$) D\+C\+M\+I\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group__Peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\#define {\bfseries R\+NG}~((\mbox{\hyperlink{structRNG__TypeDef}{R\+N\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\label{group__Peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1}~((\mbox{\hyperlink{structFSMC__Bank1__TypeDef}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\label{group__Peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank1E}~((\mbox{\hyperlink{structFSMC__Bank1E__TypeDef}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\label{group__Peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank2\+\_\+3}~((\mbox{\hyperlink{structFSMC__Bank2__3__TypeDef}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} $\ast$) F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\label{group__Peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}} 
\#define {\bfseries F\+S\+M\+C\+\_\+\+Bank4}~((\mbox{\hyperlink{structFSMC__Bank4__TypeDef}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\#define {\bfseries D\+B\+G\+M\+CU}~((\mbox{\hyperlink{structDBGMCU__TypeDef}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}})
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\label{group__Peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+FS}~((\mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE)
\item 
\mbox{\Hypertarget{group__Peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\label{group__Peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+HS}~((\mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
