#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc440e21f10 .scope module, "t_cpu" "t_cpu" 2 1;
 .timescale 0 0;
v0x7fc440c37e20_0 .var "clk", 0 0;
v0x7fc440c37ea0_0 .net "hlt", 0 0, L_0x7fc440e2e5d0; 1 drivers
v0x7fc440c37f20_0 .var "i", 15 0;
v0x7fc440c38170_0 .net "pc", 15 0, L_0x7fc440e2e530; 1 drivers
v0x7fc440c381f0_0 .var "rst_n", 0 0;
E_0x7fc440e1a900 .event posedge, v0x7fc440c36520_0;
S_0x7fc440e1a1f0 .scope module, "iCPU" "cpu" 2 11, 3 1, S_0x7fc440e21f10;
 .timescale 0 0;
L_0x7fc440e2e530 .functor BUFZ 16, v0x7fc440c2dac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc440e2e5d0 .functor AND 1, v0x7fc440c2be60_0, v0x7fc440c2f1b0_0, C4<1>, C4<1>;
v0x7fc440c358b0_0 .net "allow_hlt", 0 0, v0x7fc440c2f1b0_0; 1 drivers
v0x7fc440c35930_0 .net "alu_func_ID_EX", 2 0, v0x7fc440c2b1a0_0; 1 drivers
v0x7fc440c359b0_0 .net "br_instr_ID_EX", 0 0, v0x7fc440c2b320_0; 1 drivers
v0x7fc440c35a30_0 .net "byp0_DM", 0 0, v0x7fc440c2b220_0; 1 drivers
v0x7fc440c35af0_0 .net "byp0_EX", 0 0, v0x7fc440c2b430_0; 1 drivers
v0x7fc440c35bb0_0 .net "byp1_DM", 0 0, v0x7fc440c2b3a0_0; 1 drivers
v0x7fc440c35c70_0 .net "byp1_EX", 0 0, v0x7fc440c2b550_0; 1 drivers
v0x7fc440c35cf0_0 .net "cc_ID_EX", 2 0, L_0x7fc440c3bf40; 1 drivers
v0x7fc440c35db0_0 .net "clk", 0 0, v0x7fc440c37e20_0; 1 drivers
v0x7fc440c35e80_0 .net "clk_nv_ID_EX", 0 0, v0x7fc440c2b840_0; 1 drivers
v0x7fc440c35f00_0 .net "clk_z_ID_EX", 0 0, v0x7fc440c2b700_0; 1 drivers
v0x7fc440c35fe0_0 .net "d_rdy", 0 0, v0x7fc440c2f680_0; 1 drivers
v0x7fc440c36060_0 .net "dm_rd_data_EX_DM", 15 0, v0x7fc440c35310_0; 1 drivers
v0x7fc440c36190_0 .net "dm_re_EX_DM", 0 0, v0x7fc440c2ba70_0; 1 drivers
v0x7fc440c36290_0 .net "dm_we_EX_DM", 0 0, v0x7fc440c2bce0_0; 1 drivers
v0x7fc440c36390_0 .net "dst_EX_DM", 15 0, v0x7fc440c25250_0; 1 drivers
v0x7fc440c36410_0 .net "dst_ID_EX", 15 0, L_0x7fc440e2d8c0; 1 drivers
v0x7fc440c36310_0 .net "flow_change_ID_EX", 0 0, v0x7fc440c1dd90_0; 1 drivers
v0x7fc440c36520_0 .alias "hlt", 0 0, v0x7fc440c37ea0_0;
v0x7fc440c36640_0 .net "hlt_DM_WB", 0 0, v0x7fc440c2be60_0; 1 drivers
v0x7fc440c36490_0 .net "i_rdy", 0 0, v0x7fc440c2fca0_0; 1 drivers
v0x7fc440c365a0_0 .net "iaddr", 15 0, v0x7fc440c2dac0_0; 1 drivers
v0x7fc440c367f0_0 .net "instr", 15 0, v0x7fc440c34fe0_0; 1 drivers
v0x7fc440c366c0_0 .net "instr_ID_EX", 11 0, v0x7fc440c2c0e0_0; 1 drivers
v0x7fc440c36930_0 .net "jmp_imm_EX_DM", 0 0, v0x7fc440c2c3d0_0; 1 drivers
v0x7fc440c36870_0 .net "jmp_imm_ID_EX", 0 0, v0x7fc440c2c450_0; 1 drivers
v0x7fc440c36ac0_0 .net "jmp_reg_ID_EX", 0 0, v0x7fc440c2c2e0_0; 1 drivers
v0x7fc440c369b0_0 .net "neg", 0 0, L_0x7fc440e2e410; 1 drivers
v0x7fc440c36c60_0 .net "ov", 0 0, L_0x7fc440e29c70; 1 drivers
v0x7fc440c36b40_0 .net "p0", 15 0, v0x7fc440c299b0_0; 1 drivers
v0x7fc440c36e10_0 .net "p0_EX_DM", 15 0, v0x7fc440c28dd0_0; 1 drivers
v0x7fc440c36f90_0 .net "p1", 15 0, v0x7fc440c29af0_0; 1 drivers
v0x7fc440c36ce0_0 .net "padd_ID_EX", 0 0, v0x7fc440c2c5f0_0; 1 drivers
v0x7fc440c36e90_0 .alias "pc", 15 0, v0x7fc440c38170_0;
v0x7fc440c36f10_0 .net "pc_EX_DM", 15 0, v0x7fc440c2db40_0; 1 drivers
v0x7fc440c37090_0 .net "pc_ID_EX", 15 0, v0x7fc440c2dc20_0; 1 drivers
v0x7fc440c37280_0 .net "rf_dst_addr_DM_WB", 3 0, v0x7fc440c2c6f0_0; 1 drivers
v0x7fc440c37150_0 .net "rf_p0_addr", 3 0, v0x7fc440c2ca30_0; 1 drivers
v0x7fc440c371d0_0 .net "rf_p1_addr", 3 0, v0x7fc440c2cab0_0; 1 drivers
v0x7fc440c37340_0 .net "rf_re0", 0 0, v0x7fc440c2c7f0_0; 1 drivers
v0x7fc440c37570_0 .net "rf_re1", 0 0, v0x7fc440c2c870_0; 1 drivers
v0x7fc440c37400_0 .net "rf_w_data_DM_WB", 15 0, v0x7fc440c1e950_0; 1 drivers
v0x7fc440c37480_0 .net "rf_we_DM_WB", 0 0, v0x7fc440c2cd20_0; 1 drivers
v0x7fc440c375f0_0 .net "rst_n", 0 0, v0x7fc440c381f0_0; 1 drivers
v0x7fc440c30560_0 .net "src0", 15 0, L_0x7fc440e23d60; 1 drivers
v0x7fc440c376b0_0 .net "src0sel_ID_EX", 1 0, v0x7fc440c2cbd0_0; 1 drivers
v0x7fc440c37770_0 .net "src1", 15 0, L_0x7fc440e247f0; 1 drivers
v0x7fc440c379a0_0 .net "src1sel_ID_EX", 1 0, v0x7fc440c2d140_0; 1 drivers
v0x7fc440c37a20_0 .net "stall_DM_WB", 0 0, L_0x7fc440c3bdb0; 1 drivers
v0x7fc440c37ae0_0 .net "stall_EX_DM", 0 0, L_0x7fc440c3bce0; 1 drivers
v0x7fc440c37b60_0 .net "stall_ID_EX", 0 0, L_0x7fc440c3bc50; 1 drivers
v0x7fc440c37c60_0 .net "stall_IM_ID", 0 0, L_0x7fc440c3bbf0; 1 drivers
v0x7fc440c37ce0_0 .net "stall_pc", 0 0, C4<z>; 0 drivers
v0x7fc440c37d60_0 .net "zr", 0 0, L_0x7fc440e2da50; 1 drivers
L_0x7fc440e2e4a0 .part v0x7fc440c2c0e0_0, 0, 4;
S_0x7fc440c2e120 .scope module, "mem_h" "two_way_mem_hierarchy" 3 50, 4 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
v0x7fc440c33d90_0 .alias "allow_hlt", 0 0, v0x7fc440c358b0_0;
v0x7fc440c33e10_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c34020_0 .alias "d_addr", 15 0, v0x7fc440c36390_0;
v0x7fc440c34120_0 .net "d_dirty", 0 0, L_0x7fc440c3aae0; 1 drivers
v0x7fc440c341a0_0 .net "d_dirty_in", 0 0, v0x7fc440c2f470_0; 1 drivers
v0x7fc440c34220_0 .net "d_hit", 0 0, v0x7fc440c31760_0; 1 drivers
v0x7fc440c342e0_0 .net "d_rd_data", 63 0, v0x7fc440c31cc0_0; 1 drivers
v0x7fc440c343e0_0 .alias "d_rdy", 0 0, v0x7fc440c35fe0_0;
v0x7fc440c34460_0 .net "d_re", 0 0, v0x7fc440c2f700_0; 1 drivers
v0x7fc440c34530_0 .net "d_sel", 1 0, v0x7fc440c2f7d0_0; 1 drivers
v0x7fc440c345b0_0 .net "d_tag", 8 0, v0x7fc440c31dc0_0; 1 drivers
v0x7fc440c346d0_0 .net "d_toggle", 0 0, v0x7fc440c2f930_0; 1 drivers
v0x7fc440c34750_0 .net "d_we", 0 0, v0x7fc440c2f9b0_0; 1 drivers
v0x7fc440c34840_0 .net "d_wr_data", 63 0, v0x7fc440c2faa0_0; 1 drivers
v0x7fc440c348c0_0 .alias "i_addr", 15 0, v0x7fc440c365a0_0;
v0x7fc440c34a00_0 .net "i_dirty", 0 0, L_0x7fc440c39530; 1 drivers
v0x7fc440c34a80_0 .net "i_hit", 0 0, v0x7fc440c33540_0; 1 drivers
v0x7fc440c34940_0 .net "i_rd_data", 63 0, v0x7fc440c33890_0; 1 drivers
v0x7fc440c34b90_0 .alias "i_rdy", 0 0, v0x7fc440c36490_0;
v0x7fc440c34cb0_0 .net "i_sel", 1 0, v0x7fc440c2fba0_0; 1 drivers
v0x7fc440c34b00_0 .net "i_tag", 8 0, v0x7fc440c33a90_0; 1 drivers
v0x7fc440c34c10_0 .net "i_toggle", 0 0, C4<1>; 1 drivers
v0x7fc440c34e20_0 .net "i_we", 0 0, v0x7fc440c2fed0_0; 1 drivers
v0x7fc440c34d30_0 .net "i_wr_data", 63 0, v0x7fc440c2ff50_0; 1 drivers
v0x7fc440c34fe0_0 .var "instr", 15 0;
v0x7fc440c34ea0_0 .net "m_addr", 13 0, v0x7fc440c2fd20_0; 1 drivers
v0x7fc440c35130_0 .net "m_rd_data", 63 0, v0x7fc440c2e860_0; 1 drivers
v0x7fc440c35060_0 .net "m_rdy", 0 0, v0x7fc440c2e930_0; 1 drivers
v0x7fc440c35290_0 .net "m_re", 0 0, v0x7fc440c30140_0; 1 drivers
v0x7fc440c351b0_0 .net "m_we", 0 0, v0x7fc440c30070_0; 1 drivers
v0x7fc440c35440_0 .net "m_wr_data", 63 0, v0x7fc440c30290_0; 1 drivers
v0x7fc440c35310_0 .var "rd_data", 15 0;
v0x7fc440c35600_0 .alias "re", 0 0, v0x7fc440c36190_0;
v0x7fc440c354c0_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c35540_0 .alias "we", 0 0, v0x7fc440c36290_0;
v0x7fc440c35680_0 .alias "wrt_data", 15 0, v0x7fc440c36e10_0;
E_0x7fc440c28fd0 .event negedge, v0x7fc440c1dbb0_0;
L_0x7fc440c39690 .part v0x7fc440c2dac0_0, 2, 14;
L_0x7fc440c3ac40 .part v0x7fc440c25250_0, 2, 14;
S_0x7fc440c321c0 .scope module, "iCache" "new_2way_cache" 4 24, 5 1, S_0x7fc440c2e120;
 .timescale 0 0;
L_0x7fc440c38270 .functor AND 1, v0x7fc440c2fed0_0, v0x7fc440c33c90_0, C4<1>, C4<1>;
L_0x7fc440c38500 .functor OR 1, C4<1>, v0x7fc440c2fed0_0, C4<0>, C4<0>;
L_0x7fc440c385e0 .functor AND 1, L_0x7fc440c383f0, L_0x7fc440c38500, C4<1>, C4<1>;
L_0x7fc440c38b10 .functor OR 1, C4<1>, v0x7fc440c2fed0_0, C4<0>, C4<0>;
L_0x7fc440c38bb0 .functor AND 1, L_0x7fc440c38a40, L_0x7fc440c38b10, C4<1>, C4<1>;
L_0x7fc440c38f90 .functor AND 1, L_0x7fc440c39080, L_0x7fc440c39180, C4<1>, C4<1>;
L_0x7fc440c39110 .functor AND 1, L_0x7fc440c392d0, L_0x7fc440c393e0, C4<1>, C4<1>;
v0x7fc440c32310_0 .var "LRU", 31 0;
v0x7fc440c32510_0 .net *"_s10", 0 0, L_0x7fc440c385e0; 1 drivers
v0x7fc440c32590_0 .net *"_s13", 0 0, L_0x7fc440c38680; 1 drivers
v0x7fc440c32610_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7fc440c326a0_0 .net *"_s19", 8 0, L_0x7fc440c388a0; 1 drivers
v0x7fc440c32760_0 .net *"_s21", 8 0, L_0x7fc440c38930; 1 drivers
v0x7fc440c327f0_0 .net *"_s22", 0 0, L_0x7fc440c38a40; 1 drivers
v0x7fc440c328b0_0 .net *"_s24", 0 0, L_0x7fc440c38b10; 1 drivers
v0x7fc440c32930_0 .net *"_s26", 0 0, L_0x7fc440c38bb0; 1 drivers
v0x7fc440c32a00_0 .net *"_s29", 0 0, L_0x7fc440c38c90; 1 drivers
v0x7fc440c32a80_0 .net *"_s3", 8 0, L_0x7fc440c382d0; 1 drivers
v0x7fc440c32b60_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7fc440c32be0_0 .net *"_s35", 4 0, L_0x7fc440c38f00; 1 drivers
v0x7fc440c32cd0_0 .net *"_s37", 0 0, L_0x7fc440c38ff0; 1 drivers
v0x7fc440c32d50_0 .net *"_s39", 0 0, L_0x7fc440c39080; 1 drivers
v0x7fc440c32e50_0 .net *"_s41", 0 0, L_0x7fc440c39180; 1 drivers
v0x7fc440c32ed0_0 .net *"_s42", 0 0, L_0x7fc440c38f90; 1 drivers
v0x7fc440c32dd0_0 .net *"_s45", 0 0, L_0x7fc440c392d0; 1 drivers
v0x7fc440c32fe0_0 .net *"_s47", 0 0, L_0x7fc440c393e0; 1 drivers
v0x7fc440c33100_0 .net *"_s48", 0 0, L_0x7fc440c39110; 1 drivers
v0x7fc440c33180_0 .net *"_s5", 8 0, L_0x7fc440c38360; 1 drivers
v0x7fc440c32f50_0 .net *"_s6", 0 0, L_0x7fc440c383f0; 1 drivers
v0x7fc440c332b0_0 .net *"_s8", 0 0, L_0x7fc440c38500; 1 drivers
v0x7fc440c33060_0 .net "addr", 13 0, L_0x7fc440c39690; 1 drivers
v0x7fc440c333f0_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c33200_0 .alias "dirty", 0 0, v0x7fc440c34a00_0;
v0x7fc440c33540_0 .var "hit", 0 0;
v0x7fc440c33330_0 .net "hit0", 0 0, L_0x7fc440c38db0; 1 drivers
v0x7fc440c33470_0 .net "hit1", 0 0, L_0x7fc440c38750; 1 drivers
v0x7fc440c33790 .array "mem0", 31 0, 74 0;
v0x7fc440c33810_0 .var "mem0_line", 74 0;
v0x7fc440c335c0 .array "mem1", 31 0, 74 0;
v0x7fc440c33990_0 .var "mem1_line", 74 0;
v0x7fc440c33890_0 .var "rd_data", 63 0;
v0x7fc440c33910_0 .net "re", 0 0, C4<1>; 1 drivers
v0x7fc440c33a10_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c33a90_0 .var "tag_out", 8 0;
v0x7fc440c33b10_0 .alias "toggle", 0 0, v0x7fc440c34c10_0;
v0x7fc440c33b90_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x7fc440c33c10_0 .alias "we", 0 0, v0x7fc440c34e20_0;
v0x7fc440c33c90_0 .var "we_del", 0 0;
v0x7fc440c33640_0 .net "we_filt", 0 0, L_0x7fc440c38270; 1 drivers
v0x7fc440c336c0_0 .alias "wr_data", 63 0, v0x7fc440c34d30_0;
v0x7fc440c33d10_0 .var "x", 5 0;
E_0x7fc440c31b50 .event edge, v0x7fc440c33470_0, v0x7fc440c33330_0, v0x7fc440c33990_0, v0x7fc440c33810_0;
E_0x7fc440c31090 .event edge, v0x7fc440c33060_0, v0x7fc440c33910_0, v0x7fc440c1dbb0_0;
E_0x7fc440c310c0/0 .event edge, v0x7fc440c33640_0, v0x7fc440c1dbb0_0;
E_0x7fc440c310c0/1 .event negedge, v0x7fc440c1e1f0_0;
E_0x7fc440c310c0 .event/or E_0x7fc440c310c0/0, E_0x7fc440c310c0/1;
E_0x7fc440c322e0 .event edge, v0x7fc440c2fed0_0;
L_0x7fc440c382d0 .part v0x7fc440c33990_0, 64, 9;
L_0x7fc440c38360 .part L_0x7fc440c39690, 5, 9;
L_0x7fc440c383f0 .cmp/eq 9, L_0x7fc440c382d0, L_0x7fc440c38360;
L_0x7fc440c38680 .part v0x7fc440c33990_0, 74, 1;
L_0x7fc440c38750 .functor MUXZ 1, C4<0>, L_0x7fc440c38680, L_0x7fc440c385e0, C4<>;
L_0x7fc440c388a0 .part v0x7fc440c33810_0, 64, 9;
L_0x7fc440c38930 .part L_0x7fc440c39690, 5, 9;
L_0x7fc440c38a40 .cmp/eq 9, L_0x7fc440c388a0, L_0x7fc440c38930;
L_0x7fc440c38c90 .part v0x7fc440c33810_0, 74, 1;
L_0x7fc440c38db0 .functor MUXZ 1, C4<0>, L_0x7fc440c38c90, L_0x7fc440c38bb0, C4<>;
L_0x7fc440c38f00 .part L_0x7fc440c39690, 0, 5;
L_0x7fc440c38ff0 .part/v v0x7fc440c32310_0, L_0x7fc440c38f00, 1;
L_0x7fc440c39080 .part v0x7fc440c33990_0, 74, 1;
L_0x7fc440c39180 .part v0x7fc440c33990_0, 73, 1;
L_0x7fc440c392d0 .part v0x7fc440c33810_0, 74, 1;
L_0x7fc440c393e0 .part v0x7fc440c33810_0, 73, 1;
L_0x7fc440c39530 .functor MUXZ 1, L_0x7fc440c39110, L_0x7fc440c38f90, L_0x7fc440c38ff0, C4<>;
S_0x7fc440c30660 .scope module, "dCache" "new_2way_cache" 4 37, 5 1, S_0x7fc440c2e120;
 .timescale 0 0;
L_0x7fc440c39820 .functor AND 1, v0x7fc440c2f9b0_0, v0x7fc440c31fc0_0, C4<1>, C4<1>;
L_0x7fc440c39a70 .functor OR 1, v0x7fc440c2f700_0, v0x7fc440c2f9b0_0, C4<0>, C4<0>;
L_0x7fc440c39b50 .functor AND 1, L_0x7fc440c399a0, L_0x7fc440c39a70, C4<1>, C4<1>;
L_0x7fc440c3a0c0 .functor OR 1, v0x7fc440c2f700_0, v0x7fc440c2f9b0_0, C4<0>, C4<0>;
L_0x7fc440c3a1a0 .functor AND 1, L_0x7fc440c39fb0, L_0x7fc440c3a0c0, C4<1>, C4<1>;
L_0x7fc440c3a540 .functor AND 1, L_0x7fc440c3a630, L_0x7fc440c3a730, C4<1>, C4<1>;
L_0x7fc440c3a6c0 .functor AND 1, L_0x7fc440c3a880, L_0x7fc440c3a990, C4<1>, C4<1>;
v0x7fc440c308f0_0 .var "LRU", 31 0;
v0x7fc440c30970_0 .net *"_s10", 0 0, L_0x7fc440c39b50; 1 drivers
v0x7fc440c309f0_0 .net *"_s13", 0 0, L_0x7fc440c39bb0; 1 drivers
v0x7fc440c30a70_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7fc440c30af0_0 .net *"_s19", 8 0, L_0x7fc440c39e10; 1 drivers
v0x7fc440c30ba0_0 .net *"_s21", 8 0, L_0x7fc440c39ea0; 1 drivers
v0x7fc440c30c20_0 .net *"_s22", 0 0, L_0x7fc440c39fb0; 1 drivers
v0x7fc440c30ce0_0 .net *"_s24", 0 0, L_0x7fc440c3a0c0; 1 drivers
v0x7fc440c30d60_0 .net *"_s26", 0 0, L_0x7fc440c3a1a0; 1 drivers
v0x7fc440c30e30_0 .net *"_s29", 0 0, L_0x7fc440c3a240; 1 drivers
v0x7fc440c30eb0_0 .net *"_s3", 8 0, L_0x7fc440c39880; 1 drivers
v0x7fc440c30f90_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7fc440c31010_0 .net *"_s35", 4 0, L_0x7fc440c3a4b0; 1 drivers
v0x7fc440c31100_0 .net *"_s37", 0 0, L_0x7fc440c3a5a0; 1 drivers
v0x7fc440c31180_0 .net *"_s39", 0 0, L_0x7fc440c3a630; 1 drivers
v0x7fc440c31280_0 .net *"_s41", 0 0, L_0x7fc440c3a730; 1 drivers
v0x7fc440c31300_0 .net *"_s42", 0 0, L_0x7fc440c3a540; 1 drivers
v0x7fc440c31200_0 .net *"_s45", 0 0, L_0x7fc440c3a880; 1 drivers
v0x7fc440c31410_0 .net *"_s47", 0 0, L_0x7fc440c3a990; 1 drivers
v0x7fc440c31530_0 .net *"_s48", 0 0, L_0x7fc440c3a6c0; 1 drivers
v0x7fc440c315b0_0 .net *"_s5", 8 0, L_0x7fc440c39910; 1 drivers
v0x7fc440c31380_0 .net *"_s6", 0 0, L_0x7fc440c399a0; 1 drivers
v0x7fc440c316e0_0 .net *"_s8", 0 0, L_0x7fc440c39a70; 1 drivers
v0x7fc440c31490_0 .net "addr", 13 0, L_0x7fc440c3ac40; 1 drivers
v0x7fc440c31820_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c31630_0 .alias "dirty", 0 0, v0x7fc440c34120_0;
v0x7fc440c31760_0 .var "hit", 0 0;
v0x7fc440c318a0_0 .net "hit0", 0 0, L_0x7fc440c3a360; 1 drivers
v0x7fc440c31a50_0 .net "hit1", 0 0, L_0x7fc440c39cc0; 1 drivers
v0x7fc440c31bc0 .array "mem0", 31 0, 74 0;
v0x7fc440c31c40_0 .var "mem0_line", 74 0;
v0x7fc440c31920 .array "mem1", 31 0, 74 0;
v0x7fc440c319a0_0 .var "mem1_line", 74 0;
v0x7fc440c31cc0_0 .var "rd_data", 63 0;
v0x7fc440c31d40_0 .alias "re", 0 0, v0x7fc440c34460_0;
v0x7fc440c31ad0_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c31dc0_0 .var "tag_out", 8 0;
v0x7fc440c31e40_0 .alias "toggle", 0 0, v0x7fc440c346d0_0;
v0x7fc440c31ec0_0 .alias "wdirty", 0 0, v0x7fc440c341a0_0;
v0x7fc440c31f40_0 .alias "we", 0 0, v0x7fc440c34750_0;
v0x7fc440c31fc0_0 .var "we_del", 0 0;
v0x7fc440c32040_0 .net "we_filt", 0 0, L_0x7fc440c39820; 1 drivers
v0x7fc440c320c0_0 .alias "wr_data", 63 0, v0x7fc440c34840_0;
v0x7fc440c32140_0 .var "x", 5 0;
E_0x7fc440c2d7b0 .event edge, v0x7fc440c31a50_0, v0x7fc440c318a0_0, v0x7fc440c319a0_0, v0x7fc440c31c40_0;
E_0x7fc440c2fa50 .event edge, v0x7fc440c31490_0, v0x7fc440c2f700_0, v0x7fc440c1dbb0_0;
E_0x7fc440c30390/0 .event edge, v0x7fc440c32040_0, v0x7fc440c1dbb0_0;
E_0x7fc440c30390/1 .event negedge, v0x7fc440c1e1f0_0;
E_0x7fc440c30390 .event/or E_0x7fc440c30390/0, E_0x7fc440c30390/1;
E_0x7fc440c30510 .event edge, v0x7fc440c2f9b0_0;
L_0x7fc440c39880 .part v0x7fc440c319a0_0, 64, 9;
L_0x7fc440c39910 .part L_0x7fc440c3ac40, 5, 9;
L_0x7fc440c399a0 .cmp/eq 9, L_0x7fc440c39880, L_0x7fc440c39910;
L_0x7fc440c39bb0 .part v0x7fc440c319a0_0, 74, 1;
L_0x7fc440c39cc0 .functor MUXZ 1, C4<0>, L_0x7fc440c39bb0, L_0x7fc440c39b50, C4<>;
L_0x7fc440c39e10 .part v0x7fc440c31c40_0, 64, 9;
L_0x7fc440c39ea0 .part L_0x7fc440c3ac40, 5, 9;
L_0x7fc440c39fb0 .cmp/eq 9, L_0x7fc440c39e10, L_0x7fc440c39ea0;
L_0x7fc440c3a240 .part v0x7fc440c31c40_0, 74, 1;
L_0x7fc440c3a360 .functor MUXZ 1, C4<0>, L_0x7fc440c3a240, L_0x7fc440c3a1a0, C4<>;
L_0x7fc440c3a4b0 .part L_0x7fc440c3ac40, 0, 5;
L_0x7fc440c3a5a0 .part/v v0x7fc440c308f0_0, L_0x7fc440c3a4b0, 1;
L_0x7fc440c3a630 .part v0x7fc440c319a0_0, 74, 1;
L_0x7fc440c3a730 .part v0x7fc440c319a0_0, 73, 1;
L_0x7fc440c3a880 .part v0x7fc440c31c40_0, 74, 1;
L_0x7fc440c3a990 .part v0x7fc440c31c40_0, 73, 1;
L_0x7fc440c3aae0 .functor MUXZ 1, L_0x7fc440c3a6c0, L_0x7fc440c3a540, L_0x7fc440c3a5a0, C4<>;
S_0x7fc440c2ee00 .scope module, "controller" "two_way_cache_controller" 4 50, 6 1, S_0x7fc440c2e120;
 .timescale 0 0;
P_0x7fc440c2eee8 .param/l "DCACHE_TO_MEM" 6 25, C4<010>;
P_0x7fc440c2ef10 .param/l "IDLE" 6 23, C4<000>;
P_0x7fc440c2ef38 .param/l "MEM_TO_DCACHE" 6 26, C4<011>;
P_0x7fc440c2ef60 .param/l "MEM_TO_ICACHE" 6 29, C4<110>;
P_0x7fc440c2ef88 .param/l "READ_DCACHE" 6 27, C4<100>;
P_0x7fc440c2efb0 .param/l "READ_ICACHE" 6 28, C4<101>;
P_0x7fc440c2efd8 .param/l "WRITE_DCACHE" 6 24, C4<001>;
v0x7fc440c2f1b0_0 .var "allow_hlt", 0 0;
v0x7fc440c2f250_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c29680_0 .alias "d_addr", 15 0, v0x7fc440c36390_0;
v0x7fc440c2f3f0_0 .alias "d_dirty_read", 0 0, v0x7fc440c34120_0;
v0x7fc440c2f470_0 .var "d_dirty_write", 0 0;
v0x7fc440c2f530_0 .alias "d_hit", 0 0, v0x7fc440c34220_0;
v0x7fc440c2f5c0_0 .alias "d_rd_data", 63 0, v0x7fc440c342e0_0;
v0x7fc440c2f680_0 .var "d_rdy", 0 0;
v0x7fc440c2f700_0 .var "d_re", 0 0;
v0x7fc440c2f7d0_0 .var "d_sel", 1 0;
v0x7fc440c2f850_0 .alias "d_tag", 8 0, v0x7fc440c345b0_0;
v0x7fc440c2f930_0 .var "d_toggle", 0 0;
v0x7fc440c2f9b0_0 .var "d_we", 0 0;
v0x7fc440c2faa0_0 .var "d_wr_data", 63 0;
v0x7fc440c2fb20_0 .alias "i_addr", 15 0, v0x7fc440c365a0_0;
v0x7fc440c2fc20_0 .alias "i_hit", 0 0, v0x7fc440c34a80_0;
v0x7fc440c2fca0_0 .var "i_rdy", 0 0;
v0x7fc440c2fba0_0 .var "i_sel", 1 0;
v0x7fc440c2fdb0_0 .alias "i_tag", 8 0, v0x7fc440c34b00_0;
v0x7fc440c2fed0_0 .var "i_we", 0 0;
v0x7fc440c2ff50_0 .var "i_wr_data", 63 0;
v0x7fc440c2fd20_0 .var "m_addr", 13 0;
v0x7fc440c2fe30_0 .alias "m_rd_data", 63 0, v0x7fc440c35130_0;
v0x7fc440c2ffd0_0 .alias "m_rdy", 0 0, v0x7fc440c35060_0;
v0x7fc440c30140_0 .var "m_re", 0 0;
v0x7fc440c30070_0 .var "m_we", 0 0;
v0x7fc440c30290_0 .var "m_wr_data", 63 0;
v0x7fc440c301c0_0 .var "nextState", 2 0;
v0x7fc440c303f0_0 .alias "re", 0 0, v0x7fc440c36190_0;
v0x7fc440c30310_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c305e0_0 .var "state", 2 0;
v0x7fc440c30760_0 .alias "we", 0 0, v0x7fc440c36290_0;
v0x7fc440c30470_0 .alias "wrt_data", 15 0, v0x7fc440c36e10_0;
E_0x7fc440c2f110/0 .event edge, v0x7fc440c2dac0_0, v0x7fc440c2e860_0, v0x7fc440c2f5c0_0, v0x7fc440c1e7d0_0;
E_0x7fc440c2f110/1 .event edge, v0x7fc440c305e0_0, v0x7fc440c2bce0_0, v0x7fc440c2f530_0, v0x7fc440c2f3f0_0;
E_0x7fc440c2f110/2 .event edge, v0x7fc440c1e750_0, v0x7fc440c2fc20_0, v0x7fc440c28dd0_0, v0x7fc440c2f850_0;
E_0x7fc440c2f110/3 .event edge, v0x7fc440c2e930_0;
E_0x7fc440c2f110 .event/or E_0x7fc440c2f110/0, E_0x7fc440c2f110/1, E_0x7fc440c2f110/2, E_0x7fc440c2f110/3;
S_0x7fc440c2e200 .scope module, "memory" "unified_mem" 4 82, 7 1, S_0x7fc440c2e120;
 .timescale 0 0;
P_0x7fc440c2de98 .param/l "IDLE" 7 20, C4<00>;
P_0x7fc440c2dec0 .param/l "READ" 7 22, C4<10>;
P_0x7fc440c2dee8 .param/l "WRITE" 7 21, C4<01>;
v0x7fc440c2e380_0 .alias "addr", 13 0, v0x7fc440c34ea0_0;
v0x7fc440c2e420_0 .var "addr_capture", 13 0;
v0x7fc440c2e4b0_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c2e550_0 .var "clr_cnt", 0 0;
v0x7fc440c2e5d0_0 .var "int_re", 0 0;
v0x7fc440c2e690_0 .var "int_we", 0 0;
v0x7fc440c2e720 .array "mem", 65535 0, 15 0;
v0x7fc440c2e7e0_0 .var "nxt_state", 1 0;
v0x7fc440c2e860_0 .var "rd_data", 63 0;
v0x7fc440c2e930_0 .var "rdy", 0 0;
v0x7fc440c2e9b0_0 .alias "re", 0 0, v0x7fc440c35290_0;
v0x7fc440c2ea90_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c2eb10_0 .var "state", 1 0;
v0x7fc440c2ec00_0 .var "wait_state_cnt", 1 0;
v0x7fc440c2ec80_0 .alias "wdata", 63 0, v0x7fc440c35440_0;
v0x7fc440c2ed80_0 .alias "we", 0 0, v0x7fc440c351b0_0;
E_0x7fc440c2dd60 .event edge, v0x7fc440c2ec00_0, v0x7fc440c2ed80_0, v0x7fc440c2e9b0_0, v0x7fc440c2eb10_0;
E_0x7fc440c2e300 .event edge, v0x7fc440c2e5d0_0, v0x7fc440c1dbb0_0;
E_0x7fc440c2e330 .event edge, v0x7fc440c2e690_0, v0x7fc440c1dbb0_0;
S_0x7fc440c2d060 .scope module, "iPC" "pc" 3 57, 8 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
v0x7fc440c2d530_0 .net *"_s0", 31 0, L_0x7fc440c3add0; 1 drivers
v0x7fc440c2d5b0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7fc440c2d630_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x7fc440c2d6b0_0 .net *"_s6", 31 0, L_0x7fc440c3af70; 1 drivers
v0x7fc440c2d730_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c2d7f0_0 .alias "dst_ID_EX", 15 0, v0x7fc440c36410_0;
v0x7fc440c2d870_0 .alias "flow_change_ID_EX", 0 0, v0x7fc440c36310_0;
v0x7fc440c2d970_0 .alias "i_rdy", 0 0, v0x7fc440c36490_0;
v0x7fc440c2d9f0_0 .net "nxt_pc", 15 0, L_0x7fc440c3b060; 1 drivers
v0x7fc440c2dac0_0 .var "pc", 15 0;
v0x7fc440c2db40_0 .var "pc_EX_DM", 15 0;
v0x7fc440c2dc20_0 .var "pc_ID_EX", 15 0;
v0x7fc440c2dca0_0 .var "pc_IM_ID", 15 0;
v0x7fc440c2dd90_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c2de10_0 .alias "stall_EX_DM", 0 0, v0x7fc440c37ae0_0;
v0x7fc440c2df90_0 .alias "stall_ID_EX", 0 0, v0x7fc440c37b60_0;
v0x7fc440c2e010_0 .alias "stall_IM_ID", 0 0, v0x7fc440c37c60_0;
L_0x7fc440c3add0 .concat [ 16 16 0 0], v0x7fc440c2dac0_0, C4<0000000000000000>;
L_0x7fc440c3af70 .arith/sum 32, L_0x7fc440c3add0, C4<00000000000000000000000000000001>;
L_0x7fc440c3b060 .part L_0x7fc440c3af70, 0, 16;
S_0x7fc440c29e90 .scope module, "iID" "id" 3 78, 9 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
P_0x7fc441003608 .param/l "ADD" 10 5, C4<000>;
P_0x7fc441003630 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fc441003658 .param/l "AND" 10 7, C4<010>;
P_0x7fc441003680 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fc4410036a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fc4410036d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fc4410036f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fc441003720 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fc441003748 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fc441003770 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fc441003798 .param/l "JALi" 10 30, C4<1101>;
P_0x7fc4410037c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fc4410037e8 .param/l "LHB" 10 12, C4<111>;
P_0x7fc441003810 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fc441003838 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fc441003860 .param/l "LWi" 10 25, C4<1000>;
P_0x7fc441003888 .param/l "NOR" 10 8, C4<011>;
P_0x7fc4410038b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fc4410038d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fc441003900 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fc441003928 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fc441003950 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fc441003978 .param/l "SLL" 10 9, C4<100>;
P_0x7fc4410039a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fc4410039c8 .param/l "SRA" 10 11, C4<110>;
P_0x7fc4410039f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fc441003a18 .param/l "SRL" 10 10, C4<101>;
P_0x7fc441003a40 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fc441003a68 .param/l "SUB" 10 6, C4<001>;
P_0x7fc441003a90 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fc441003ab8 .param/l "SWi" 10 26, C4<1001>;
L_0x7fc440c3b130 .functor OR 1, v0x7fc440c1dd90_0, v0x7fc440c2bbe0_0, C4<0>, C4<0>;
L_0x7fc440c3b210 .functor OR 1, L_0x7fc440c3b130, v0x7fc440c2bf60_0, C4<0>, C4<0>;
L_0x7fc440c3b270 .functor OR 1, L_0x7fc440c3b210, v0x7fc440c2bee0_0, C4<0>, C4<0>;
L_0x7fc440c3b360 .functor AND 1, L_0x7fc440c3b2d0, v0x7fc440c2c7f0_0, C4<1>, C4<1>;
L_0x7fc440c3b4d0 .functor AND 1, L_0x7fc440c3b400, v0x7fc440c2c870_0, C4<1>, C4<1>;
L_0x7fc440c3b570 .functor OR 1, L_0x7fc440c3b360, L_0x7fc440c3b4d0, C4<0>, C4<0>;
L_0x7fc440c3b870 .functor AND 1, v0x7fc440c2bde0_0, L_0x7fc440c3b7a0, C4<1>, C4<1>;
L_0x7fc440c3b950 .functor OR 1, L_0x7fc440c3b870, v0x7fc440c2bf60_0, C4<0>, C4<0>;
L_0x7fc440c3ba30 .functor OR 1, L_0x7fc440c3b950, L_0x7fc440c3b690, C4<0>, C4<0>;
L_0x7fc440c3bbf0 .functor OR 1, L_0x7fc440c3ba30, L_0x7fc440c3bb60, C4<0>, C4<0>;
v0x7fc440c2a890_0 .net *"_s0", 0 0, L_0x7fc440c3b130; 1 drivers
v0x7fc440c2a930_0 .net *"_s10", 0 0, L_0x7fc440c3b400; 1 drivers
v0x7fc440c2a9c0_0 .net *"_s12", 0 0, L_0x7fc440c3b4d0; 1 drivers
v0x7fc440c2aa60_0 .net *"_s14", 0 0, L_0x7fc440c3b570; 1 drivers
v0x7fc440c2aaf0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x7fc440c2abb0_0 .net *"_s2", 0 0, L_0x7fc440c3b210; 1 drivers
v0x7fc440c2ac40_0 .net *"_s21", 0 0, L_0x7fc440c3b7a0; 1 drivers
v0x7fc440c2ad00_0 .net *"_s22", 0 0, L_0x7fc440c3b870; 1 drivers
v0x7fc440c2ad80_0 .net *"_s24", 0 0, L_0x7fc440c3b950; 1 drivers
v0x7fc440c2ae50_0 .net *"_s26", 0 0, L_0x7fc440c3ba30; 1 drivers
v0x7fc440c2aed0_0 .net *"_s29", 0 0, L_0x7fc440c3bb60; 1 drivers
v0x7fc440c2afb0_0 .net *"_s6", 0 0, L_0x7fc440c3b2d0; 1 drivers
v0x7fc440c2b030_0 .net *"_s8", 0 0, L_0x7fc440c3b360; 1 drivers
v0x7fc440c2b120_0 .var "alu_func", 2 0;
v0x7fc440c2b1a0_0 .var "alu_func_ID_EX", 2 0;
v0x7fc440c2b2a0_0 .var "br_instr", 0 0;
v0x7fc440c2b320_0 .var "br_instr_ID_EX", 0 0;
v0x7fc440c2b220_0 .var "byp0_DM", 0 0;
v0x7fc440c2b430_0 .var "byp0_EX", 0 0;
v0x7fc440c2b3a0_0 .var "byp1_DM", 0 0;
v0x7fc440c2b550_0 .var "byp1_EX", 0 0;
v0x7fc440c2b4b0_0 .alias "cc_ID_EX", 2 0, v0x7fc440c35cf0_0;
v0x7fc440c2b680_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c2b7c0_0 .var "clk_nv", 0 0;
v0x7fc440c2b840_0 .var "clk_nv_ID_EX", 0 0;
v0x7fc440c2b5d0_0 .var "clk_z", 0 0;
v0x7fc440c2b700_0 .var "clk_z_ID_EX", 0 0;
v0x7fc440c2b8c0_0 .var "dm_re", 0 0;
v0x7fc440c2ba70_0 .var "dm_re_EX_DM", 0 0;
v0x7fc440c2b940_0 .var "dm_re_ID_EX", 0 0;
v0x7fc440c2b9c0_0 .var "dm_we", 0 0;
v0x7fc440c2bce0_0 .var "dm_we_EX_DM", 0 0;
v0x7fc440c2bd60_0 .var "dm_we_ID_EX", 0 0;
v0x7fc440c2bbe0_0 .var "flow_change_EX_DM", 0 0;
v0x7fc440c2bc60_0 .alias "flow_change_ID_EX", 0 0, v0x7fc440c36310_0;
v0x7fc440c2baf0_0 .net "flush", 0 0, L_0x7fc440c3b270; 1 drivers
v0x7fc440c2bde0_0 .var "hlt", 0 0;
v0x7fc440c2be60_0 .var "hlt_DM_WB", 0 0;
v0x7fc440c2bee0_0 .var "hlt_EX_DM", 0 0;
v0x7fc440c2bf60_0 .var "hlt_ID_EX", 0 0;
v0x7fc440c2bfe0_0 .alias "i_rdy", 0 0, v0x7fc440c36490_0;
v0x7fc440c2c060_0 .alias "instr", 15 0, v0x7fc440c367f0_0;
v0x7fc440c2c0e0_0 .var "instr_ID_EX", 11 0;
v0x7fc440c2c160_0 .var "instr_IM_ID", 15 0;
v0x7fc440c2c1e0_0 .var "jmp_imm", 0 0;
v0x7fc440c2c3d0_0 .var "jmp_imm_EX_DM", 0 0;
v0x7fc440c2c450_0 .var "jmp_imm_ID_EX", 0 0;
v0x7fc440c2c260_0 .var "jmp_reg", 0 0;
v0x7fc440c2c2e0_0 .var "jmp_reg_ID_EX", 0 0;
v0x7fc440c2c4f0_0 .net "load_use_hazard", 0 0, L_0x7fc440c3b690; 1 drivers
v0x7fc440c2c570_0 .var "padd", 0 0;
v0x7fc440c2c5f0_0 .var "padd_ID_EX", 0 0;
v0x7fc440c2c670_0 .var "rf_dst_addr", 3 0;
v0x7fc440c2c6f0_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x7fc440c2c770_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x7fc440c2c9b0_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x7fc440c2ca30_0 .var "rf_p0_addr", 3 0;
v0x7fc440c2cab0_0 .var "rf_p1_addr", 3 0;
v0x7fc440c2c7f0_0 .var "rf_re0", 0 0;
v0x7fc440c2c870_0 .var "rf_re1", 0 0;
v0x7fc440c2c910_0 .var "rf_we", 0 0;
v0x7fc440c2cd20_0 .var "rf_we_DM_WB", 0 0;
v0x7fc440c2cda0_0 .var "rf_we_EX_DM", 0 0;
v0x7fc440c2ce20_0 .var "rf_we_ID_EX", 0 0;
v0x7fc440c2cea0_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c2cb50_0 .var "src0sel", 1 0;
v0x7fc440c2cbd0_0 .var "src0sel_ID_EX", 1 0;
v0x7fc440c2cc70_0 .var "src1sel", 1 0;
v0x7fc440c2d140_0 .var "src1sel_ID_EX", 1 0;
v0x7fc440c2d1c0_0 .alias "stall_DM_WB", 0 0, v0x7fc440c37a20_0;
v0x7fc440c2d260_0 .alias "stall_EX_DM", 0 0, v0x7fc440c37ae0_0;
v0x7fc440c2cf20_0 .alias "stall_ID_EX", 0 0, v0x7fc440c37b60_0;
v0x7fc440c2cfe0_0 .alias "stall_IM_ID", 0 0, v0x7fc440c37c60_0;
E_0x7fc440c2a850 .event edge, v0x7fc440c2c160_0;
L_0x7fc440c3b2d0 .cmp/eq 4, v0x7fc440c2c9b0_0, v0x7fc440c2ca30_0;
L_0x7fc440c3b400 .cmp/eq 4, v0x7fc440c2c9b0_0, v0x7fc440c2cab0_0;
L_0x7fc440c3b690 .functor MUXZ 1, C4<0>, v0x7fc440c2b940_0, L_0x7fc440c3b570, C4<>;
L_0x7fc440c3b7a0 .reduce/nor L_0x7fc440c3b270;
L_0x7fc440c3bb60 .reduce/nor v0x7fc440c2fca0_0;
L_0x7fc440c3bc50 .reduce/nor v0x7fc440c2fca0_0;
L_0x7fc440c3bce0 .reduce/nor v0x7fc440c2fca0_0;
L_0x7fc440c3bdb0 .reduce/nor v0x7fc440c2fca0_0;
L_0x7fc440c3bf40 .part v0x7fc440c2c0e0_0, 9, 3;
S_0x7fc440c29400 .scope module, "iRF" "rf" 3 93, 11 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
v0x7fc440c29600_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c29700_0 .alias "dst", 15 0, v0x7fc440c37400_0;
v0x7fc440c29780_0 .alias "dst_addr", 3 0, v0x7fc440c37280_0;
v0x7fc440c29800_0 .alias "hlt", 0 0, v0x7fc440c36640_0;
v0x7fc440c29880_0 .var/i "indx", 31 0;
v0x7fc440c29930 .array "mem", 15 0, 15 0;
v0x7fc440c299b0_0 .var "p0", 15 0;
v0x7fc440c29a70_0 .alias "p0_addr", 3 0, v0x7fc440c37150_0;
v0x7fc440c29af0_0 .var "p1", 15 0;
v0x7fc440c29bc0_0 .alias "p1_addr", 3 0, v0x7fc440c371d0_0;
v0x7fc440c29c40_0 .alias "re0", 0 0, v0x7fc440c37340_0;
v0x7fc440c29d20_0 .alias "re1", 0 0, v0x7fc440c37570_0;
v0x7fc440c29da0_0 .alias "we", 0 0, v0x7fc440c37480_0;
E_0x7fc440c294e0 .event edge, v0x7fc440c29bc0_0, v0x7fc440c29d20_0, v0x7fc440c1dbb0_0;
E_0x7fc440c29510 .event edge, v0x7fc440c29a70_0, v0x7fc440c29c40_0, v0x7fc440c1dbb0_0;
E_0x7fc440c29560 .event edge, v0x7fc440c1e950_0, v0x7fc440c29780_0, v0x7fc440c29da0_0, v0x7fc440c1dbb0_0;
S_0x7fc440c26470 .scope module, "ISRCMUX" "src_mux" 3 100, 12 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
P_0x7fc441003008 .param/l "ADD" 10 5, C4<000>;
P_0x7fc441003030 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fc441003058 .param/l "AND" 10 7, C4<010>;
P_0x7fc441003080 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fc4410030a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fc4410030d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fc4410030f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fc441003120 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fc441003148 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fc441003170 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fc441003198 .param/l "JALi" 10 30, C4<1101>;
P_0x7fc4410031c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fc4410031e8 .param/l "LHB" 10 12, C4<111>;
P_0x7fc441003210 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fc441003238 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fc441003260 .param/l "LWi" 10 25, C4<1000>;
P_0x7fc441003288 .param/l "NOR" 10 8, C4<011>;
P_0x7fc4410032b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fc4410032d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fc441003300 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fc441003328 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fc441003350 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fc441003378 .param/l "SLL" 10 9, C4<100>;
P_0x7fc4410033a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fc4410033c8 .param/l "SRA" 10 11, C4<110>;
P_0x7fc4410033f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fc441003418 .param/l "SRL" 10 10, C4<101>;
P_0x7fc441003440 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fc441003468 .param/l "SUB" 10 6, C4<001>;
P_0x7fc441003490 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fc4410034b8 .param/l "SWi" 10 26, C4<1001>;
v0x7fc440c26f00_0 .net "RF_p0", 15 0, L_0x7fc440e217a0; 1 drivers
v0x7fc440c26f90_0 .net "RF_p1", 15 0, L_0x7fc440e20a40; 1 drivers
v0x7fc440c27020_0 .net *"_s0", 15 0, L_0x7fc440c36740; 1 drivers
v0x7fc440c270c0_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x7fc440c27150_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x7fc440c27210_0 .net *"_s14", 0 0, L_0x7fc440e18880; 1 drivers
v0x7fc440c272a0_0 .net *"_s16", 2 0, L_0x7fc440e18910; 1 drivers
v0x7fc440c27360_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x7fc440c273e0_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x7fc440c274b0_0 .net *"_s22", 0 0, L_0x7fc440e16f70; 1 drivers
v0x7fc440c27530_0 .net *"_s25", 0 0, L_0x7fc440e17000; 1 drivers
v0x7fc440c27610_0 .net *"_s26", 6 0, L_0x7fc440e0e210; 1 drivers
v0x7fc440c27690_0 .net *"_s29", 8 0, L_0x7fc440e0e320; 1 drivers
v0x7fc440c27780_0 .net *"_s30", 15 0, L_0x7fc440e09c10; 1 drivers
v0x7fc440c27800_0 .net *"_s32", 2 0, L_0x7fc440e22e10; 1 drivers
v0x7fc440c27900_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x7fc440c27980_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x7fc440c27880_0 .net *"_s38", 0 0, L_0x7fc440e22ea0; 1 drivers
v0x7fc440c27a90_0 .net *"_s4", 15 0, L_0x7fc440e209b0; 1 drivers
v0x7fc440c27bb0_0 .net *"_s41", 0 0, L_0x7fc440e22f30; 1 drivers
v0x7fc440c27c30_0 .net *"_s42", 3 0, L_0x7fc440e236e0; 1 drivers
v0x7fc440c27a00_0 .net *"_s44", 15 0, L_0x7fc440e237f0; 1 drivers
v0x7fc440c27d60_0 .net *"_s47", 0 0, L_0x7fc440e23910; 1 drivers
v0x7fc440c27b10_0 .net *"_s48", 11 0, L_0x7fc440e23aa0; 1 drivers
v0x7fc440c27ea0_0 .net *"_s51", 3 0, L_0x7fc440e23880; 1 drivers
v0x7fc440c27cb0_0 .net *"_s52", 15 0, L_0x7fc440e23cd0; 1 drivers
v0x7fc440c27ff0_0 .net *"_s54", 15 0, L_0x7fc440e23e10; 1 drivers
v0x7fc440c27de0_0 .net *"_s56", 15 0, L_0x7fc440e23c30; 1 drivers
v0x7fc440c28150_0 .net *"_s60", 2 0, L_0x7fc440e23f60; 1 drivers
v0x7fc440c27f20_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x7fc440c282c0_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x7fc440c28070_0 .net *"_s66", 0 0, L_0x7fc440e240c0; 1 drivers
v0x7fc440c28440_0 .net *"_s68", 2 0, L_0x7fc440e24150; 1 drivers
v0x7fc440c28340_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x7fc440c283c0_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x7fc440c284c0_0 .net *"_s74", 0 0, L_0x7fc440e23ea0; 1 drivers
v0x7fc440c28540_0 .net *"_s77", 0 0, L_0x7fc440e24380; 1 drivers
v0x7fc440c285c0_0 .net *"_s78", 7 0, L_0x7fc440e24500; 1 drivers
v0x7fc440c28640_0 .net *"_s8", 2 0, L_0x7fc440e1ea40; 1 drivers
v0x7fc440c286c0_0 .net *"_s81", 7 0, L_0x7fc440e24720; 1 drivers
v0x7fc440c28740_0 .net *"_s82", 15 0, L_0x7fc440e241e0; 1 drivers
v0x7fc440c287c0_0 .net *"_s84", 15 0, L_0x7fc440e24410; 1 drivers
v0x7fc440c28840_0 .alias "byp0_DM", 0 0, v0x7fc440c35a30_0;
v0x7fc440c288c0_0 .alias "byp0_EX", 0 0, v0x7fc440c35af0_0;
v0x7fc440c28940_0 .alias "byp1_DM", 0 0, v0x7fc440c35bb0_0;
v0x7fc440c289c0_0 .alias "byp1_EX", 0 0, v0x7fc440c35c70_0;
v0x7fc440c28a40_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c28ac0_0 .alias "dst_DM_WB", 15 0, v0x7fc440c37400_0;
v0x7fc440c281d0_0 .alias "dst_EX_DM", 15 0, v0x7fc440c36390_0;
v0x7fc440c28cd0_0 .alias "imm_ID_EX", 11 0, v0x7fc440c366c0_0;
v0x7fc440c28d50_0 .alias "p0", 15 0, v0x7fc440c36b40_0;
v0x7fc440c28dd0_0 .var "p0_EX_DM", 15 0;
v0x7fc440c28e50_0 .var "p0_ID_EX", 15 0;
v0x7fc440c28b40_0 .alias "p1", 15 0, v0x7fc440c36f90_0;
v0x7fc440c28bc0_0 .var "p1_ID_EX", 15 0;
v0x7fc440c28c40_0 .alias "pc_ID_EX", 15 0, v0x7fc440c37090_0;
v0x7fc440c29090_0 .alias "src0", 15 0, v0x7fc440c30560_0;
v0x7fc440c29110_0 .alias "src0sel_ID_EX", 1 0, v0x7fc440c376b0_0;
v0x7fc440c29190_0 .alias "src1", 15 0, v0x7fc440c37770_0;
v0x7fc440c28ed0_0 .alias "src1sel_ID_EX", 1 0, v0x7fc440c379a0_0;
v0x7fc440c28f50_0 .alias "stall_EX_DM", 0 0, v0x7fc440c37ae0_0;
v0x7fc440c29010_0 .alias "stall_ID_EX", 0 0, v0x7fc440c37b60_0;
L_0x7fc440c36740 .functor MUXZ 16, v0x7fc440c28e50_0, v0x7fc440c1e950_0, v0x7fc440c2b220_0, C4<>;
L_0x7fc440e217a0 .functor MUXZ 16, L_0x7fc440c36740, v0x7fc440c25250_0, v0x7fc440c2b430_0, C4<>;
L_0x7fc440e209b0 .functor MUXZ 16, v0x7fc440c28bc0_0, v0x7fc440c1e950_0, v0x7fc440c2b3a0_0, C4<>;
L_0x7fc440e20a40 .functor MUXZ 16, L_0x7fc440e209b0, v0x7fc440c25250_0, v0x7fc440c2b550_0, C4<>;
L_0x7fc440e1ea40 .concat [ 2 1 0 0], v0x7fc440c2cbd0_0, C4<0>;
L_0x7fc440e18880 .cmp/eq 3, L_0x7fc440e1ea40, C4<000>;
L_0x7fc440e18910 .concat [ 2 1 0 0], v0x7fc440c2cbd0_0, C4<0>;
L_0x7fc440e16f70 .cmp/eq 3, L_0x7fc440e18910, C4<001>;
L_0x7fc440e17000 .part v0x7fc440c2c0e0_0, 8, 1;
LS_0x7fc440e0e210_0_0 .concat [ 1 1 1 1], L_0x7fc440e17000, L_0x7fc440e17000, L_0x7fc440e17000, L_0x7fc440e17000;
LS_0x7fc440e0e210_0_4 .concat [ 1 1 1 0], L_0x7fc440e17000, L_0x7fc440e17000, L_0x7fc440e17000;
L_0x7fc440e0e210 .concat [ 4 3 0 0], LS_0x7fc440e0e210_0_0, LS_0x7fc440e0e210_0_4;
L_0x7fc440e0e320 .part v0x7fc440c2c0e0_0, 0, 9;
L_0x7fc440e09c10 .concat [ 9 7 0 0], L_0x7fc440e0e320, L_0x7fc440e0e210;
L_0x7fc440e22e10 .concat [ 2 1 0 0], v0x7fc440c2cbd0_0, C4<0>;
L_0x7fc440e22ea0 .cmp/eq 3, L_0x7fc440e22e10, C4<010>;
L_0x7fc440e22f30 .part v0x7fc440c2c0e0_0, 11, 1;
L_0x7fc440e236e0 .concat [ 1 1 1 1], L_0x7fc440e22f30, L_0x7fc440e22f30, L_0x7fc440e22f30, L_0x7fc440e22f30;
L_0x7fc440e237f0 .concat [ 12 4 0 0], v0x7fc440c2c0e0_0, L_0x7fc440e236e0;
L_0x7fc440e23910 .part v0x7fc440c2c0e0_0, 3, 1;
LS_0x7fc440e23aa0_0_0 .concat [ 1 1 1 1], L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910;
LS_0x7fc440e23aa0_0_4 .concat [ 1 1 1 1], L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910;
LS_0x7fc440e23aa0_0_8 .concat [ 1 1 1 1], L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910, L_0x7fc440e23910;
L_0x7fc440e23aa0 .concat [ 4 4 4 0], LS_0x7fc440e23aa0_0_0, LS_0x7fc440e23aa0_0_4, LS_0x7fc440e23aa0_0_8;
L_0x7fc440e23880 .part v0x7fc440c2c0e0_0, 0, 4;
L_0x7fc440e23cd0 .concat [ 4 12 0 0], L_0x7fc440e23880, L_0x7fc440e23aa0;
L_0x7fc440e23e10 .functor MUXZ 16, L_0x7fc440e23cd0, L_0x7fc440e237f0, L_0x7fc440e22ea0, C4<>;
L_0x7fc440e23c30 .functor MUXZ 16, L_0x7fc440e23e10, L_0x7fc440e09c10, L_0x7fc440e16f70, C4<>;
L_0x7fc440e23d60 .functor MUXZ 16, L_0x7fc440e23c30, L_0x7fc440e217a0, L_0x7fc440e18880, C4<>;
L_0x7fc440e23f60 .concat [ 2 1 0 0], v0x7fc440c2d140_0, C4<0>;
L_0x7fc440e240c0 .cmp/eq 3, L_0x7fc440e23f60, C4<000>;
L_0x7fc440e24150 .concat [ 2 1 0 0], v0x7fc440c2d140_0, C4<0>;
L_0x7fc440e23ea0 .cmp/eq 3, L_0x7fc440e24150, C4<010>;
L_0x7fc440e24380 .part v0x7fc440c2c0e0_0, 7, 1;
LS_0x7fc440e24500_0_0 .concat [ 1 1 1 1], L_0x7fc440e24380, L_0x7fc440e24380, L_0x7fc440e24380, L_0x7fc440e24380;
LS_0x7fc440e24500_0_4 .concat [ 1 1 1 1], L_0x7fc440e24380, L_0x7fc440e24380, L_0x7fc440e24380, L_0x7fc440e24380;
L_0x7fc440e24500 .concat [ 4 4 0 0], LS_0x7fc440e24500_0_0, LS_0x7fc440e24500_0_4;
L_0x7fc440e24720 .part v0x7fc440c2c0e0_0, 0, 8;
L_0x7fc440e241e0 .concat [ 8 8 0 0], L_0x7fc440e24720, L_0x7fc440e24500;
L_0x7fc440e24410 .functor MUXZ 16, L_0x7fc440e241e0, v0x7fc440c2dc20_0, L_0x7fc440e23ea0, C4<>;
L_0x7fc440e247f0 .functor MUXZ 16, L_0x7fc440e24410, L_0x7fc440e20a40, L_0x7fc440e240c0, C4<>;
S_0x7fc440c1ea90 .scope module, "iALU" "alu" 3 114, 13 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
P_0x7fc441001208 .param/l "ADD" 10 5, C4<000>;
P_0x7fc441001230 .param/l "ADDi" 10 17, C4<0000>;
P_0x7fc441001258 .param/l "AND" 10 7, C4<010>;
P_0x7fc441001280 .param/l "ANDi" 10 20, C4<0011>;
P_0x7fc4410012a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7fc4410012d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7fc4410012f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7fc441001320 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7fc441001348 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7fc441001370 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7fc441001398 .param/l "JALi" 10 30, C4<1101>;
P_0x7fc4410013c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7fc4410013e8 .param/l "LHB" 10 12, C4<111>;
P_0x7fc441001410 .param/l "LHBi" 10 27, C4<1010>;
P_0x7fc441001438 .param/l "LLBi" 10 28, C4<1011>;
P_0x7fc441001460 .param/l "LWi" 10 25, C4<1000>;
P_0x7fc441001488 .param/l "NOR" 10 8, C4<011>;
P_0x7fc4410014b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7fc4410014d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7fc441001500 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7fc441001528 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7fc441001550 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7fc441001578 .param/l "SLL" 10 9, C4<100>;
P_0x7fc4410015a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7fc4410015c8 .param/l "SRA" 10 11, C4<110>;
P_0x7fc4410015f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7fc441001618 .param/l "SRL" 10 10, C4<101>;
P_0x7fc441001640 .param/l "SRLi" 10 23, C4<0110>;
P_0x7fc441001668 .param/l "SUB" 10 6, C4<001>;
P_0x7fc441001690 .param/l "SUBi" 10 19, C4<0010>;
P_0x7fc4410016b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7fc440e24cc0 .functor NOT 16, L_0x7fc440e23d60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc440e26250 .functor NOT 1, L_0x7fc440e26580, C4<0>, C4<0>, C4<0>;
L_0x7fc440e26820 .functor AND 1, L_0x7fc440e26250, L_0x7fc440e26650, C4<1>, C4<1>;
L_0x7fc440e25d60 .functor AND 1, L_0x7fc440e26820, L_0x7fc440e26880, C4<1>, C4<1>;
L_0x7fc440e26df0 .functor NOT 1, L_0x7fc440e26c80, C4<0>, C4<0>, C4<0>;
L_0x7fc440e26b20 .functor AND 1, L_0x7fc440e26bf0, L_0x7fc440e26df0, C4<1>, C4<1>;
L_0x7fc440e26f20 .functor NOT 1, L_0x7fc440e26e90, C4<0>, C4<0>, C4<0>;
L_0x7fc440e27000 .functor AND 1, L_0x7fc440e26b20, L_0x7fc440e26f20, C4<1>, C4<1>;
L_0x7fc440e273b0 .functor NOT 1, L_0x7fc440e26d50, C4<0>, C4<0>, C4<0>;
L_0x7fc440e27630 .functor AND 1, L_0x7fc440e273b0, L_0x7fc440e274a0, C4<1>, C4<1>;
L_0x7fc440e27790 .functor AND 1, L_0x7fc440e27630, L_0x7fc440e272c0, C4<1>, C4<1>;
L_0x7fc440e275c0 .functor NOT 1, L_0x7fc440e27b10, C4<0>, C4<0>, C4<0>;
L_0x7fc440e27a40 .functor AND 1, L_0x7fc440e27530, L_0x7fc440e275c0, C4<1>, C4<1>;
L_0x7fc440e27830 .functor NOT 1, L_0x7fc440e27d70, C4<0>, C4<0>, C4<0>;
L_0x7fc440e27e40 .functor AND 1, L_0x7fc440e27a40, L_0x7fc440e27830, C4<1>, C4<1>;
L_0x7fc440e28a00 .functor AND 1, L_0x7fc440e287a0, L_0x7fc440e28830, C4<1>, C4<1>;
L_0x7fc440e28dd0 .functor NOT 1, L_0x7fc440e28aa0, C4<0>, C4<0>, C4<0>;
L_0x7fc440e28f00 .functor AND 1, L_0x7fc440e28a00, L_0x7fc440e28dd0, C4<1>, C4<1>;
L_0x7fc440e291f0 .functor NOT 1, L_0x7fc440e28d20, C4<0>, C4<0>, C4<0>;
L_0x7fc440e29140 .functor AND 1, L_0x7fc440e291f0, L_0x7fc440e29070, C4<1>, C4<1>;
L_0x7fc440e29330 .functor AND 1, L_0x7fc440e29140, L_0x7fc440e29500, C4<1>, C4<1>;
L_0x7fc440e29c70 .functor OR 1, L_0x7fc440e28580, L_0x7fc440e28fe0, C4<0>, C4<0>;
L_0x7fc440e2acf0 .functor AND 16, L_0x7fc440e247f0, L_0x7fc440e23d60, C4<1111111111111111>, C4<1111111111111111>;
L_0x7fc440e2c3a0 .functor OR 16, L_0x7fc440e247f0, L_0x7fc440e23d60, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc440e2c400 .functor NOT 16, L_0x7fc440e2c3a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc440e2ccd0 .functor OR 1, L_0x7fc440e2cd80, L_0x7fc440e2cbc0, C4<0>, C4<0>;
v0x7fc440c1f500_0 .net *"_s0", 3 0, L_0x7fc440e24a80; 1 drivers
v0x7fc440c1f590_0 .net *"_s104", 0 0, L_0x7fc440e26d50; 1 drivers
v0x7fc440c1f620_0 .net *"_s105", 0 0, L_0x7fc440e273b0; 1 drivers
v0x7fc440c1f6c0_0 .net *"_s108", 0 0, L_0x7fc440e274a0; 1 drivers
v0x7fc440c1f750_0 .net *"_s109", 0 0, L_0x7fc440e27630; 1 drivers
v0x7fc440c1f810_0 .net *"_s112", 0 0, L_0x7fc440e272c0; 1 drivers
v0x7fc440c1f8a0_0 .net *"_s113", 0 0, L_0x7fc440e27790; 1 drivers
v0x7fc440c1f960_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x7fc440c1f9e0_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x7fc440c1fab0_0 .net *"_s12", 3 0, L_0x7fc440e24eb0; 1 drivers
v0x7fc440c1fb30_0 .net *"_s122", 0 0, L_0x7fc440e27530; 1 drivers
v0x7fc440c1fc10_0 .net *"_s124", 0 0, L_0x7fc440e27b10; 1 drivers
v0x7fc440c1fc90_0 .net *"_s125", 0 0, L_0x7fc440e275c0; 1 drivers
v0x7fc440c1fd80_0 .net *"_s127", 0 0, L_0x7fc440e27a40; 1 drivers
v0x7fc440c1fe00_0 .net *"_s130", 0 0, L_0x7fc440e27d70; 1 drivers
v0x7fc440c1ff00_0 .net *"_s131", 0 0, L_0x7fc440e27830; 1 drivers
v0x7fc440c1ff80_0 .net *"_s133", 0 0, L_0x7fc440e27e40; 1 drivers
v0x7fc440c1fe80_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x7fc440c20090_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x7fc440c201b0_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x7fc440c20230_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x7fc440c20000_0 .net *"_s145", 7 0, L_0x7fc440e27c20; 1 drivers
v0x7fc440c20360_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x7fc440c20110_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x7fc440c204a0_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x7fc440c202b0_0 .net *"_s153", 7 0, L_0x7fc440e281e0; 1 drivers
v0x7fc440c205f0_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x7fc440c203e0_0 .net *"_s162", 0 0, L_0x7fc440e287a0; 1 drivers
v0x7fc440c20750_0 .net *"_s164", 0 0, L_0x7fc440e28830; 1 drivers
v0x7fc440c20520_0 .net *"_s165", 0 0, L_0x7fc440e28a00; 1 drivers
v0x7fc440c208c0_0 .net *"_s168", 0 0, L_0x7fc440e28aa0; 1 drivers
v0x7fc440c20670_0 .net *"_s169", 0 0, L_0x7fc440e28dd0; 1 drivers
v0x7fc440c20a40_0 .net *"_s171", 0 0, L_0x7fc440e28f00; 1 drivers
v0x7fc440c20940_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x7fc440c209c0_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x7fc440c20ac0_0 .net *"_s18", 0 0, L_0x7fc440e24b90; 1 drivers
v0x7fc440c20b40_0 .net *"_s180", 0 0, L_0x7fc440e28d20; 1 drivers
v0x7fc440c20bc0_0 .net *"_s181", 0 0, L_0x7fc440e291f0; 1 drivers
v0x7fc440c20c40_0 .net *"_s184", 0 0, L_0x7fc440e28e70; 1 drivers
v0x7fc440c20cc0_0 .net *"_s186", 0 0, L_0x7fc440e29070; 1 drivers
v0x7fc440c20d40_0 .net *"_s187", 0 0, L_0x7fc440e29140; 1 drivers
v0x7fc440c20dc0_0 .net *"_s190", 0 0, L_0x7fc440e29500; 1 drivers
v0x7fc440c20e40_0 .net *"_s191", 0 0, L_0x7fc440e29330; 1 drivers
v0x7fc440c20ec0_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x7fc440c20f40_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x7fc440c20fc0_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x7fc440c21040_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x7fc440c210c0_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x7fc440c21140_0 .net *"_s203", 15 0, L_0x7fc440e297b0; 1 drivers
v0x7fc440c21350_0 .net *"_s210", 0 0, L_0x7fc440e29cd0; 1 drivers
v0x7fc440c213d0_0 .net *"_s212", 14 0, L_0x7fc440e29ac0; 1 drivers
v0x7fc440c21450_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x7fc440c211c0_0 .net *"_s215", 15 0, L_0x7fc440e29b50; 1 drivers
v0x7fc440c21240_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x7fc440c212c0_0 .net *"_s220", 0 0, L_0x7fc440e29e70; 1 drivers
v0x7fc440c216a0_0 .net *"_s222", 13 0, L_0x7fc440e29f00; 1 drivers
v0x7fc440c21720_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x7fc440c217b0_0 .net *"_s225", 15 0, L_0x7fc440e2a010; 1 drivers
v0x7fc440c214e0_0 .net *"_s230", 0 0, L_0x7fc440e2a240; 1 drivers
v0x7fc440c21570_0 .net *"_s232", 11 0, L_0x7fc440e2a350; 1 drivers
v0x7fc440c21600_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x7fc440c21840_0 .net *"_s235", 15 0, L_0x7fc440e2a420; 1 drivers
v0x7fc440c218c0_0 .net *"_s240", 0 0, L_0x7fc440e2a640; 1 drivers
v0x7fc440c21b50_0 .net *"_s242", 7 0, L_0x7fc440e2a6d0; 1 drivers
v0x7fc440c21be0_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x7fc440c21c70_0 .net *"_s245", 15 0, L_0x7fc440e29900; 1 drivers
v0x7fc440c21d00_0 .net *"_s249", 3 0, L_0x7fc440e2aa50; 1 drivers
v0x7fc440c21950_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x7fc440c219e0_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x7fc440c21a70_0 .net *"_s255", 0 0, L_0x7fc440e2ad60; 1 drivers
v0x7fc440c21fb0_0 .net *"_s258", 0 0, L_0x7fc440e2a820; 1 drivers
v0x7fc440c22030_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x7fc440c220b0_0 .net *"_s264", 0 0, L_0x7fc440e2af00; 1 drivers
v0x7fc440c21d80_0 .net *"_s266", 14 0, L_0x7fc440e2af90; 1 drivers
v0x7fc440c21e00_0 .net *"_s267", 15 0, L_0x7fc440e2b020; 1 drivers
v0x7fc440c21e90_0 .net *"_s272", 0 0, L_0x7fc440e276d0; 1 drivers
v0x7fc440c21f20_0 .net *"_s273", 1 0, L_0x7fc440e2b400; 1 drivers
v0x7fc440c223a0_0 .net *"_s276", 13 0, L_0x7fc440e2b510; 1 drivers
v0x7fc440c22430_0 .net *"_s277", 15 0, L_0x7fc440e2b5a0; 1 drivers
v0x7fc440c224c0_0 .net *"_s282", 0 0, L_0x7fc440e2ba60; 1 drivers
v0x7fc440c22550_0 .net *"_s283", 3 0, L_0x7fc440e2baf0; 1 drivers
v0x7fc440c22140_0 .net *"_s286", 11 0, L_0x7fc440e2b740; 1 drivers
v0x7fc440c221d0_0 .net *"_s287", 15 0, L_0x7fc440e2b810; 1 drivers
v0x7fc440c22260_0 .net *"_s292", 0 0, L_0x7fc440e2bc80; 1 drivers
v0x7fc440c222f0_0 .net *"_s293", 7 0, L_0x7fc440e2be10; 1 drivers
v0x7fc440c22880_0 .net *"_s296", 7 0, L_0x7fc440e2bb80; 1 drivers
v0x7fc440c22900_0 .net *"_s297", 15 0, L_0x7fc440e2c0f0; 1 drivers
v0x7fc440c22980_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x7fc440c22a10_0 .net *"_s30", 7 0, L_0x7fc440e25570; 1 drivers
v0x7fc440c225e0_0 .net *"_s301", 3 0, L_0x7fc440e2c290; 1 drivers
v0x7fc440c22670_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x7fc440c22700_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x7fc440c22790_0 .net *"_s307", 0 0, L_0x7fc440e2abe0; 1 drivers
v0x7fc440c22d80_0 .net *"_s309", 15 0, L_0x7fc440e2acf0; 1 drivers
v0x7fc440c22e00_0 .net *"_s31", 8 0, L_0x7fc440e25690; 1 drivers
v0x7fc440c22e80_0 .net *"_s311", 3 0, L_0x7fc440e2c630; 1 drivers
v0x7fc440c22f00_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x7fc440c22a90_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x7fc440c22b10_0 .net *"_s317", 0 0, L_0x7fc440e2c920; 1 drivers
v0x7fc440c22b90_0 .net *"_s319", 15 0, L_0x7fc440e2c3a0; 1 drivers
v0x7fc440c22c20_0 .net *"_s321", 15 0, L_0x7fc440e2c400; 1 drivers
v0x7fc440c22cb0_0 .net *"_s323", 3 0, L_0x7fc440e2c9f0; 1 drivers
v0x7fc440c232b0_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x7fc440c23670_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x7fc440c22f80_0 .net *"_s329", 0 0, L_0x7fc440e2c740; 1 drivers
v0x7fc440c23000_0 .net *"_s331", 3 0, L_0x7fc440e2c7d0; 1 drivers
v0x7fc440c23080_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x7fc440c23110_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x7fc440c231a0_0 .net *"_s337", 0 0, L_0x7fc440e2cd80; 1 drivers
v0x7fc440c23230_0 .net *"_s339", 3 0, L_0x7fc440e2ce90; 1 drivers
v0x7fc440c23340_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x7fc440c233d0_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x7fc440c23460_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x7fc440c234f0_0 .net *"_s345", 0 0, L_0x7fc440e2cbc0; 1 drivers
v0x7fc440c23580_0 .net *"_s347", 0 0, L_0x7fc440e2ccd0; 1 drivers
v0x7fc440c23a90_0 .net *"_s349", 3 0, L_0x7fc440e2d1f0; 1 drivers
v0x7fc440c23b10_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x7fc440c23b90_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x7fc440c23c10_0 .net *"_s355", 0 0, L_0x7fc440e2d560; 1 drivers
v0x7fc440c236f0_0 .net *"_s358", 7 0, L_0x7fc440e2cfa0; 1 drivers
v0x7fc440c23770_0 .net *"_s36", 7 0, L_0x7fc440e25880; 1 drivers
v0x7fc440c237f0_0 .net *"_s360", 7 0, L_0x7fc440e2d030; 1 drivers
v0x7fc440c23880_0 .net *"_s361", 15 0, L_0x7fc440e2d0c0; 1 drivers
v0x7fc440c23910_0 .net *"_s363", 15 0, L_0x7fc440e2d770; 1 drivers
v0x7fc440c239a0_0 .net *"_s365", 15 0, L_0x7fc440e2dbf0; 1 drivers
v0x7fc440c24080_0 .net *"_s367", 15 0, L_0x7fc440e2dd40; 1 drivers
v0x7fc440c24100_0 .net *"_s369", 15 0, L_0x7fc440e2de90; 1 drivers
v0x7fc440c23c90_0 .net *"_s37", 8 0, L_0x7fc440e25200; 1 drivers
v0x7fc440c23d10_0 .net *"_s371", 15 0, L_0x7fc440e2dfe0; 1 drivers
v0x7fc440c23d90_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x7fc440c23e10_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x7fc440c23e90_0 .net *"_s41", 8 0, L_0x7fc440e25a30; 1 drivers
v0x7fc440c23f20_0 .net *"_s43", 8 0, L_0x7fc440e25bd0; 1 drivers
v0x7fc440c23fb0_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x7fc440c24180_0 .net *"_s47", 8 0, L_0x7fc440e25dd0; 1 drivers
v0x7fc440c24200_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x7fc440c24280_0 .net *"_s54", 7 0, L_0x7fc440e25fd0; 1 drivers
v0x7fc440c24300_0 .net *"_s56", 7 0, L_0x7fc440e260f0; 1 drivers
v0x7fc440c24380_0 .net *"_s57", 7 0, L_0x7fc440e26180; 1 drivers
v0x7fc440c24410_0 .net *"_s59", 7 0, L_0x7fc440e26060; 1 drivers
v0x7fc440c244a0_0 .net *"_s6", 0 0, L_0x7fc440e23ff0; 1 drivers
v0x7fc440c24580_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x7fc440c24600_0 .net *"_s66", 0 0, L_0x7fc440e26580; 1 drivers
v0x7fc440c24680_0 .net *"_s67", 0 0, L_0x7fc440e26250; 1 drivers
v0x7fc440c24700_0 .net *"_s70", 0 0, L_0x7fc440e26650; 1 drivers
v0x7fc440c24780_0 .net *"_s71", 0 0, L_0x7fc440e26820; 1 drivers
v0x7fc440c24800_0 .net *"_s74", 0 0, L_0x7fc440e26880; 1 drivers
v0x7fc440c24890_0 .net *"_s75", 0 0, L_0x7fc440e25d60; 1 drivers
v0x7fc440c24920_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x7fc440c249b0_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x7fc440c24a40_0 .net *"_s8", 15 0, L_0x7fc440e24cc0; 1 drivers
v0x7fc440c24ad0_0 .net *"_s84", 0 0, L_0x7fc440e26bf0; 1 drivers
v0x7fc440c24b60_0 .net *"_s86", 0 0, L_0x7fc440e26c80; 1 drivers
v0x7fc440c24bf0_0 .net *"_s87", 0 0, L_0x7fc440e26df0; 1 drivers
v0x7fc440c24c80_0 .net *"_s89", 0 0, L_0x7fc440e26b20; 1 drivers
v0x7fc440c24d10_0 .net *"_s92", 0 0, L_0x7fc440e26e90; 1 drivers
v0x7fc440c24da0_0 .net *"_s93", 0 0, L_0x7fc440e26f20; 1 drivers
v0x7fc440c24e30_0 .net *"_s95", 0 0, L_0x7fc440e27000; 1 drivers
v0x7fc440c24ec0_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x7fc440c24f50_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x7fc440c24fe0_0 .net "cin", 0 0, L_0x7fc440e25040; 1 drivers
v0x7fc440c25070_0 .net "cin_real_right_to_left", 0 0, L_0x7fc440e25f00; 1 drivers
v0x7fc440c25100_0 .net "cin_right_to_left", 0 0, L_0x7fc440e253d0; 1 drivers
v0x7fc440c25190_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c207d0_0 .alias "dst", 15 0, v0x7fc440c36410_0;
v0x7fc440c25250_0 .var "dst_EX_DM", 15 0;
v0x7fc440c252d0_0 .alias "func", 2 0, v0x7fc440c35930_0;
v0x7fc440c25350_0 .net "left_sat_neg", 0 0, L_0x7fc440e26390; 1 drivers
v0x7fc440c253d0_0 .net "left_sat_pos", 0 0, L_0x7fc440e26a10; 1 drivers
v0x7fc440c25450_0 .net "left_sum", 7 0, L_0x7fc440e26490; 1 drivers
v0x7fc440c254d0_0 .net "left_sum_sat", 7 0, L_0x7fc440e283e0; 1 drivers
v0x7fc440c25550_0 .alias "neg", 0 0, v0x7fc440c369b0_0;
v0x7fc440c255d0_0 .alias "ov", 0 0, v0x7fc440c36c60_0;
v0x7fc440c25670_0 .alias "padd", 0 0, v0x7fc440c36ce0_0;
v0x7fc440c256f0_0 .net "right_sat_neg", 0 0, L_0x7fc440e27160; 1 drivers
v0x7fc440c25770_0 .net "right_sat_pos", 0 0, L_0x7fc440e278d0; 1 drivers
v0x7fc440c25800_0 .net "right_sum", 7 0, L_0x7fc440e254a0; 1 drivers
v0x7fc440c25890_0 .net "right_sum_sat", 7 0, L_0x7fc440e28710; 1 drivers
v0x7fc440c25920_0 .net "sat_neg", 0 0, L_0x7fc440e28fe0; 1 drivers
v0x7fc440c259b0_0 .net "sat_pos", 0 0, L_0x7fc440e28580; 1 drivers
v0x7fc440c25a40_0 .net "shamt", 3 0, L_0x7fc440e2e4a0; 1 drivers
v0x7fc440c25ad0_0 .net "shft_in", 0 0, L_0x7fc440e2adf0; 1 drivers
v0x7fc440c25b60_0 .net "shft_l", 15 0, L_0x7fc440e29a10; 1 drivers
v0x7fc440c25bf0_0 .net "shft_l1", 15 0, L_0x7fc440e29d60; 1 drivers
v0x7fc440c25c80_0 .net "shft_l2", 15 0, L_0x7fc440e2a130; 1 drivers
v0x7fc440c25d10_0 .net "shft_l4", 15 0, L_0x7fc440e2a530; 1 drivers
v0x7fc440c25da0_0 .net "shft_r", 15 0, L_0x7fc440e2c180; 1 drivers
v0x7fc440c25e30_0 .net "shft_r1", 15 0, L_0x7fc440e2b130; 1 drivers
v0x7fc440c25ec0_0 .net "shft_r2", 15 0, L_0x7fc440e2b6b0; 1 drivers
v0x7fc440c25f50_0 .net "shft_r4", 15 0, L_0x7fc440e2b8a0; 1 drivers
v0x7fc440c25fe0_0 .alias "src0", 15 0, v0x7fc440c30560_0;
v0x7fc440c26070_0 .net "src0_2s_cmp", 15 0, L_0x7fc440e24da0; 1 drivers
v0x7fc440c26100_0 .alias "src1", 15 0, v0x7fc440c37770_0;
v0x7fc440c26190_0 .alias "stall_EX_DM", 0 0, v0x7fc440c37ae0_0;
v0x7fc440c26230_0 .net "sum", 15 0, L_0x7fc440e28970; 1 drivers
v0x7fc440c262b0_0 .net "sum_padd", 15 0, L_0x7fc440e284f0; 1 drivers
v0x7fc440c26340_0 .net "sum_sat", 15 0, L_0x7fc440e29590; 1 drivers
v0x7fc440c263d0_0 .alias "zr", 0 0, v0x7fc440c37d60_0;
L_0x7fc440e24a80 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e23ff0 .cmp/eq 4, L_0x7fc440e24a80, C4<0001>;
L_0x7fc440e24da0 .functor MUXZ 16, L_0x7fc440e23d60, L_0x7fc440e24cc0, L_0x7fc440e23ff0, C4<>;
L_0x7fc440e24eb0 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e24b90 .cmp/eq 4, L_0x7fc440e24eb0, C4<0001>;
L_0x7fc440e25040 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e24b90, C4<>;
L_0x7fc440e253d0 .part L_0x7fc440e25dd0, 8, 1;
L_0x7fc440e254a0 .part L_0x7fc440e25dd0, 0, 8;
L_0x7fc440e25570 .part L_0x7fc440e24da0, 0, 8;
L_0x7fc440e25690 .concat [ 8 1 0 0], L_0x7fc440e25570, C4<0>;
L_0x7fc440e25880 .part L_0x7fc440e247f0, 0, 8;
L_0x7fc440e25200 .concat [ 8 1 0 0], L_0x7fc440e25880, C4<0>;
L_0x7fc440e25a30 .arith/sum 9, L_0x7fc440e25690, L_0x7fc440e25200;
L_0x7fc440e25bd0 .concat [ 1 8 0 0], L_0x7fc440e25040, C4<00000000>;
L_0x7fc440e25dd0 .arith/sum 9, L_0x7fc440e25a30, L_0x7fc440e25bd0;
L_0x7fc440e25f00 .functor MUXZ 1, L_0x7fc440e253d0, C4<0>, v0x7fc440c2c5f0_0, C4<>;
L_0x7fc440e25fd0 .part L_0x7fc440e24da0, 8, 8;
L_0x7fc440e260f0 .part L_0x7fc440e247f0, 8, 8;
L_0x7fc440e26180 .arith/sum 8, L_0x7fc440e25fd0, L_0x7fc440e260f0;
L_0x7fc440e26060 .concat [ 1 7 0 0], L_0x7fc440e25f00, C4<0000000>;
L_0x7fc440e26490 .arith/sum 8, L_0x7fc440e26180, L_0x7fc440e26060;
L_0x7fc440e26580 .part L_0x7fc440e26490, 7, 1;
L_0x7fc440e26650 .part L_0x7fc440e24da0, 15, 1;
L_0x7fc440e26880 .part L_0x7fc440e247f0, 15, 1;
L_0x7fc440e26390 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e25d60, C4<>;
L_0x7fc440e26bf0 .part L_0x7fc440e26490, 7, 1;
L_0x7fc440e26c80 .part L_0x7fc440e24da0, 15, 1;
L_0x7fc440e26e90 .part L_0x7fc440e247f0, 15, 1;
L_0x7fc440e26a10 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e27000, C4<>;
L_0x7fc440e26d50 .part L_0x7fc440e254a0, 7, 1;
L_0x7fc440e274a0 .part L_0x7fc440e24da0, 7, 1;
L_0x7fc440e272c0 .part L_0x7fc440e247f0, 7, 1;
L_0x7fc440e27160 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e27790, C4<>;
L_0x7fc440e27530 .part L_0x7fc440e254a0, 7, 1;
L_0x7fc440e27b10 .part L_0x7fc440e24da0, 7, 1;
L_0x7fc440e27d70 .part L_0x7fc440e247f0, 7, 1;
L_0x7fc440e278d0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e27e40, C4<>;
L_0x7fc440e27c20 .functor MUXZ 8, L_0x7fc440e26490, C4<10000000>, L_0x7fc440e26390, C4<>;
L_0x7fc440e283e0 .functor MUXZ 8, L_0x7fc440e27c20, C4<01111111>, L_0x7fc440e26a10, C4<>;
L_0x7fc440e281e0 .functor MUXZ 8, L_0x7fc440e254a0, C4<10000000>, L_0x7fc440e27160, C4<>;
L_0x7fc440e28710 .functor MUXZ 8, L_0x7fc440e281e0, C4<01111111>, L_0x7fc440e278d0, C4<>;
L_0x7fc440e284f0 .concat [ 8 8 0 0], L_0x7fc440e28710, L_0x7fc440e283e0;
L_0x7fc440e28970 .concat [ 8 8 0 0], L_0x7fc440e254a0, L_0x7fc440e26490;
L_0x7fc440e287a0 .part L_0x7fc440e247f0, 15, 1;
L_0x7fc440e28830 .part L_0x7fc440e24da0, 15, 1;
L_0x7fc440e28aa0 .part L_0x7fc440e28970, 15, 1;
L_0x7fc440e28fe0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e28f00, C4<>;
L_0x7fc440e28d20 .part L_0x7fc440e247f0, 15, 1;
L_0x7fc440e28e70 .part L_0x7fc440e24da0, 15, 1;
L_0x7fc440e29070 .reduce/nor L_0x7fc440e28e70;
L_0x7fc440e29500 .part L_0x7fc440e28970, 15, 1;
L_0x7fc440e28580 .functor MUXZ 1, C4<0>, C4<1>, L_0x7fc440e29330, C4<>;
L_0x7fc440e297b0 .functor MUXZ 16, L_0x7fc440e28970, C4<1000000000000000>, L_0x7fc440e28fe0, C4<>;
L_0x7fc440e29590 .functor MUXZ 16, L_0x7fc440e297b0, C4<0111111111111111>, L_0x7fc440e28580, C4<>;
L_0x7fc440e29cd0 .part L_0x7fc440e2e4a0, 0, 1;
L_0x7fc440e29ac0 .part L_0x7fc440e247f0, 0, 15;
L_0x7fc440e29b50 .concat [ 1 15 0 0], C4<0>, L_0x7fc440e29ac0;
L_0x7fc440e29d60 .functor MUXZ 16, L_0x7fc440e247f0, L_0x7fc440e29b50, L_0x7fc440e29cd0, C4<>;
L_0x7fc440e29e70 .part L_0x7fc440e2e4a0, 1, 1;
L_0x7fc440e29f00 .part L_0x7fc440e29d60, 0, 14;
L_0x7fc440e2a010 .concat [ 2 14 0 0], C4<00>, L_0x7fc440e29f00;
L_0x7fc440e2a130 .functor MUXZ 16, L_0x7fc440e29d60, L_0x7fc440e2a010, L_0x7fc440e29e70, C4<>;
L_0x7fc440e2a240 .part L_0x7fc440e2e4a0, 2, 1;
L_0x7fc440e2a350 .part L_0x7fc440e2a130, 0, 12;
L_0x7fc440e2a420 .concat [ 4 12 0 0], C4<0000>, L_0x7fc440e2a350;
L_0x7fc440e2a530 .functor MUXZ 16, L_0x7fc440e2a130, L_0x7fc440e2a420, L_0x7fc440e2a240, C4<>;
L_0x7fc440e2a640 .part L_0x7fc440e2e4a0, 3, 1;
L_0x7fc440e2a6d0 .part L_0x7fc440e2a530, 0, 8;
L_0x7fc440e29900 .concat [ 8 8 0 0], C4<00000000>, L_0x7fc440e2a6d0;
L_0x7fc440e29a10 .functor MUXZ 16, L_0x7fc440e2a530, L_0x7fc440e29900, L_0x7fc440e2a640, C4<>;
L_0x7fc440e2aa50 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2ad60 .cmp/eq 4, L_0x7fc440e2aa50, C4<0110>;
L_0x7fc440e2a820 .part L_0x7fc440e247f0, 15, 1;
L_0x7fc440e2adf0 .functor MUXZ 1, C4<0>, L_0x7fc440e2a820, L_0x7fc440e2ad60, C4<>;
L_0x7fc440e2af00 .part L_0x7fc440e2e4a0, 0, 1;
L_0x7fc440e2af90 .part L_0x7fc440e247f0, 1, 15;
L_0x7fc440e2b020 .concat [ 15 1 0 0], L_0x7fc440e2af90, L_0x7fc440e2adf0;
L_0x7fc440e2b130 .functor MUXZ 16, L_0x7fc440e247f0, L_0x7fc440e2b020, L_0x7fc440e2af00, C4<>;
L_0x7fc440e276d0 .part L_0x7fc440e2e4a0, 1, 1;
L_0x7fc440e2b400 .concat [ 1 1 0 0], L_0x7fc440e2adf0, L_0x7fc440e2adf0;
L_0x7fc440e2b510 .part L_0x7fc440e2b130, 2, 14;
L_0x7fc440e2b5a0 .concat [ 14 2 0 0], L_0x7fc440e2b510, L_0x7fc440e2b400;
L_0x7fc440e2b6b0 .functor MUXZ 16, L_0x7fc440e2b130, L_0x7fc440e2b5a0, L_0x7fc440e276d0, C4<>;
L_0x7fc440e2ba60 .part L_0x7fc440e2e4a0, 2, 1;
L_0x7fc440e2baf0 .concat [ 1 1 1 1], L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0;
L_0x7fc440e2b740 .part L_0x7fc440e2b6b0, 4, 12;
L_0x7fc440e2b810 .concat [ 12 4 0 0], L_0x7fc440e2b740, L_0x7fc440e2baf0;
L_0x7fc440e2b8a0 .functor MUXZ 16, L_0x7fc440e2b6b0, L_0x7fc440e2b810, L_0x7fc440e2ba60, C4<>;
L_0x7fc440e2bc80 .part L_0x7fc440e2e4a0, 3, 1;
LS_0x7fc440e2be10_0_0 .concat [ 1 1 1 1], L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0;
LS_0x7fc440e2be10_0_4 .concat [ 1 1 1 1], L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0, L_0x7fc440e2adf0;
L_0x7fc440e2be10 .concat [ 4 4 0 0], LS_0x7fc440e2be10_0_0, LS_0x7fc440e2be10_0_4;
L_0x7fc440e2bb80 .part L_0x7fc440e2b8a0, 8, 8;
L_0x7fc440e2c0f0 .concat [ 8 8 0 0], L_0x7fc440e2bb80, L_0x7fc440e2be10;
L_0x7fc440e2c180 .functor MUXZ 16, L_0x7fc440e2b8a0, L_0x7fc440e2c0f0, L_0x7fc440e2bc80, C4<>;
L_0x7fc440e2c290 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2abe0 .cmp/eq 4, L_0x7fc440e2c290, C4<0010>;
L_0x7fc440e2c630 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2c920 .cmp/eq 4, L_0x7fc440e2c630, C4<0011>;
L_0x7fc440e2c9f0 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2c740 .cmp/eq 4, L_0x7fc440e2c9f0, C4<0100>;
L_0x7fc440e2c7d0 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2cd80 .cmp/eq 4, L_0x7fc440e2c7d0, C4<0101>;
L_0x7fc440e2ce90 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2cbc0 .cmp/eq 4, L_0x7fc440e2ce90, C4<0110>;
L_0x7fc440e2d1f0 .concat [ 3 1 0 0], v0x7fc440c2b1a0_0, C4<0>;
L_0x7fc440e2d560 .cmp/eq 4, L_0x7fc440e2d1f0, C4<0111>;
L_0x7fc440e2cfa0 .part L_0x7fc440e247f0, 0, 8;
L_0x7fc440e2d030 .part L_0x7fc440e23d60, 0, 8;
L_0x7fc440e2d0c0 .concat [ 8 8 0 0], L_0x7fc440e2d030, L_0x7fc440e2cfa0;
L_0x7fc440e2d770 .functor MUXZ 16, L_0x7fc440e29590, L_0x7fc440e2d0c0, L_0x7fc440e2d560, C4<>;
L_0x7fc440e2dbf0 .functor MUXZ 16, L_0x7fc440e2d770, L_0x7fc440e2c180, L_0x7fc440e2ccd0, C4<>;
L_0x7fc440e2dd40 .functor MUXZ 16, L_0x7fc440e2dbf0, L_0x7fc440e29a10, L_0x7fc440e2c740, C4<>;
L_0x7fc440e2de90 .functor MUXZ 16, L_0x7fc440e2dd40, L_0x7fc440e2c400, L_0x7fc440e2c920, C4<>;
L_0x7fc440e2dfe0 .functor MUXZ 16, L_0x7fc440e2de90, L_0x7fc440e2acf0, L_0x7fc440e2abe0, C4<>;
L_0x7fc440e2d8c0 .functor MUXZ 16, L_0x7fc440e2dfe0, L_0x7fc440e284f0, v0x7fc440c2c5f0_0, C4<>;
L_0x7fc440e2da50 .reduce/nor L_0x7fc440e2d8c0;
L_0x7fc440e2e410 .part L_0x7fc440e2d8c0, 15, 1;
S_0x7fc440c1e5f0 .scope module, "iDSTMUX" "dst_mux" 3 122, 14 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
v0x7fc440c1e3e0_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c1e6d0_0 .alias "dm_rd_data_EX_DM", 15 0, v0x7fc440c36060_0;
v0x7fc440c1e750_0 .alias "dm_re_EX_DM", 0 0, v0x7fc440c36190_0;
v0x7fc440c1e7d0_0 .alias "dst_EX_DM", 15 0, v0x7fc440c36390_0;
v0x7fc440c1e850_0 .alias "jmp_imm_EX_DM", 0 0, v0x7fc440c36930_0;
v0x7fc440c1e8d0_0 .alias "pc_EX_DM", 15 0, v0x7fc440c36f10_0;
v0x7fc440c1e950_0 .var "rf_w_data_DM_WB", 15 0;
v0x7fc440c1ea10_0 .alias "stall_DM_WB", 0 0, v0x7fc440c37a20_0;
E_0x7fc440c1dfe0 .event posedge, v0x7fc440c1dbb0_0;
S_0x7fc440e20ba0 .scope module, "iBRL" "br_bool" 3 129, 15 1, S_0x7fc440e1a1f0;
 .timescale 0 0;
v0x7fc440e0a6d0_0 .alias "br_instr_ID_EX", 0 0, v0x7fc440c359b0_0;
v0x7fc440c1db20_0 .alias "cc_ID_EX", 2 0, v0x7fc440c35cf0_0;
v0x7fc440c1dbb0_0 .alias "clk", 0 0, v0x7fc440c35db0_0;
v0x7fc440c1dc40_0 .alias "clk_nv_ID_EX", 0 0, v0x7fc440c35e80_0;
v0x7fc440c1dcd0_0 .alias "clk_z_ID_EX", 0 0, v0x7fc440c35f00_0;
v0x7fc440c1dd90_0 .var "flow_change_ID_EX", 0 0;
v0x7fc440c1de20_0 .alias "jmp_imm_ID_EX", 0 0, v0x7fc440c36870_0;
v0x7fc440c1deb0_0 .alias "jmp_reg_ID_EX", 0 0, v0x7fc440c36ac0_0;
v0x7fc440c1df40_0 .alias "neg", 0 0, v0x7fc440c369b0_0;
v0x7fc440c1e010_0 .var "neg_EX_DM", 0 0;
v0x7fc440c1e090_0 .alias "ov", 0 0, v0x7fc440c36c60_0;
v0x7fc440c1e170_0 .var "ov_EX_DM", 0 0;
v0x7fc440c1e1f0_0 .alias "rst_n", 0 0, v0x7fc440c375f0_0;
v0x7fc440c1e2e0_0 .alias "stall_EX_DM", 0 0, v0x7fc440c37ae0_0;
v0x7fc440c1e360_0 .alias "stall_ID_EX", 0 0, v0x7fc440c37b60_0;
v0x7fc440c1e460_0 .alias "zr", 0 0, v0x7fc440c37d60_0;
v0x7fc440c1e4e0_0 .var "zr_EX_DM", 0 0;
E_0x7fc440e1a2d0/0 .event edge, v0x7fc440c1de20_0, v0x7fc440c1deb0_0, v0x7fc440c1e010_0, v0x7fc440c1e170_0;
E_0x7fc440e1a2d0/1 .event edge, v0x7fc440c1e4e0_0, v0x7fc440c1db20_0, v0x7fc440e0a6d0_0;
E_0x7fc440e1a2d0 .event/or E_0x7fc440e1a2d0/0, E_0x7fc440e1a2d0/1;
E_0x7fc440e1b180/0 .event negedge, v0x7fc440c1e1f0_0;
E_0x7fc440e1b180/1 .event posedge, v0x7fc440c1dbb0_0;
E_0x7fc440e1b180 .event/or E_0x7fc440e1b180/0, E_0x7fc440e1b180/1;
    .scope S_0x7fc440c321c0;
T_0 ;
    %wait E_0x7fc440c322e0;
    %load/v 8, v0x7fc440c33c10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c33c90_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc440c321c0;
T_1 ;
    %wait E_0x7fc440c310c0;
    %load/v 8, v0x7fc440c33a10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x7fc440c33d10_0, 0, 6;
T_1.2 ;
    %load/v 8, v0x7fc440c33d10_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7fc440c33d10_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c335c0, 8, 75;
t_0 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7fc440c33d10_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c33790, 83, 75;
t_1 ;
    %ix/getv 0, v0x7fc440c33d10_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x7fc440c32310_0, 0, 1;
t_2 ;
    %load/v 158, v0x7fc440c33d10_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7fc440c33d10_0, 158, 6;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fc440c333f0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fc440c33640_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x7fc440c32310_0, 1;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 1;
T_1.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 5 44 "$display", "LRU = low, writing";
    %load/v 8, v0x7fc440c336c0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 83, v0x7fc440c33060_0, 9;
    %jmp T_1.11;
T_1.10 ;
    %mov 83, 2, 9;
T_1.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fc440c33b90_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c33790, 8, 75;
t_3 ;
    %load/v 8, v0x7fc440c33b10_0, 1;
    %jmp/0xz  T_1.12, 8;
    %load/v 8, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_4, 4;
    %set/x0 v0x7fc440c32310_0, 1, 1;
t_4 ;
T_1.12 ;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 5 49 "$display", "LRU = high, writing";
    %load/v 8, v0x7fc440c336c0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 83, v0x7fc440c33060_0, 9;
    %jmp T_1.15;
T_1.14 ;
    %mov 83, 2, 9;
T_1.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fc440c33b90_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c335c0, 8, 75;
t_5 ;
    %load/v 8, v0x7fc440c33b10_0, 1;
    %jmp/0xz  T_1.16, 8;
    %load/v 8, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_6, 4;
    %set/x0 v0x7fc440c32310_0, 0, 1;
t_6 ;
T_1.16 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc440c321c0;
T_2 ;
    %wait E_0x7fc440c31090;
    %load/v 8, v0x7fc440c333f0_0, 1;
    %load/v 9, v0x7fc440c33910_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 83, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fc440c335c0, 75;
    %set/v v0x7fc440c33990_0, 8, 75;
    %load/v 83, v0x7fc440c33060_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fc440c33790, 75;
    %set/v v0x7fc440c33810_0, 8, 75;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc440c321c0;
T_3 ;
    %wait E_0x7fc440c31b50;
    %load/v 8, v0x7fc440c33470_0, 1;
    %load/v 9, v0x7fc440c33330_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fc440c33540_0, 8, 1;
    %vpi_call 5 72 "$display", "hit1=%b, hit0=%b", v0x7fc440c33470_0, v0x7fc440c33330_0;
    %load/v 8, v0x7fc440c33470_0, 1;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 5 74 "$display", "Accessing high";
    %load/v 8, v0x7fc440c33990_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fc440c33890_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x7fc440c33990_0, 9;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 9;
T_3.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fc440c33a90_0, 8, 9;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7fc440c33330_0, 1;
    %jmp/0xz  T_3.4, 8;
    %vpi_call 5 78 "$display", "Accessing low";
    %load/v 8, v0x7fc440c33810_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fc440c33890_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x7fc440c33810_0, 9;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 9;
T_3.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fc440c33a90_0, 8, 9;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc440c30660;
T_4 ;
    %wait E_0x7fc440c30510;
    %load/v 8, v0x7fc440c31f40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c31fc0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc440c30660;
T_5 ;
    %wait E_0x7fc440c30390;
    %load/v 8, v0x7fc440c31ad0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x7fc440c32140_0, 0, 6;
T_5.2 ;
    %load/v 8, v0x7fc440c32140_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_5.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7fc440c32140_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c31920, 8, 75;
t_7 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7fc440c32140_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c31bc0, 83, 75;
t_8 ;
    %ix/getv 0, v0x7fc440c32140_0;
    %jmp/1 t_9, 4;
    %set/x0 v0x7fc440c308f0_0, 0, 1;
t_9 ;
    %load/v 158, v0x7fc440c32140_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7fc440c32140_0, 158, 6;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7fc440c31820_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fc440c32040_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x7fc440c308f0_0, 1;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 1;
T_5.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %vpi_call 5 44 "$display", "LRU = low, writing";
    %load/v 8, v0x7fc440c320c0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.10, 4;
    %load/x1p 83, v0x7fc440c31490_0, 9;
    %jmp T_5.11;
T_5.10 ;
    %mov 83, 2, 9;
T_5.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fc440c31ec0_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c31bc0, 8, 75;
t_10 ;
    %load/v 8, v0x7fc440c31e40_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_11, 4;
    %set/x0 v0x7fc440c308f0_0, 1, 1;
t_11 ;
T_5.12 ;
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 5 49 "$display", "LRU = high, writing";
    %load/v 8, v0x7fc440c320c0_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %load/x1p 83, v0x7fc440c31490_0, 9;
    %jmp T_5.15;
T_5.14 ;
    %mov 83, 2, 9;
T_5.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7fc440c31ec0_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fc440c31920, 8, 75;
t_12 ;
    %load/v 8, v0x7fc440c31e40_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_13, 4;
    %set/x0 v0x7fc440c308f0_0, 0, 1;
t_13 ;
T_5.16 ;
T_5.9 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc440c30660;
T_6 ;
    %wait E_0x7fc440c2fa50;
    %load/v 8, v0x7fc440c31820_0, 1;
    %load/v 9, v0x7fc440c31d40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 83, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fc440c31920, 75;
    %set/v v0x7fc440c319a0_0, 8, 75;
    %load/v 83, v0x7fc440c31490_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7fc440c31bc0, 75;
    %set/v v0x7fc440c31c40_0, 8, 75;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc440c30660;
T_7 ;
    %wait E_0x7fc440c2d7b0;
    %load/v 8, v0x7fc440c31a50_0, 1;
    %load/v 9, v0x7fc440c318a0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fc440c31760_0, 8, 1;
    %vpi_call 5 72 "$display", "hit1=%b, hit0=%b", v0x7fc440c31a50_0, v0x7fc440c318a0_0;
    %load/v 8, v0x7fc440c31a50_0, 1;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 5 74 "$display", "Accessing high";
    %load/v 8, v0x7fc440c319a0_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fc440c31cc0_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 8, v0x7fc440c319a0_0, 9;
    %jmp T_7.3;
T_7.2 ;
    %mov 8, 2, 9;
T_7.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fc440c31dc0_0, 8, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x7fc440c318a0_0, 1;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 5 78 "$display", "Accessing low";
    %load/v 8, v0x7fc440c31c40_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7fc440c31cc0_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x7fc440c31c40_0, 9;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 9;
T_7.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7fc440c31dc0_0, 8, 9;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc440c2ee00;
T_8 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c30310_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fc440c305e0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x7fc440c301c0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fc440c305e0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc440c2ee00;
T_9 ;
    %wait E_0x7fc440c2f110;
    %set/v v0x7fc440c2fca0_0, 0, 1;
    %load/v 8, v0x7fc440c2fb20_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7fc440c2fba0_0, 8, 2;
    %set/v v0x7fc440c2fed0_0, 0, 1;
    %load/v 8, v0x7fc440c2fe30_0, 64;
    %set/v v0x7fc440c2ff50_0, 8, 64;
    %set/v v0x7fc440c30070_0, 0, 1;
    %set/v v0x7fc440c30140_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x7fc440c2fb20_0, 14;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 14;
T_9.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7fc440c2fd20_0, 8, 14;
    %load/v 8, v0x7fc440c2f5c0_0, 64;
    %set/v v0x7fc440c30290_0, 8, 64;
    %set/v v0x7fc440c2f470_0, 0, 1;
    %set/v v0x7fc440c2f9b0_0, 0, 1;
    %set/v v0x7fc440c2f700_0, 0, 1;
    %load/v 8, v0x7fc440c2f5c0_0, 64;
    %set/v v0x7fc440c2faa0_0, 8, 64;
    %load/v 8, v0x7fc440c29680_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7fc440c2f7d0_0, 8, 2;
    %set/v v0x7fc440c2f680_0, 0, 1;
    %set/v v0x7fc440c2f1b0_0, 0, 1;
    %set/v v0x7fc440c2f930_0, 0, 1;
    %set/v v0x7fc440c301c0_0, 0, 3;
    %load/v 8, v0x7fc440c305e0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_9.8, 6;
    %jmp T_9.10;
T_9.2 ;
    %set/v v0x7fc440c2f1b0_0, 1, 1;
    %set/v v0x7fc440c2f700_0, 1, 1;
    %load/v 8, v0x7fc440c30760_0, 1;
    %jmp/0xz  T_9.11, 8;
    %load/v 8, v0x7fc440c2f530_0, 1;
    %jmp/0  T_9.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.15, 8;
T_9.13 ; End of true expr.
    %load/v 12, v0x7fc440c2f3f0_0, 1;
    %jmp/0  T_9.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.18, 12;
T_9.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.18;
T_9.17 ;
    %mov 13, 16, 3; Return false value
T_9.18 ;
    %jmp/0  T_9.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.15;
T_9.14 ;
    %mov 9, 13, 3; Return false value
T_9.15 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
    %jmp T_9.12;
T_9.11 ;
    %load/v 8, v0x7fc440c303f0_0, 1;
    %jmp/0xz  T_9.19, 8;
    %load/v 8, v0x7fc440c2f530_0, 1;
    %jmp/0  T_9.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_9.23, 8;
T_9.21 ; End of true expr.
    %load/v 12, v0x7fc440c2f3f0_0, 1;
    %jmp/0  T_9.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.26, 12;
T_9.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.26;
T_9.25 ;
    %mov 13, 16, 3; Return false value
T_9.26 ;
    %jmp/0  T_9.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.23;
T_9.22 ;
    %mov 9, 13, 3; Return false value
T_9.23 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
    %jmp T_9.20;
T_9.19 ;
    %load/v 8, v0x7fc440c2fc20_0, 1;
    %jmp/0  T_9.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.29, 8;
T_9.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.29;
T_9.28 ;
    %mov 9, 12, 3; Return false value
T_9.29 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
T_9.20 ;
T_9.12 ;
    %jmp T_9.10;
T_9.3 ;
    %set/v v0x7fc440c2f9b0_0, 1, 1;
    %set/v v0x7fc440c2f470_0, 1, 1;
    %set/v v0x7fc440c2f930_0, 1, 1;
    %load/v 8, v0x7fc440c29680_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.33, 6;
    %jmp T_9.35;
T_9.30 ;
    %load/v 8, v0x7fc440c30470_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fc440c2faa0_0, 8, 16;
    %jmp T_9.35;
T_9.31 ;
    %load/v 8, v0x7fc440c30470_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x7fc440c2faa0_0, 8, 16;
    %jmp T_9.35;
T_9.32 ;
    %load/v 8, v0x7fc440c30470_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x7fc440c2faa0_0, 8, 16;
    %jmp T_9.35;
T_9.33 ;
    %load/v 8, v0x7fc440c30470_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x7fc440c2faa0_0, 8, 16;
    %jmp T_9.35;
T_9.35 ;
    %set/v v0x7fc440c2f680_0, 1, 1;
    %load/v 8, v0x7fc440c2fc20_0, 1;
    %jmp/0  T_9.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.38, 8;
T_9.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.38;
T_9.37 ;
    %mov 9, 12, 3; Return false value
T_9.38 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
    %jmp T_9.10;
T_9.4 ;
    %set/v v0x7fc440c30070_0, 1, 1;
    %set/v v0x7fc440c2f700_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.39, 4;
    %load/x1p 23, v0x7fc440c29680_0, 6;
    %jmp T_9.40;
T_9.39 ;
    %mov 23, 2, 6;
T_9.40 ;
    %mov 8, 23, 6; Move signal select into place
    %load/v 14, v0x7fc440c2f850_0, 9;
    %set/v v0x7fc440c2fd20_0, 8, 14;
    %load/v 8, v0x7fc440c2ffd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.41, 8;
    %movi 8, 2, 3;
    %set/v v0x7fc440c301c0_0, 8, 3;
    %jmp T_9.42;
T_9.41 ;
    %movi 8, 3, 3;
    %set/v v0x7fc440c301c0_0, 8, 3;
T_9.42 ;
    %jmp T_9.10;
T_9.5 ;
    %set/v v0x7fc440c30140_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.43, 4;
    %load/x1p 8, v0x7fc440c29680_0, 14;
    %jmp T_9.44;
T_9.43 ;
    %mov 8, 2, 14;
T_9.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7fc440c2fd20_0, 8, 14;
    %load/v 8, v0x7fc440c2fe30_0, 64;
    %set/v v0x7fc440c2faa0_0, 8, 64;
    %load/v 8, v0x7fc440c2ffd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.45, 8;
    %movi 8, 3, 3;
    %set/v v0x7fc440c301c0_0, 8, 3;
    %jmp T_9.46;
T_9.45 ;
    %set/v v0x7fc440c2f9b0_0, 1, 1;
    %load/v 8, v0x7fc440c30760_0, 1;
    %jmp/0  T_9.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.49, 8;
T_9.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_9.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.49;
T_9.48 ;
    %mov 9, 12, 3; Return false value
T_9.49 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
T_9.46 ;
    %jmp T_9.10;
T_9.6 ;
    %set/v v0x7fc440c2f700_0, 1, 1;
    %set/v v0x7fc440c2f680_0, 1, 1;
    %load/v 8, v0x7fc440c2fc20_0, 1;
    %jmp/0  T_9.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.52, 8;
T_9.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.52;
T_9.51 ;
    %mov 9, 12, 3; Return false value
T_9.52 ;
    %set/v v0x7fc440c301c0_0, 9, 3;
    %jmp T_9.10;
T_9.7 ;
    %set/v v0x7fc440c2fca0_0, 1, 1;
    %set/v v0x7fc440c301c0_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %set/v v0x7fc440c30140_0, 1, 1;
    %load/v 8, v0x7fc440c2ffd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.53, 8;
    %movi 8, 6, 3;
    %set/v v0x7fc440c301c0_0, 8, 3;
    %jmp T_9.54;
T_9.53 ;
    %set/v v0x7fc440c2fed0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7fc440c301c0_0, 8, 3;
T_9.54 ;
    %jmp T_9.10;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc440c2e200;
T_10 ;
    %vpi_call 7 33 "$readmemh", "move_stuff.hex", v0x7fc440c2e720;
    %end;
    .thread T_10;
    .scope S_0x7fc440c2e200;
T_11 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2e9b0_0, 1;
    %load/v 9, v0x7fc440c2ed80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7fc440c2e380_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x7fc440c2e420_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fc440c2e200;
T_12 ;
    %wait E_0x7fc440c2e330;
    %load/v 8, v0x7fc440c2e4b0_0, 1;
    %load/v 9, v0x7fc440c2e690_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x7fc440c2ec80_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x7fc440c2e420_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_14, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fc440c2e720, 0, 8;
t_14 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v0x7fc440c2ec80_0, 16;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 16;
T_12.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7fc440c2e420_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_15, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fc440c2e720, 0, 8;
t_15 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 8, v0x7fc440c2ec80_0, 16;
    %jmp T_12.5;
T_12.4 ;
    %mov 8, 2, 16;
T_12.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7fc440c2e420_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_16, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fc440c2e720, 0, 8;
t_16 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.6, 4;
    %load/x1p 8, v0x7fc440c2ec80_0, 16;
    %jmp T_12.7;
T_12.6 ;
    %mov 8, 2, 16;
T_12.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x7fc440c2e420_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_17, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fc440c2e720, 0, 8;
t_17 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc440c2e200;
T_13 ;
    %wait E_0x7fc440c2e300;
    %load/v 8, v0x7fc440c2e4b0_0, 1;
    %load/v 9, v0x7fc440c2e5d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x7fc440c2e420_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x7fc440c2e720, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x7fc440c2e420_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x7fc440c2e720, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x7fc440c2e420_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x7fc440c2e720, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x7fc440c2e420_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x7fc440c2e720, 16;
    %set/v v0x7fc440c2e860_0, 8, 64;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc440c2e200;
T_14 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2ea90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2eb10_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x7fc440c2e7e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2eb10_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc440c2e200;
T_15 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2ea90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2ec00_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x7fc440c2e550_0, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2ec00_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x7fc440c2ec00_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2ec00_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fc440c2e200;
T_16 ;
    %wait E_0x7fc440c2dd60;
    %set/v v0x7fc440c2e550_0, 1, 1;
    %set/v v0x7fc440c2e690_0, 0, 1;
    %set/v v0x7fc440c2e5d0_0, 0, 1;
    %set/v v0x7fc440c2e7e0_0, 0, 2;
    %load/v 8, v0x7fc440c2eb10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %load/v 8, v0x7fc440c2ec00_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.4, 8;
    %set/v v0x7fc440c2e5d0_0, 1, 1;
    %set/v v0x7fc440c2e930_0, 1, 1;
    %jmp T_16.5;
T_16.4 ;
    %set/v v0x7fc440c2e550_0, 0, 1;
    %set/v v0x7fc440c2e930_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7fc440c2e7e0_0, 8, 2;
T_16.5 ;
    %jmp T_16.3;
T_16.0 ;
    %load/v 8, v0x7fc440c2ed80_0, 1;
    %jmp/0xz  T_16.6, 8;
    %set/v v0x7fc440c2e550_0, 0, 1;
    %set/v v0x7fc440c2e930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7fc440c2e7e0_0, 8, 2;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v0x7fc440c2e9b0_0, 1;
    %jmp/0xz  T_16.8, 8;
    %set/v v0x7fc440c2e550_0, 0, 1;
    %set/v v0x7fc440c2e930_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7fc440c2e7e0_0, 8, 2;
    %jmp T_16.9;
T_16.8 ;
    %set/v v0x7fc440c2e930_0, 1, 1;
T_16.9 ;
T_16.7 ;
    %jmp T_16.3;
T_16.1 ;
    %load/v 8, v0x7fc440c2ec00_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.10, 8;
    %set/v v0x7fc440c2e690_0, 1, 1;
    %set/v v0x7fc440c2e930_0, 1, 1;
    %jmp T_16.11;
T_16.10 ;
    %set/v v0x7fc440c2e550_0, 0, 1;
    %set/v v0x7fc440c2e930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7fc440c2e7e0_0, 8, 2;
T_16.11 ;
    %jmp T_16.3;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc440c2e120;
T_17 ;
    %wait E_0x7fc440c28fd0;
    %load/v 8, v0x7fc440c34cb0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7fc440c34940_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c34fe0_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7fc440c34cb0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x7fc440c34940_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c34fe0_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x7fc440c34cb0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x7fc440c34940_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c34fe0_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x7fc440c34940_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c34fe0_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc440c2e120;
T_18 ;
    %wait E_0x7fc440c1dfe0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fc440c2e120;
T_19 ;
    %wait E_0x7fc440c28fd0;
    %load/v 8, v0x7fc440c34530_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x7fc440c342e0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c35310_0, 8, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x7fc440c34530_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.4, 4;
    %load/x1p 8, v0x7fc440c342e0_0, 16;
    %jmp T_19.5;
T_19.4 ;
    %mov 8, 2, 16;
T_19.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c35310_0, 8, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x7fc440c34530_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.8, 4;
    %load/x1p 8, v0x7fc440c342e0_0, 16;
    %jmp T_19.9;
T_19.8 ;
    %mov 8, 2, 16;
T_19.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c35310_0, 8, 16;
    %jmp T_19.7;
T_19.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.10, 4;
    %load/x1p 8, v0x7fc440c342e0_0, 16;
    %jmp T_19.11;
T_19.10 ;
    %mov 8, 2, 16;
T_19.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7fc440c35310_0, 8, 16;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc440c2d060;
T_20 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2dd90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2dac0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x7fc440c2e010_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x7fc440c2d870_0, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0x7fc440c2d7f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2dac0_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x7fc440c2d9f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2dac0_0, 0, 8;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fc440c2d060;
T_21 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2e010_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x7fc440c2d9f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2dca0_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fc440c2d060;
T_22 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2df90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x7fc440c2dca0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2dc20_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fc440c2d060;
T_23 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2de10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x7fc440c2dc20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2db40_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fc440c29e90;
T_24 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2cea0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2c160_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x7fc440c2cfe0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x7fc440c2c060_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c2c160_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fc440c29e90;
T_25 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2cf20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x7fc440c2b2a0_0, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b320_0, 0, 8;
    %load/v 8, v0x7fc440c2c1e0_0, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2c450_0, 0, 8;
    %load/v 8, v0x7fc440c2c260_0, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2c2e0_0, 0, 8;
    %load/v 8, v0x7fc440c2c910_0, 1;
    %load/v 9, v0x7fc440c2c4f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2ce20_0, 0, 8;
    %load/v 8, v0x7fc440c2c670_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fc440c2c9b0_0, 0, 8;
    %load/v 8, v0x7fc440c2b120_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fc440c2b1a0_0, 0, 8;
    %load/v 8, v0x7fc440c2cb50_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2cbd0_0, 0, 8;
    %load/v 8, v0x7fc440c2cc70_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fc440c2d140_0, 0, 8;
    %load/v 8, v0x7fc440c2b8c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b940_0, 0, 8;
    %load/v 8, v0x7fc440c2b9c0_0, 1;
    %load/v 9, v0x7fc440c2c4f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bd60_0, 0, 8;
    %load/v 8, v0x7fc440c2b5d0_0, 1;
    %load/v 9, v0x7fc440c2c4f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b700_0, 0, 8;
    %load/v 8, v0x7fc440c2b7c0_0, 1;
    %load/v 9, v0x7fc440c2c4f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b840_0, 0, 8;
    %load/v 8, v0x7fc440c2c160_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x7fc440c2c0e0_0, 0, 8;
    %load/v 8, v0x7fc440c2c570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2c5f0_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fc440c29e90;
T_26 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2d260_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x7fc440c2ce20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2cda0_0, 0, 8;
    %load/v 8, v0x7fc440c2c9b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fc440c2c770_0, 0, 8;
    %load/v 8, v0x7fc440c2b940_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2ba70_0, 0, 8;
    %load/v 8, v0x7fc440c2bd60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bce0_0, 0, 8;
    %load/v 8, v0x7fc440c2c450_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2c3d0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fc440c29e90;
T_27 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c2d1c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x7fc440c2cda0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2cd20_0, 0, 8;
    %load/v 8, v0x7fc440c2c770_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fc440c2c6f0_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fc440c29e90;
T_28 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2cea0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b3a0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x7fc440c2cf20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x7fc440c2c9b0_0, 4;
    %load/v 12, v0x7fc440c2ca30_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.4, 8;
    %load/v 9, v0x7fc440c2ce20_0, 1;
    %load/v 10, v0x7fc440c2ca30_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.6, 8;
T_28.4 ; End of true expr.
    %jmp/0  T_28.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.6;
T_28.5 ;
    %mov 9, 0, 1; Return false value
T_28.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b430_0, 0, 9;
    %load/v 8, v0x7fc440c2c770_0, 4;
    %load/v 12, v0x7fc440c2ca30_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.7, 8;
    %load/v 9, v0x7fc440c2cda0_0, 1;
    %load/v 10, v0x7fc440c2ca30_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.9, 8;
T_28.7 ; End of true expr.
    %jmp/0  T_28.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.9;
T_28.8 ;
    %mov 9, 0, 1; Return false value
T_28.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b220_0, 0, 9;
    %load/v 8, v0x7fc440c2c9b0_0, 4;
    %load/v 12, v0x7fc440c2cab0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.10, 8;
    %load/v 9, v0x7fc440c2ce20_0, 1;
    %load/v 10, v0x7fc440c2cab0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.12, 8;
T_28.10 ; End of true expr.
    %jmp/0  T_28.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.12;
T_28.11 ;
    %mov 9, 0, 1; Return false value
T_28.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b550_0, 0, 9;
    %load/v 8, v0x7fc440c2c770_0, 4;
    %load/v 12, v0x7fc440c2cab0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.13, 8;
    %load/v 9, v0x7fc440c2cda0_0, 1;
    %load/v 10, v0x7fc440c2cab0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.15, 8;
T_28.13 ; End of true expr.
    %jmp/0  T_28.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.15;
T_28.14 ;
    %mov 9, 0, 1; Return false value
T_28.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2b3a0_0, 0, 9;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fc440c29e90;
T_29 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2cea0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bf60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2be60_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x7fc440c2cf20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x7fc440c2bde0_0, 1;
    %load/v 9, v0x7fc440c2baf0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c2bf60_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bf60_0, 0, 8;
    %load/v 8, v0x7fc440c2bf60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bee0_0, 0, 8;
    %load/v 8, v0x7fc440c2bee0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2be60_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fc440c29e90;
T_30 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c2cea0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bbe0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x7fc440c2d260_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x7fc440c2bc60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c2bbe0_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fc440c29e90;
T_31 ;
    %wait E_0x7fc440c2a850;
    %set/v v0x7fc440c2b2a0_0, 0, 1;
    %set/v v0x7fc440c2c1e0_0, 0, 1;
    %set/v v0x7fc440c2c260_0, 0, 1;
    %set/v v0x7fc440c2c7f0_0, 0, 1;
    %set/v v0x7fc440c2c870_0, 0, 1;
    %set/v v0x7fc440c2c910_0, 0, 1;
    %load/v 8, v0x7fc440c2c160_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fc440c2ca30_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.0, 4;
    %load/x1p 8, v0x7fc440c2c160_0, 4;
    %jmp T_31.1;
T_31.0 ;
    %mov 8, 2, 4;
T_31.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fc440c2cab0_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.2, 4;
    %load/x1p 8, v0x7fc440c2c160_0, 4;
    %jmp T_31.3;
T_31.2 ;
    %mov 8, 2, 4;
T_31.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fc440c2c670_0, 8, 4;
    %set/v v0x7fc440c2b120_0, 0, 3;
    %set/v v0x7fc440c2cb50_0, 0, 2;
    %set/v v0x7fc440c2cc70_0, 0, 2;
    %set/v v0x7fc440c2b8c0_0, 0, 1;
    %set/v v0x7fc440c2b9c0_0, 0, 1;
    %set/v v0x7fc440c2b5d0_0, 0, 1;
    %set/v v0x7fc440c2b7c0_0, 0, 1;
    %set/v v0x7fc440c2bde0_0, 0, 1;
    %set/v v0x7fc440c2c570_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.4, 4;
    %load/x1p 8, v0x7fc440c2c160_0, 4;
    %jmp T_31.5;
T_31.4 ;
    %mov 8, 2, 4;
T_31.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_31.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_31.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_31.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_31.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_31.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_31.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_31.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_31.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_31.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_31.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_31.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_31.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_31.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_31.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_31.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_31.21, 6;
    %jmp T_31.22;
T_31.6 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %set/v v0x7fc440c2b7c0_0, 1, 1;
    %jmp T_31.22;
T_31.7 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %set/v v0x7fc440c2c570_0, 1, 1;
    %jmp T_31.22;
T_31.8 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %set/v v0x7fc440c2b7c0_0, 1, 1;
    %jmp T_31.22;
T_31.9 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %jmp T_31.22;
T_31.10 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %jmp T_31.22;
T_31.11 ;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %jmp T_31.22;
T_31.12 ;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %jmp T_31.22;
T_31.13 ;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x7fc440c2b120_0, 8, 3;
    %set/v v0x7fc440c2b5d0_0, 1, 1;
    %jmp T_31.22;
T_31.14 ;
    %set/v v0x7fc440c2cb50_0, 1, 2;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %set/v v0x7fc440c2b8c0_0, 1, 1;
    %jmp T_31.22;
T_31.15 ;
    %set/v v0x7fc440c2cb50_0, 1, 2;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.23, 4;
    %load/x1p 8, v0x7fc440c2c160_0, 4;
    %jmp T_31.24;
T_31.23 ;
    %mov 8, 2, 4;
T_31.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fc440c2ca30_0, 8, 4;
    %set/v v0x7fc440c2b9c0_0, 1, 1;
    %jmp T_31.22;
T_31.16 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.25, 4;
    %load/x1p 8, v0x7fc440c2c160_0, 4;
    %jmp T_31.26;
T_31.25 ;
    %mov 8, 2, 4;
T_31.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7fc440c2ca30_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x7fc440c2cc70_0, 8, 2;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %set/v v0x7fc440c2b120_0, 1, 3;
    %jmp T_31.22;
T_31.17 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2ca30_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x7fc440c2cc70_0, 8, 2;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %jmp T_31.22;
T_31.18 ;
    %movi 8, 1, 2;
    %set/v v0x7fc440c2cb50_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7fc440c2cc70_0, 8, 2;
    %set/v v0x7fc440c2b2a0_0, 1, 1;
    %jmp T_31.22;
T_31.19 ;
    %movi 8, 2, 2;
    %set/v v0x7fc440c2cb50_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7fc440c2cc70_0, 8, 2;
    %set/v v0x7fc440c2c910_0, 1, 1;
    %set/v v0x7fc440c2c670_0, 1, 4;
    %set/v v0x7fc440c2c1e0_0, 1, 1;
    %jmp T_31.22;
T_31.20 ;
    %set/v v0x7fc440c2c7f0_0, 1, 1;
    %set/v v0x7fc440c2ca30_0, 0, 4;
    %set/v v0x7fc440c2c870_0, 1, 1;
    %set/v v0x7fc440c2c260_0, 1, 1;
    %jmp T_31.22;
T_31.21 ;
    %set/v v0x7fc440c2bde0_0, 1, 1;
    %jmp T_31.22;
T_31.22 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fc440c29400;
T_32 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7fc440c29930, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x7fc440c29400;
T_33 ;
    %wait E_0x7fc440c29560;
    %load/v 8, v0x7fc440c29600_0, 1;
    %load/v 9, v0x7fc440c29da0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fc440c29780_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x7fc440c29700_0, 16;
    %ix/getv 3, v0x7fc440c29780_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fc440c29930, 0, 8;
t_18 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fc440c29400;
T_34 ;
    %wait E_0x7fc440c29510;
    %load/v 8, v0x7fc440c29600_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fc440c29c40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 3, v0x7fc440c29a70_0;
    %load/av 8, v0x7fc440c29930, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c299b0_0, 0, 8;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fc440c29400;
T_35 ;
    %wait E_0x7fc440c294e0;
    %load/v 8, v0x7fc440c29600_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fc440c29d20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/getv 3, v0x7fc440c29bc0_0;
    %load/av 8, v0x7fc440c29930, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c29af0_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fc440c29400;
T_36 ;
    %wait E_0x7fc440c1dfe0;
    %movi 8, 1, 32;
    %set/v v0x7fc440c29880_0, 8, 32;
T_36.0 ;
    %load/v 8, v0x7fc440c29880_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 11 79 "$display", "R%1h = %h", v0x7fc440c29880_0, &A<v0x7fc440c29930, v0x7fc440c29880_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fc440c29880_0, 32;
    %set/v v0x7fc440c29880_0, 8, 32;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fc440c26470;
T_37 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c29010_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x7fc440c28d50_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c28e50_0, 0, 8;
    %load/v 8, v0x7fc440c28b40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c28bc0_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fc440c26470;
T_38 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c28f50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x7fc440c26f00_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c28dd0_0, 0, 8;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fc440c1ea90;
T_39 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c26190_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x7fc440c207d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c25250_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fc440c1e5f0;
T_40 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c1ea10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0x7fc440c1e750_0, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x7fc440c1e6d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c1e950_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v0x7fc440c1e850_0, 1;
    %jmp/0xz  T_40.4, 8;
    %load/v 8, v0x7fc440c1e8d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c1e950_0, 0, 8;
    %jmp T_40.5;
T_40.4 ;
    %load/v 8, v0x7fc440c1e7d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c1e950_0, 0, 8;
T_40.5 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fc440e20ba0;
T_41 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c1e1f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e4e0_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v0x7fc440c1dcd0_0, 1;
    %load/v 9, v0x7fc440c1e2e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.2, 8;
    %load/v 8, v0x7fc440c1e460_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e4e0_0, 0, 8;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fc440e20ba0;
T_42 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c1e1f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e010_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x7fc440c1dc40_0, 1;
    %load/v 9, v0x7fc440c1e2e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %load/v 8, v0x7fc440c1e090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e170_0, 0, 8;
    %load/v 8, v0x7fc440c1df40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fc440c1e010_0, 0, 8;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fc440e20ba0;
T_43 ;
    %wait E_0x7fc440e1a2d0;
    %load/v 8, v0x7fc440c1de20_0, 1;
    %load/v 9, v0x7fc440c1deb0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %load/v 8, v0x7fc440e0a6d0_0, 1;
    %jmp/0xz  T_43.0, 8;
    %load/v 8, v0x7fc440c1db20_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_43.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_43.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_43.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.2 ;
    %load/v 8, v0x7fc440c1e4e0_0, 1;
    %inv 8, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.3 ;
    %load/v 8, v0x7fc440c1e4e0_0, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.4 ;
    %load/v 8, v0x7fc440c1e4e0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7fc440c1e010_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.5 ;
    %load/v 8, v0x7fc440c1e010_0, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.6 ;
    %load/v 8, v0x7fc440c1e4e0_0, 1;
    %load/v 9, v0x7fc440c1e4e0_0, 1;
    %inv 9, 1;
    %load/v 10, v0x7fc440c1e010_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.7 ;
    %load/v 8, v0x7fc440c1e010_0, 1;
    %load/v 9, v0x7fc440c1e4e0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.8 ;
    %load/v 8, v0x7fc440c1e170_0, 1;
    %set/v v0x7fc440c1dd90_0, 8, 1;
    %jmp T_43.10;
T_43.9 ;
    %set/v v0x7fc440c1dd90_0, 1, 1;
    %jmp T_43.10;
T_43.10 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fc440e1a1f0;
T_44 ;
    %wait E_0x7fc440c1dfe0;
    %load/v 8, v0x7fc440c36490_0, 1;
    %jmp/0xz  T_44.0, 8;
    %vpi_call 3 37 "$display", "iCache valid, instr=%h", v0x7fc440c367f0_0;
    %jmp T_44.1;
T_44.0 ;
    %vpi_call 3 40 "$display", "instr=%h\012", v0x7fc440c367f0_0;
T_44.1 ;
    %vpi_call 3 43 "$display", "stall_pc=%b, i_rdy=%b, stall_IM_ID=%b, iaddr=%h, flow_change_ID_EX=%h,zr=%b,rf_w_data_DM_WB=%h, rf_dst_addr_DM_WB=%h\012", v0x7fc440c37ce0_0, v0x7fc440c36490_0, v0x7fc440c37c60_0, v0x7fc440c365a0_0, v0x7fc440c36310_0, v0x7fc440c37d60_0, v0x7fc440c37400_0, v0x7fc440c37280_0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fc440e21f10;
T_45 ;
    %set/v v0x7fc440c37e20_0, 0, 1;
    %vpi_call 2 15 "$display", "rst assert\012";
    %set/v v0x7fc440c381f0_0, 0, 1;
    %wait E_0x7fc440c1dfe0;
    %wait E_0x7fc440c28fd0;
    %set/v v0x7fc440c381f0_0, 1, 1;
    %vpi_call 2 20 "$display", "rst deassert\012";
    %end;
    .thread T_45;
    .scope S_0x7fc440e21f10;
T_46 ;
    %delay 5, 0;
    %load/v 8, v0x7fc440c37e20_0, 1;
    %inv 8, 1;
    %set/v v0x7fc440c37e20_0, 8, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fc440e21f10;
T_47 ;
    %wait E_0x7fc440e1b180;
    %load/v 8, v0x7fc440c381f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c37f20_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v0x7fc440c37f20_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7fc440c37f20_0, 0, 8;
T_47.1 ;
    %vpi_call 2 32 "$display", "\012\012clk=%d%d%d%d%d%d%d%d%d%d%d%d%d\012\012", v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0, v0x7fc440c37f20_0;
    %load/v 8, v0x7fc440c37f20_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 1000, 17;
    %jmp/0xz  T_47.2, 4;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fc440e21f10;
T_48 ;
    %wait E_0x7fc440e1a900;
    %wait E_0x7fc440c1dfe0;
    %vpi_call 2 41 "$stop";
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "t_cpu.v";
    "cpu.v";
    "two_way_mem_hierarchy.v";
    "new_2way_cache.v";
    "two_way_cache_controller.v";
    "unified_mem.v";
    "prgm_cntr.v";
    "id.v";
    "./common_params.inc";
    "rf_pipelined.v";
    "src_mux.v";
    "alu.v";
    "dst_mux.v";
    "br_bool.v";
