Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'example_top'

Design Information
------------------
Command Line   : map -intstyle ise -detail -w -pr off -c 100 -o
example_top_map.ncd example_top.ngd example_top.pcf 
Target Device  : xc6slx9
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed May 28 11:07:22 2025

Design Summary
--------------
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   692 out of  11,440    6%
    Number used as Flip Flops:                 692
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        855 out of   5,720   14%
    Number used as logic:                      784 out of   5,720   13%
      Number using O6 output only:             519
      Number using O5 output only:              86
      Number using O5 and O6:                  179
      Number used as ROM:                        0
    Number used as Memory:                      30 out of   1,440    2%
      Number used as Dual Port RAM:             28
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     41
      Number with same-slice register load:     34
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   317 out of   1,430   22%
  Number of MUXCYs used:                       268 out of   2,860    9%
  Number of LUT Flip Flop pairs used:          948
    Number with an unused Flip Flop:           370 out of     948   39%
    Number with an unused LUT:                  93 out of     948    9%
    Number of fully used LUT-FF pairs:         485 out of     948   51%
    Number of unique control sets:              61
    Number of slice register sites lost
      to control set restrictions:             198 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     200   23%
    Number of LOCed IOBs:                       46 out of      46  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        23 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  43 out of     200   21%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.25

Peak Memory Usage:  4530 MB
Total REAL time to MAP completion:  15 secs 
Total CPU time to MAP completion:   14 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_post
   edfifo/rd_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<1> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<2> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<3> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<4> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<7> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<8> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<9> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<1> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<7> has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_poste
   dfifo/rd_fifo/Mram_mem71/SPO has no load.
INFO:LIT:243 - Logical network
   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_poste
   dfifo/rd_fifo/Mram_mem72/SPO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   9 block(s) removed
  13 block(s) optimized away
   9 signal(s) removed
  93 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<1>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_1" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<2>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_2" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<3>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_3" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<4>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_4" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<7>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_7" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<8>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_8" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<9>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_9" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<1>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_1" (FF)
removed.
The signal "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<7>" is loadless
and has been removed.
 Loadless block "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_7" (FF)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT2
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT1
   optimized to 1
LUT2
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT2
   optimized to 1
LUT2
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT3
   optimized to 1
LUT2
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT4
   optimized to 1
LUT2
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT5
   optimized to 1
LUT3
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>3
   optimized to 1
LUT3
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>4
   optimized to 1
LUT3
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>5
   optimized to 1
LUT3
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>6
   optimized to 1
LUT3
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>7
   optimized to 1
INV
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_end_addr_i[31]_GND_52
_o_add_76_OUT_lut<0>81_INV_0

Redundant Block(s):
TYPE 		BLOCK
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<14
>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<13
>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<12
>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11
>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<10
>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<9>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<8>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<6>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<5>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<4>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<2>
_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<1>
_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Mcount_force_rd_counts_cy<
2>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Mcount_force_rd_counts_cy<
1>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_addr_counts[31]_GND_5
2_o_add_89_OUT_cy<9>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_addr_out[31]_GND_52_o
_add_132_OUT_cy<9>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Madd_addr_out[31]_GND_52_o
_add_132_OUT_cy<8>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<30>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<29>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<28>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<27>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<26>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<25>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<24>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<23>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<22>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<21>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<20>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<19>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<18>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<17>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<16>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<15>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<14>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<13>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<12>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<11>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<10>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<9>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<8>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<7>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<6>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<5>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<4>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<3>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<3>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<4>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<5>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<6>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<7>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<8>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<9>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<10>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<11>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<12>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<13>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<14>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<15>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<16>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<17>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<18>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<19>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<20>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<21>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<22>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<23>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<24>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<25>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<26>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<27>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<28>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<29>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_cy<30>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<14>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<13>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<12>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<11>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<10>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<9>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<8>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<7>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<6>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<5>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<4>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_cy<3>_rt
LUT1
		memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_sof
t_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<1
5>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Mcount_force_rd_counts_xor
<3>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/
SP6_DGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_xor<31>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_posted
fifo/Maccum_rd_data_counts_asked_xor<6>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_ge
n/SP6_WDGEN.sp6_data_gen/Madd_adata[31]_GND_63_o_add_31_OUT_xor<31>_rt
LUT1
		memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Madd_current_address[31]_GN
D_50_o_add_7_OUT_xor<15>_rt

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| c3_sys_clk                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| c3_sys_rst_n                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| calib_done                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| error                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          | DEFAULT  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "memc3_infrastructure_inst/u_pll_adv":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 4
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE = 2
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 2
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 16
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.005



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal   | Reset Signal                                                                                                                                                                      | Set Signal | Enable Signal                                                                                                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| c3_clk0        |                                                                                                                                                                                   |            |                                                                                                                                                                | 51               | 142            |
| c3_clk0        |                                                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                  | 1                | 1              |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/_n0174_inv                                                                                                  | 2                | 14             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/_n0084_inv                                                 | 8                | 32             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/wr_en                                                                       | 7                | 52             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/_n0084_inv                                              | 4                | 30             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/push_cmd                                                                                               | 3                | 15             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0609_inv                                                                                                 | 1                | 2              |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0712_inv                                                                                                 | 1                | 8              |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0715_inv                                                                                                 | 1                | 6              |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0718_inv                                                                                                 | 6                | 38             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/_n0021_inv                                                                         | 10               | 40             |
| c3_clk0        |                                                                                                                                                                                   |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mode_load_pulse                                                                                            | 1                | 2              |
| c3_clk0        | c3_async_rst                                                                                                                                                                      |            |                                                                                                                                                                | 5                | 29             |
| c3_clk0        | c3_sys_rst_n_IBUF                                                                                                                                                                 |            | c3_pll_lock                                                                                                                                                    | 1                | 1              |
| c3_clk0        | memc3_infrastructure_inst/rst0_sync_r<24>                                                                                                                                         |            |                                                                                                                                                                | 1                | 4              |
| c3_clk0        | memc3_infrastructure_inst/rst0_sync_r<24>_3                                                                                                                                       |            |                                                                                                                                                                | 1                | 1              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_en_inv                                                                                                |            |                                                                                                                                                                | 2                | 2              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/Mcount_user_burst_cnt_val                                                                           |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/_n0085_inv                                                                       | 3                | 7              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/Mcount_user_burst_cnt_val                                                                         |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/_n0118_inv                                                                     | 2                | 7              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_validB_i_inv                                                                                  |            |                                                                                                                                                                | 2                | 3              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<0>                                                                                                                             |            |                                                                                                                                                                | 5                | 8              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<2>                                                                                                                             |            |                                                                                                                                                                | 2                | 2              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<4>                                                                                                                             |            |                                                                                                                                                                | 2                | 2              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<4>                                                                                                                             |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_vld                                                                                                  | 1                | 4              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<8>                                                                                                                             |            |                                                                                                                                                                | 2                | 2              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<9>                                                                                                                             |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/xfer_cmd                                                                                               | 3                | 15             |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<0>_1                                                                                                                           |            | c3_p0_rd_en                                                                                                                                                    | 2                | 7              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra<0>_1                                                                                                                           |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_vld_dly1_GND_52_o_AND_60_o                                                                           | 2                | 7              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>                                                                                                                             |            |                                                                                                                                                                | 2                | 2              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>                                                                                                                             |            | c3_p0_rd_en                                                                                                                                                    | 1                | 6              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>                                                                                                                             |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/cmd_en_i_GND_60_o_AND_155_o                                                 | 2                | 7              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<5>                                                                                                                             |            |                                                                                                                                                                | 2                | 3              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>_1                                                                                                                           |            |                                                                                                                                                                | 3                | 4              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>_1                                                                                                                           |            | c3_p0_rd_en                                                                                                                                                    | 1                | 1              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>_1                                                                                                                           |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/cmd_start                                                                        | 1                | 5              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb<0>_1                                                                                                                           |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/wr_en                                                                       | 1                | 5              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/Reset_OR_DriverANDClockEnable3                                                                                                |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0763_inv1                                                                                                | 2                | 5              |
| c3_clk0        | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0538                                                                                                                        |            | memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/_n0609_inv                                                                                                 | 1                | 6              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| c3_mcb_drp_clk |                                                                                                                                                                                   |            |                                                                                                                                                                | 16               | 20             |
| c3_mcb_drp_clk |                                                                                                                                                                                   |            | GLOBAL_LOGIC1                                                                                                                                                  | 1                | 1              |
| c3_mcb_drp_clk |                                                                                                                                                                                   |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N                  | 4                | 11             |
| c3_mcb_drp_clk |                                                                                                                                                                                   |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 | 3                | 11             |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_0                                   |            |                                                                                                                                                                | 2                | 4              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N_1                                   |            |                                                                                                                                                                | 1                | 3              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val                                   |            |                                                                                                                                                                | 1                | 6              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            |                                                                                                                                                                | 26               | 69             |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15-In1             | 3                | 7              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0766_inv                      | 1                | 2              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0947_inv                      | 2                | 7              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1336_inv                      | 2                | 8              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1384_inv                      | 2                | 8              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1462_inv                      | 2                | 8              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1500_inv                      | 2                | 8              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                            |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4 | 2                | 8              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_2_o_inv     |            |                                                                                                                                                                | 2                | 3              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_7_o_inv |            |                                                                                                                                                                | 1                | 3              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst                                  |            |                                                                                                                                                                | 1                | 1              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                               |            |                                                                                                                                                                | 4                | 5              |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                               |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 4                | 16             |
| c3_mcb_drp_clk | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst                                                                                                               |            | memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0730_inv                      | 4                | 10             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                           | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                           |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| example_top/                                     |           | 0/346         | 0/692         | 0/855         | 0/30          | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | example_top                                                                                                                                                      |
| +memc3_infrastructure_inst                       |           | 7/7           | 30/30         | 13/13         | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1       | example_top/memc3_infrastructure_inst                                                                                                                            |
| +memc3_tb_top_inst                               |           | 0/214         | 0/444         | 0/540         | 0/29          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst                                                                                                                                    |
| ++PORT0_TG.init_mem_pattern_ctr_p0               |           | 17/17         | 24/24         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0                                                                                                   |
| ++PORT0_TG.m_traffic_gen_p0                      |           | 6/197         | 14/420        | 1/507         | 1/29          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0                                                                                                          |
| +++RD_PATH.read_data_path                        |           | 20/71         | 68/147        | 31/187        | 0/28          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path                                                                                   |
| ++++rd_datagen                                   |           | 8/26          | 9/41          | 16/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen                                                                        |
| +++++SP6_DGEN.sp6_data_gen                       |           | 18/18         | 32/32         | 63/63         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen                                                  |
| ++++read_postedfifo                              |           | 12/25         | 26/38         | 32/77         | 0/28          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo                                                                   |
| +++++rd_fifo                                     |           | 13/13         | 12/12         | 45/45         | 28/28         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo                                                           |
| +++WR_PATH.write_data_path                       |           | 1/25          | 0/45          | 1/63          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path                                                                                  |
| ++++wr_data_gen                                  |           | 11/24         | 15/45         | 19/62         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen                                                                      |
| +++++SP6_WDGEN.sp6_data_gen                      |           | 13/13         | 30/30         | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen                                               |
| +++mcb_control                                   |           | 19/19         | 41/41         | 37/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control                                                                                              |
| +++tg_status                                     |           | 1/1           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/tg_status                                                                                                |
| +++u_c_gen                                       |           | 59/75         | 99/171        | 162/218       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen                                                                                                  |
| ++++gen_prbs_addr.addr_prbs_gen                  |           | 4/4           | 32/32         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen                                                                      |
| ++++gen_prbs_bl.bl_prbs_gen                      |           | 6/6           | 20/20         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen                                                                          |
| ++++gen_prbs_instr.instr_prbs_gen_a              |           | 6/6           | 20/20         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a                                                                  |
| +memc3_wrapper_inst                              |           | 0/125         | 0/218         | 0/302         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst                                                                                                                                   |
| ++mcb_ui_top_inst                                |           | 0/125         | 0/218         | 0/302         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst                                                                                                                   |
| +++mcb_raw_wrapper_inst                          |           | 2/125         | 1/218         | 0/302         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst                                                                                              |
| ++++gen_term_calib.mcb_soft_calibration_top_inst |           | 1/123         | 0/217         | 1/302         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst                                                 |
| +++++mcb_soft_calibration_inst                   |           | 90/122        | 146/217       | 256/301       | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst                       |
| ++++++iodrp_controller                           |           | 18/18         | 41/41         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller      |
| ++++++iodrp_mcb_controller                       |           | 14/14         | 30/30         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | example_top/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
