// Seed: 2886320059
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4,
    output wand id_5,
    output wor id_6,
    input supply1 id_7
    , id_18,
    output wand id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14
    , id_19,
    output tri id_15,
    input tri0 id_16
);
  assign id_1 = id_16 != id_16;
  id_20 :
  assert property (@(posedge id_20 > id_12) -1 & id_12)
  else $unsigned(32);
  ;
  wire [1 'd0 : 1] id_21;
  assign id_1 = 1'd0 == -1;
  wire id_22;
  rtran (-1, id_13, 1'h0 >= -1, 1, 1, -1 * id_1, id_4);
  wire id_23;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_15 = 0;
endmodule
