

set_property DONT_TOUCH true [get_cells AXIL_MEM]

set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][59]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][33]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][51]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][35]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][54]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][38]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][47]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][48]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][45]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][49]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][46]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][51]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][34]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][53]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][37]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][55]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][39]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][36]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][50]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][54]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][55]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][56]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][15]}]
set_property MARK_DEBUG true [get_nets {MEM_ADDR_MSB[1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][61]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][63]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][62]}]
set_property MARK_DEBUG true [get_nets {MEM_ADDR_MSB[0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][40]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][49]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][57]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][56]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][52]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][58]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][41]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][50]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[WREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[ARREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][58]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][42]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][43]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][60]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][31]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][41]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][42]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][44]}]
set_property MARK_DEBUG true [get_nets {MEM_ADDR_MSB[2]}]
set_property MARK_DEBUG true [get_nets {MEM_ADDR_MSB[3]}]
set_property MARK_DEBUG true [get_nets {MEM_ADDR_MSB[4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][61]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][63]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][0]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[ARADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][36]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][33]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][32]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][30]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][28]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][22]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][20]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][18]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][16]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][9]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][11]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][8]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][7]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][5]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][1]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[AWREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][57]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][19]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][25]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][17]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][12]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[RREADY]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][26]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][32]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][44]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][48]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RVALID]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][35]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][37]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][47]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][46]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][13]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][14]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][10]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][38]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][39]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][40]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][21]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][15]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][52]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][62]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][60]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][59]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][53]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][45]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][43]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][29]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][27]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MISO[RDATA][23]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_OUT_MOSI[AWADDR][6]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][34]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][3]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][2]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[AWADDR][4]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[WDATA][24]}]
set_property MARK_DEBUG true [get_nets {AXIL_MEM_IN_MOSI[ARADDR][17]}]
set_property MARK_DEBUG true [get_nets BUFFER_INST/WATER_LEVEL]
set_property MARK_DEBUG true [get_nets BUFFER_INST/MOI]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_160]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list BUFFER_INST/MOI]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clk_100]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {AXIL_MEM_IN_MISO[0]} {AXIL_MEM_IN_MISO[1]} {AXIL_MEM_IN_MISO[2]} {AXIL_MEM_IN_MISO[3]} {AXIL_MEM_IN_MISO[4]} {AXIL_MEM_IN_MISO[5]} {AXIL_MEM_IN_MISO[6]} {AXIL_MEM_IN_MISO[7]} {AXIL_MEM_IN_MISO[8]} {AXIL_MEM_IN_MISO[9]} {AXIL_MEM_IN_MISO[10]} {AXIL_MEM_IN_MISO[11]} {AXIL_MEM_IN_MISO[12]} {AXIL_MEM_IN_MISO[13]} {AXIL_MEM_IN_MISO[14]} {AXIL_MEM_IN_MISO[15]} {AXIL_MEM_IN_MISO[16]} {AXIL_MEM_IN_MISO[17]} {AXIL_MEM_IN_MISO[18]} {AXIL_MEM_IN_MISO[19]} {AXIL_MEM_IN_MISO[20]} {AXIL_MEM_IN_MISO[21]} {AXIL_MEM_IN_MISO[22]} {AXIL_MEM_IN_MISO[23]} {AXIL_MEM_IN_MISO[24]} {AXIL_MEM_IN_MISO[25]} {AXIL_MEM_IN_MISO[26]} {AXIL_MEM_IN_MISO[27]} {AXIL_MEM_IN_MISO[28]} {AXIL_MEM_IN_MISO[29]} {AXIL_MEM_IN_MISO[30]} {AXIL_MEM_IN_MISO[31]}]]
connect_debug_port u_ila_1/probe0 [get_nets [list {AXIL_MEM_OUT_MOSI[AWADDR][0]} {AXIL_MEM_OUT_MOSI[AWADDR][1]} {AXIL_MEM_OUT_MOSI[AWADDR][2]} {AXIL_MEM_OUT_MOSI[AWADDR][3]} {AXIL_MEM_OUT_MOSI[AWADDR][4]} {AXIL_MEM_OUT_MOSI[AWADDR][5]} {AXIL_MEM_OUT_MOSI[AWADDR][6]} {AXIL_MEM_OUT_MOSI[AWADDR][7]} {AXIL_MEM_OUT_MOSI[AWADDR][8]} {AXIL_MEM_OUT_MOSI[AWADDR][9]} {AXIL_MEM_OUT_MOSI[AWADDR][10]} {AXIL_MEM_OUT_MOSI[AWADDR][11]} {AXIL_MEM_OUT_MOSI[AWADDR][12]} {AXIL_MEM_OUT_MOSI[AWADDR][13]} {AXIL_MEM_OUT_MOSI[AWADDR][14]} {AXIL_MEM_OUT_MOSI[AWADDR][15]} {AXIL_MEM_OUT_MOSI[AWADDR][16]} {AXIL_MEM_OUT_MOSI[AWADDR][17]} {AXIL_MEM_OUT_MOSI[AWADDR][18]} {AXIL_MEM_OUT_MOSI[AWADDR][19]} {AXIL_MEM_OUT_MOSI[AWADDR][20]} {AXIL_MEM_OUT_MOSI[AWADDR][21]} {AXIL_MEM_OUT_MOSI[AWADDR][22]} {AXIL_MEM_OUT_MOSI[AWADDR][23]} {AXIL_MEM_OUT_MOSI[AWADDR][24]} {AXIL_MEM_OUT_MOSI[AWADDR][25]} {AXIL_MEM_OUT_MOSI[AWADDR][26]} {AXIL_MEM_OUT_MOSI[AWADDR][27]} {AXIL_MEM_OUT_MOSI[AWADDR][28]} {AXIL_MEM_OUT_MOSI[AWADDR][29]} {AXIL_MEM_OUT_MOSI[AWADDR][30]} {AXIL_MEM_OUT_MOSI[AWADDR][31]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list BUFFER_INST/WATER_LEVEL]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {AXIL_MEM_IN_MOSI[0]} {AXIL_MEM_IN_MOSI[1]} {AXIL_MEM_IN_MOSI[2]} {AXIL_MEM_IN_MOSI[3]} {AXIL_MEM_IN_MOSI[4]} {AXIL_MEM_IN_MOSI[5]} {AXIL_MEM_IN_MOSI[6]} {AXIL_MEM_IN_MOSI[7]} {AXIL_MEM_IN_MOSI[8]} {AXIL_MEM_IN_MOSI[9]} {AXIL_MEM_IN_MOSI[10]} {AXIL_MEM_IN_MOSI[11]} {AXIL_MEM_IN_MOSI[12]} {AXIL_MEM_IN_MOSI[13]} {AXIL_MEM_IN_MOSI[14]} {AXIL_MEM_IN_MOSI[15]} {AXIL_MEM_IN_MOSI[16]} {AXIL_MEM_IN_MOSI[17]} {AXIL_MEM_IN_MOSI[18]} {AXIL_MEM_IN_MOSI[19]} {AXIL_MEM_IN_MOSI[20]} {AXIL_MEM_IN_MOSI[21]} {AXIL_MEM_IN_MOSI[22]} {AXIL_MEM_IN_MOSI[23]} {AXIL_MEM_IN_MOSI[24]} {AXIL_MEM_IN_MOSI[25]} {AXIL_MEM_IN_MOSI[26]} {AXIL_MEM_IN_MOSI[27]} {AXIL_MEM_IN_MOSI[28]} {AXIL_MEM_IN_MOSI[29]} {AXIL_MEM_IN_MOSI[30]} {AXIL_MEM_IN_MOSI[31]} {AXIL_MEM_IN_MOSI[32]} {AXIL_MEM_IN_MOSI[33]} {AXIL_MEM_IN_MOSI[34]} {AXIL_MEM_IN_MOSI[35]} {AXIL_MEM_IN_MOSI[36]} {AXIL_MEM_IN_MOSI[37]} {AXIL_MEM_IN_MOSI[38]} {AXIL_MEM_IN_MOSI[39]} {AXIL_MEM_IN_MOSI[40]} {AXIL_MEM_IN_MOSI[41]} {AXIL_MEM_IN_MOSI[42]} {AXIL_MEM_IN_MOSI[43]} {AXIL_MEM_IN_MOSI[44]} {AXIL_MEM_IN_MOSI[45]} {AXIL_MEM_IN_MOSI[46]} {AXIL_MEM_IN_MOSI[47]} {AXIL_MEM_IN_MOSI[48]} {AXIL_MEM_IN_MOSI[49]} {AXIL_MEM_IN_MOSI[50]} {AXIL_MEM_IN_MOSI[51]} {AXIL_MEM_IN_MOSI[52]} {AXIL_MEM_IN_MOSI[53]} {AXIL_MEM_IN_MOSI[54]} {AXIL_MEM_IN_MOSI[55]} {AXIL_MEM_IN_MOSI[56]} {AXIL_MEM_IN_MOSI[57]} {AXIL_MEM_IN_MOSI[58]} {AXIL_MEM_IN_MOSI[59]} {AXIL_MEM_IN_MOSI[60]} {AXIL_MEM_IN_MOSI[61]} {AXIL_MEM_IN_MOSI[62]} {AXIL_MEM_IN_MOSI[63]}]]
connect_debug_port u_ila_1/probe1 [get_nets [list {AXIL_MEM_IN_MOSI[ARADDR][0]} {AXIL_MEM_IN_MOSI[ARADDR][1]} {AXIL_MEM_IN_MOSI[ARADDR][2]} {AXIL_MEM_IN_MOSI[ARADDR][3]} {AXIL_MEM_IN_MOSI[ARADDR][4]} {AXIL_MEM_IN_MOSI[ARADDR][5]} {AXIL_MEM_IN_MOSI[ARADDR][6]} {AXIL_MEM_IN_MOSI[ARADDR][7]} {AXIL_MEM_IN_MOSI[ARADDR][8]} {AXIL_MEM_IN_MOSI[ARADDR][9]} {AXIL_MEM_IN_MOSI[ARADDR][10]} {AXIL_MEM_IN_MOSI[ARADDR][11]} {AXIL_MEM_IN_MOSI[ARADDR][12]} {AXIL_MEM_IN_MOSI[ARADDR][13]} {AXIL_MEM_IN_MOSI[ARADDR][14]} {AXIL_MEM_IN_MOSI[ARADDR][15]} {AXIL_MEM_IN_MOSI[ARADDR][16]} {AXIL_MEM_IN_MOSI[ARADDR][17]} {AXIL_MEM_IN_MOSI[ARADDR][18]} {AXIL_MEM_IN_MOSI[ARADDR][19]} {AXIL_MEM_IN_MOSI[ARADDR][20]} {AXIL_MEM_IN_MOSI[ARADDR][21]} {AXIL_MEM_IN_MOSI[ARADDR][22]} {AXIL_MEM_IN_MOSI[ARADDR][23]} {AXIL_MEM_IN_MOSI[ARADDR][24]} {AXIL_MEM_IN_MOSI[ARADDR][25]} {AXIL_MEM_IN_MOSI[ARADDR][26]} {AXIL_MEM_IN_MOSI[ARADDR][27]} {AXIL_MEM_IN_MOSI[ARADDR][28]} {AXIL_MEM_IN_MOSI[ARADDR][29]} {AXIL_MEM_IN_MOSI[ARADDR][30]} {AXIL_MEM_IN_MOSI[ARADDR][31]} {AXIL_MEM_IN_MOSI[ARADDR][32]} {AXIL_MEM_IN_MOSI[ARADDR][33]} {AXIL_MEM_IN_MOSI[ARADDR][34]} {AXIL_MEM_IN_MOSI[ARADDR][35]} {AXIL_MEM_IN_MOSI[ARADDR][36]} {AXIL_MEM_IN_MOSI[ARADDR][37]} {AXIL_MEM_IN_MOSI[ARADDR][38]} {AXIL_MEM_IN_MOSI[ARADDR][39]} {AXIL_MEM_IN_MOSI[ARADDR][40]} {AXIL_MEM_IN_MOSI[ARADDR][41]} {AXIL_MEM_IN_MOSI[ARADDR][42]} {AXIL_MEM_IN_MOSI[ARADDR][43]} {AXIL_MEM_IN_MOSI[ARADDR][44]} {AXIL_MEM_IN_MOSI[ARADDR][45]} {AXIL_MEM_IN_MOSI[ARADDR][46]} {AXIL_MEM_IN_MOSI[ARADDR][47]} {AXIL_MEM_IN_MOSI[ARADDR][48]} {AXIL_MEM_IN_MOSI[ARADDR][49]} {AXIL_MEM_IN_MOSI[ARADDR][50]} {AXIL_MEM_IN_MOSI[ARADDR][51]} {AXIL_MEM_IN_MOSI[ARADDR][52]} {AXIL_MEM_IN_MOSI[ARADDR][53]} {AXIL_MEM_IN_MOSI[ARADDR][54]} {AXIL_MEM_IN_MOSI[ARADDR][55]} {AXIL_MEM_IN_MOSI[ARADDR][56]} {AXIL_MEM_IN_MOSI[ARADDR][57]} {AXIL_MEM_IN_MOSI[ARADDR][58]} {AXIL_MEM_IN_MOSI[ARADDR][59]} {AXIL_MEM_IN_MOSI[ARADDR][60]} {AXIL_MEM_IN_MOSI[ARADDR][61]} {AXIL_MEM_IN_MOSI[ARADDR][62]} {AXIL_MEM_IN_MOSI[ARADDR][63]}]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {AXIL_MEM_OUT_MOSI[0]} {AXIL_MEM_OUT_MOSI[1]} {AXIL_MEM_OUT_MOSI[2]} {AXIL_MEM_OUT_MOSI[3]} {AXIL_MEM_OUT_MOSI[4]} {AXIL_MEM_OUT_MOSI[5]} {AXIL_MEM_OUT_MOSI[6]} {AXIL_MEM_OUT_MOSI[7]} {AXIL_MEM_OUT_MOSI[8]} {AXIL_MEM_OUT_MOSI[9]} {AXIL_MEM_OUT_MOSI[10]} {AXIL_MEM_OUT_MOSI[11]} {AXIL_MEM_OUT_MOSI[12]} {AXIL_MEM_OUT_MOSI[13]} {AXIL_MEM_OUT_MOSI[14]} {AXIL_MEM_OUT_MOSI[15]} {AXIL_MEM_OUT_MOSI[16]} {AXIL_MEM_OUT_MOSI[17]} {AXIL_MEM_OUT_MOSI[18]} {AXIL_MEM_OUT_MOSI[19]} {AXIL_MEM_OUT_MOSI[20]} {AXIL_MEM_OUT_MOSI[21]} {AXIL_MEM_OUT_MOSI[22]} {AXIL_MEM_OUT_MOSI[23]} {AXIL_MEM_OUT_MOSI[24]} {AXIL_MEM_OUT_MOSI[25]} {AXIL_MEM_OUT_MOSI[26]} {AXIL_MEM_OUT_MOSI[27]} {AXIL_MEM_OUT_MOSI[28]} {AXIL_MEM_OUT_MOSI[29]} {AXIL_MEM_OUT_MOSI[30]} {AXIL_MEM_OUT_MOSI[31]}]]
connect_debug_port u_ila_1/probe2 [get_nets [list {AXIL_MEM_IN_MISO[RDATA][0]} {AXIL_MEM_IN_MISO[RDATA][1]} {AXIL_MEM_IN_MISO[RDATA][2]} {AXIL_MEM_IN_MISO[RDATA][3]} {AXIL_MEM_IN_MISO[RDATA][4]} {AXIL_MEM_IN_MISO[RDATA][5]} {AXIL_MEM_IN_MISO[RDATA][6]} {AXIL_MEM_IN_MISO[RDATA][7]} {AXIL_MEM_IN_MISO[RDATA][8]} {AXIL_MEM_IN_MISO[RDATA][9]} {AXIL_MEM_IN_MISO[RDATA][10]} {AXIL_MEM_IN_MISO[RDATA][11]} {AXIL_MEM_IN_MISO[RDATA][12]} {AXIL_MEM_IN_MISO[RDATA][13]} {AXIL_MEM_IN_MISO[RDATA][14]} {AXIL_MEM_IN_MISO[RDATA][15]} {AXIL_MEM_IN_MISO[RDATA][16]} {AXIL_MEM_IN_MISO[RDATA][17]} {AXIL_MEM_IN_MISO[RDATA][18]} {AXIL_MEM_IN_MISO[RDATA][19]} {AXIL_MEM_IN_MISO[RDATA][20]} {AXIL_MEM_IN_MISO[RDATA][21]} {AXIL_MEM_IN_MISO[RDATA][22]} {AXIL_MEM_IN_MISO[RDATA][23]} {AXIL_MEM_IN_MISO[RDATA][24]} {AXIL_MEM_IN_MISO[RDATA][25]} {AXIL_MEM_IN_MISO[RDATA][26]} {AXIL_MEM_IN_MISO[RDATA][27]} {AXIL_MEM_IN_MISO[RDATA][28]} {AXIL_MEM_IN_MISO[RDATA][29]} {AXIL_MEM_IN_MISO[RDATA][30]} {AXIL_MEM_IN_MISO[RDATA][31]}]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {AXIL_MEM_IN_MOSI[WDATA][0]} {AXIL_MEM_IN_MOSI[WDATA][1]} {AXIL_MEM_IN_MOSI[WDATA][2]} {AXIL_MEM_IN_MOSI[WDATA][3]} {AXIL_MEM_IN_MOSI[WDATA][4]} {AXIL_MEM_IN_MOSI[WDATA][5]} {AXIL_MEM_IN_MOSI[WDATA][6]} {AXIL_MEM_IN_MOSI[WDATA][7]} {AXIL_MEM_IN_MOSI[WDATA][8]} {AXIL_MEM_IN_MOSI[WDATA][9]} {AXIL_MEM_IN_MOSI[WDATA][10]} {AXIL_MEM_IN_MOSI[WDATA][11]} {AXIL_MEM_IN_MOSI[WDATA][12]} {AXIL_MEM_IN_MOSI[WDATA][13]} {AXIL_MEM_IN_MOSI[WDATA][14]} {AXIL_MEM_IN_MOSI[WDATA][15]} {AXIL_MEM_IN_MOSI[WDATA][16]} {AXIL_MEM_IN_MOSI[WDATA][17]} {AXIL_MEM_IN_MOSI[WDATA][18]} {AXIL_MEM_IN_MOSI[WDATA][19]} {AXIL_MEM_IN_MOSI[WDATA][20]} {AXIL_MEM_IN_MOSI[WDATA][21]} {AXIL_MEM_IN_MOSI[WDATA][22]} {AXIL_MEM_IN_MOSI[WDATA][23]} {AXIL_MEM_IN_MOSI[WDATA][24]} {AXIL_MEM_IN_MOSI[WDATA][25]} {AXIL_MEM_IN_MOSI[WDATA][26]} {AXIL_MEM_IN_MOSI[WDATA][27]} {AXIL_MEM_IN_MOSI[WDATA][28]} {AXIL_MEM_IN_MOSI[WDATA][29]} {AXIL_MEM_IN_MOSI[WDATA][30]} {AXIL_MEM_IN_MOSI[WDATA][31]}]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {AXIL_MEM_IN_MOSI[AWADDR][0]} {AXIL_MEM_IN_MOSI[AWADDR][1]} {AXIL_MEM_IN_MOSI[AWADDR][2]} {AXIL_MEM_IN_MOSI[AWADDR][3]} {AXIL_MEM_IN_MOSI[AWADDR][4]} {AXIL_MEM_IN_MOSI[AWADDR][5]} {AXIL_MEM_IN_MOSI[AWADDR][6]} {AXIL_MEM_IN_MOSI[AWADDR][7]} {AXIL_MEM_IN_MOSI[AWADDR][8]} {AXIL_MEM_IN_MOSI[AWADDR][9]} {AXIL_MEM_IN_MOSI[AWADDR][10]} {AXIL_MEM_IN_MOSI[AWADDR][11]} {AXIL_MEM_IN_MOSI[AWADDR][12]} {AXIL_MEM_IN_MOSI[AWADDR][13]} {AXIL_MEM_IN_MOSI[AWADDR][14]} {AXIL_MEM_IN_MOSI[AWADDR][15]} {AXIL_MEM_IN_MOSI[AWADDR][16]} {AXIL_MEM_IN_MOSI[AWADDR][17]} {AXIL_MEM_IN_MOSI[AWADDR][18]} {AXIL_MEM_IN_MOSI[AWADDR][19]} {AXIL_MEM_IN_MOSI[AWADDR][20]} {AXIL_MEM_IN_MOSI[AWADDR][21]} {AXIL_MEM_IN_MOSI[AWADDR][22]} {AXIL_MEM_IN_MOSI[AWADDR][23]} {AXIL_MEM_IN_MOSI[AWADDR][24]} {AXIL_MEM_IN_MOSI[AWADDR][25]} {AXIL_MEM_IN_MOSI[AWADDR][26]} {AXIL_MEM_IN_MOSI[AWADDR][27]} {AXIL_MEM_IN_MOSI[AWADDR][28]} {AXIL_MEM_IN_MOSI[AWADDR][29]} {AXIL_MEM_IN_MOSI[AWADDR][30]} {AXIL_MEM_IN_MOSI[AWADDR][31]} {AXIL_MEM_IN_MOSI[AWADDR][32]} {AXIL_MEM_IN_MOSI[AWADDR][33]} {AXIL_MEM_IN_MOSI[AWADDR][34]} {AXIL_MEM_IN_MOSI[AWADDR][35]} {AXIL_MEM_IN_MOSI[AWADDR][36]} {AXIL_MEM_IN_MOSI[AWADDR][37]} {AXIL_MEM_IN_MOSI[AWADDR][38]} {AXIL_MEM_IN_MOSI[AWADDR][39]} {AXIL_MEM_IN_MOSI[AWADDR][40]} {AXIL_MEM_IN_MOSI[AWADDR][41]} {AXIL_MEM_IN_MOSI[AWADDR][42]} {AXIL_MEM_IN_MOSI[AWADDR][43]} {AXIL_MEM_IN_MOSI[AWADDR][44]} {AXIL_MEM_IN_MOSI[AWADDR][45]} {AXIL_MEM_IN_MOSI[AWADDR][46]} {AXIL_MEM_IN_MOSI[AWADDR][47]} {AXIL_MEM_IN_MOSI[AWADDR][48]} {AXIL_MEM_IN_MOSI[AWADDR][49]} {AXIL_MEM_IN_MOSI[AWADDR][50]} {AXIL_MEM_IN_MOSI[AWADDR][51]} {AXIL_MEM_IN_MOSI[AWADDR][52]} {AXIL_MEM_IN_MOSI[AWADDR][53]} {AXIL_MEM_IN_MOSI[AWADDR][54]} {AXIL_MEM_IN_MOSI[AWADDR][55]} {AXIL_MEM_IN_MOSI[AWADDR][56]} {AXIL_MEM_IN_MOSI[AWADDR][57]} {AXIL_MEM_IN_MOSI[AWADDR][58]} {AXIL_MEM_IN_MOSI[AWADDR][59]} {AXIL_MEM_IN_MOSI[AWADDR][60]} {AXIL_MEM_IN_MOSI[AWADDR][61]} {AXIL_MEM_IN_MOSI[AWADDR][62]} {AXIL_MEM_IN_MOSI[AWADDR][63]}]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {AXIL_MEM_OUT_MOSI[ARADDR][0]} {AXIL_MEM_OUT_MOSI[ARADDR][1]} {AXIL_MEM_OUT_MOSI[ARADDR][2]} {AXIL_MEM_OUT_MOSI[ARADDR][3]} {AXIL_MEM_OUT_MOSI[ARADDR][4]} {AXIL_MEM_OUT_MOSI[ARADDR][5]} {AXIL_MEM_OUT_MOSI[ARADDR][6]} {AXIL_MEM_OUT_MOSI[ARADDR][7]} {AXIL_MEM_OUT_MOSI[ARADDR][8]} {AXIL_MEM_OUT_MOSI[ARADDR][9]} {AXIL_MEM_OUT_MOSI[ARADDR][10]} {AXIL_MEM_OUT_MOSI[ARADDR][11]} {AXIL_MEM_OUT_MOSI[ARADDR][12]} {AXIL_MEM_OUT_MOSI[ARADDR][13]} {AXIL_MEM_OUT_MOSI[ARADDR][14]} {AXIL_MEM_OUT_MOSI[ARADDR][15]} {AXIL_MEM_OUT_MOSI[ARADDR][16]} {AXIL_MEM_OUT_MOSI[ARADDR][17]} {AXIL_MEM_OUT_MOSI[ARADDR][18]} {AXIL_MEM_OUT_MOSI[ARADDR][19]} {AXIL_MEM_OUT_MOSI[ARADDR][20]} {AXIL_MEM_OUT_MOSI[ARADDR][21]} {AXIL_MEM_OUT_MOSI[ARADDR][22]} {AXIL_MEM_OUT_MOSI[ARADDR][23]} {AXIL_MEM_OUT_MOSI[ARADDR][24]} {AXIL_MEM_OUT_MOSI[ARADDR][25]} {AXIL_MEM_OUT_MOSI[ARADDR][26]} {AXIL_MEM_OUT_MOSI[ARADDR][27]} {AXIL_MEM_OUT_MOSI[ARADDR][28]} {AXIL_MEM_OUT_MOSI[ARADDR][29]} {AXIL_MEM_OUT_MOSI[ARADDR][30]} {AXIL_MEM_OUT_MOSI[ARADDR][31]}]]
create_debug_port u_ila_1 probe
set_property port_width 5 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {MEM_ADDR_MSB[0]} {MEM_ADDR_MSB[1]} {MEM_ADDR_MSB[2]} {MEM_ADDR_MSB[3]} {MEM_ADDR_MSB[4]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {AXIL_MEM_IN_MISO[ARREADY]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {AXIL_MEM_IN_MISO[AWREADY]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {AXIL_MEM_IN_MISO[RVALID]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {AXIL_MEM_IN_MISO[WREADY]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {AXIL_MEM_IN_MOSI[ARVALID]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {AXIL_MEM_IN_MOSI[AWVALID]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {AXIL_MEM_IN_MOSI[RREADY]}]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {AXIL_MEM_IN_MOSI[WVALID]}]]

set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[11]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[21]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[7]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[15]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[28]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[8]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[12]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[5]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[3]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[0]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[9]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[2]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[16]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[18]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[22]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[24]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[27]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[29]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[1]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[4]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[10]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[17]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[13]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[19]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[25]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[14]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[31]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[23]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[30]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[26]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[20]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[6]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_160]
