DSCH 3.5
VERSION 4/30/2022 3:03:53 PM
BB(-200,-15,55,90)
SYM  #dreg
BB(-150,20,-120,45)
TITLE -138 28  #dreg9
MODEL 860
PROP                                                                                                                                   
REC(-175,10,0,0,r)
VIS 5
PIN(-150,25,0.000,0.000)D
PIN(-150,35,0.000,0.000)RST
PIN(-135,45,0.000,0.000)H
PIN(-120,35,0.020,0.002)Q
PIN(-120,25,0.020,0.002)nQ
LIG(-150,35,-145,35)
LIG(-150,25,-145,25)
LIG(-135,45,-135,44)
LIG(-135,42,-135,42)
LIG(-125,35,-120,35)
LIG(-125,25,-120,25)
LIG(-125,40,-145,40)
LIG(-125,20,-125,40)
LIG(-145,20,-125,20)
LIG(-145,40,-145,20)
LIG(-136,40,-135,38)
LIG(-135,38,-134,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(-105,20,-75,45)
TITLE -93 28  #dreg10
MODEL 860
PROP                                                                                                                                   
REC(-130,10,0,0,r)
VIS 5
PIN(-105,25,0.000,0.000)D
PIN(-105,35,0.000,0.000)RST
PIN(-90,45,0.000,0.000)H
PIN(-75,35,0.020,0.002)Q
PIN(-75,25,0.020,0.002)nQ
LIG(-105,35,-100,35)
LIG(-105,25,-100,25)
LIG(-90,45,-90,44)
LIG(-90,42,-90,42)
LIG(-80,35,-75,35)
LIG(-80,25,-75,25)
LIG(-80,40,-100,40)
LIG(-80,20,-80,40)
LIG(-100,20,-80,20)
LIG(-100,40,-100,20)
LIG(-91,40,-90,38)
LIG(-90,38,-89,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(-60,20,-30,45)
TITLE -48 28  #dreg11
MODEL 860
PROP                                                                                                                                   
REC(-85,10,0,0,r)
VIS 5
PIN(-60,25,0.000,0.000)D
PIN(-60,35,0.000,0.000)RST
PIN(-45,45,0.000,0.000)H
PIN(-30,35,0.020,0.002)Q
PIN(-30,25,0.020,0.002)nQ
LIG(-60,35,-55,35)
LIG(-60,25,-55,25)
LIG(-45,45,-45,44)
LIG(-45,42,-45,42)
LIG(-35,35,-30,35)
LIG(-35,25,-30,25)
LIG(-35,40,-55,40)
LIG(-35,20,-35,40)
LIG(-55,20,-35,20)
LIG(-55,40,-55,20)
LIG(-46,40,-45,38)
LIG(-45,38,-44,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(-15,20,15,45)
TITLE -3 28  #dreg12
MODEL 860
PROP                                                                                                                                   
REC(-40,10,0,0,r)
VIS 5
PIN(-15,25,0.000,0.000)D
PIN(-15,35,0.000,0.000)RST
PIN(0,45,0.000,0.000)H
PIN(15,35,0.020,0.002)Q
PIN(15,25,0.020,0.002)nQ
LIG(-15,35,-10,35)
LIG(-15,25,-10,25)
LIG(0,45,0,44)
LIG(0,42,0,42)
LIG(10,35,15,35)
LIG(10,25,15,25)
LIG(10,40,-10,40)
LIG(10,20,10,40)
LIG(-10,20,10,20)
LIG(-10,40,-10,20)
LIG(-1,40,0,38)
LIG(0,38,1,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #digit
BB(30,-15,55,20)
TITLE 30 17  #PC
MODEL 89
PROP                                                                                                                                   
REC(35,-10,15,21,r)
VIS 4
PIN(35,20,0.000,0.000)PC[3]
PIN(40,20,0.000,0.000)PC[2]
PIN(45,20,0.000,0.000)PC[1]
PIN(50,20,0.000,0.000)PC[0]
LIG(30,-15,30,15)
LIG(55,-15,30,-15)
LIG(55,15,55,-15)
LIG(30,15,55,15)
LIG(35,15,35,20)
LIG(40,15,40,20)
LIG(45,15,45,20)
LIG(50,15,50,20)
FSYM
SYM  #inv
BB(-185,45,-150,65)
TITLE -170 55  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-185,55,0.000,0.000)in
PIN(-150,55,0.005,0.002)out
LIG(-185,55,-175,55)
LIG(-175,45,-175,65)
LIG(-175,45,-160,55)
LIG(-175,65,-160,55)
LIG(-158,55,-158,55)
LIG(-156,55,-150,55)
VLG not not1(out,in);
FSYM
SYM  #button
BB(-194,51,-185,59)
TITLE -190 55  #ClearCounter
MODEL 59
PROP                                                                                                                                   
REC(-193,52,6,6,r)
VIS 1
PIN(-185,55,0.000,0.000)ClearCounter
LIG(-186,55,-185,55)
LIG(-194,59,-194,51)
LIG(-186,59,-194,59)
LIG(-186,51,-186,59)
LIG(-194,51,-186,51)
LIG(-193,58,-193,52)
LIG(-187,58,-193,58)
LIG(-187,52,-187,58)
LIG(-193,52,-187,52)
FSYM
SYM  #and2
BB(-185,70,-150,90)
TITLE -173 81  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-185,85,0.000,0.000)b
PIN(-185,75,0.000,0.000)a
PIN(-150,80,0.015,0.004)s
LIG(-185,85,-177,85)
LIG(-177,70,-177,90)
LIG(-157,80,-150,80)
LIG(-158,82,-161,86)
LIG(-157,80,-158,82)
LIG(-158,78,-157,80)
LIG(-161,74,-158,78)
LIG(-166,71,-161,74)
LIG(-161,86,-166,89)
LIG(-166,89,-177,90)
LIG(-177,70,-166,71)
LIG(-185,75,-177,75)
VLG and and2(out,a,b);
FSYM
SYM  #button
BB(-194,81,-185,89)
TITLE -190 85  #EnableCOunt
MODEL 59
PROP                                                                                                                                   
REC(-193,82,6,6,r)
VIS 1
PIN(-185,85,0.000,0.000)EnableCOunt
LIG(-186,85,-185,85)
LIG(-194,89,-194,81)
LIG(-186,89,-194,89)
LIG(-186,81,-186,89)
LIG(-194,81,-186,81)
LIG(-193,88,-193,82)
LIG(-187,88,-193,88)
LIG(-187,82,-187,88)
LIG(-193,82,-187,82)
FSYM
SYM  #clock
BB(-200,72,-185,78)
TITLE -195 75  #clock1
MODEL 69
PROP   10 10 0                                                                                                                              
REC(-198,73,6,4,r)
VIS 1
PIN(-185,75,0.250,0.100)MainClock
LIG(-190,75,-185,75)
LIG(-195,73,-197,73)
LIG(-191,73,-193,73)
LIG(-190,72,-190,78)
LIG(-200,78,-200,72)
LIG(-195,77,-195,73)
LIG(-193,73,-193,77)
LIG(-193,77,-195,77)
LIG(-197,77,-199,77)
LIG(-197,73,-197,77)
LIG(-190,78,-200,78)
LIG(-190,72,-200,72)
FSYM
CNC(-60 55)
CNC(-105 55)
CNC(0 50)
CNC(-75 45)
CNC(-120 45)
LIG(-150,55,-105,55)
LIG(-15,55,-15,35)
LIG(-60,35,-60,55)
LIG(-60,55,-15,55)
LIG(-105,35,-105,55)
LIG(-105,55,-60,55)
LIG(-150,35,-150,55)
LIG(-150,25,-150,15)
LIG(-150,15,-120,15)
LIG(-120,15,-120,25)
LIG(-105,25,-105,15)
LIG(-105,15,-75,15)
LIG(-75,15,-75,25)
LIG(-60,25,-60,15)
LIG(-60,15,-30,15)
LIG(-30,15,-30,25)
LIG(-15,25,-15,15)
LIG(-15,15,15,15)
LIG(15,15,15,25)
LIG(15,35,35,35)
LIG(35,35,35,20)
LIG(-30,35,-30,50)
LIG(-30,50,0,50)
LIG(40,50,40,20)
LIG(0,50,0,45)
LIG(0,50,40,50)
LIG(-75,35,-75,45)
LIG(-75,60,45,60)
LIG(45,60,45,20)
LIG(50,20,50,65)
LIG(50,65,-120,65)
LIG(-120,65,-120,45)
LIG(-45,45,-75,45)
LIG(-75,45,-75,60)
LIG(-90,45,-120,45)
LIG(-120,45,-120,35)
LIG(-135,45,-135,80)
LIG(-150,80,-135,80)
FFIG D:\AN4\Sem2\VLSI\Proiect\ProgramCounter0to15.sch
