# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../src/soc_top.sv" \

verilog xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../src/cpu/exec/div_uu.v" \

sv xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../src/cpu/fetch/bht.sv" \
"../../../../../src/cpu/fetch/branch_predictor.sv" \
"../../../../../src/cpu/fetch/btb.sv" \
"../../../../../src/cache/cache_controller.sv" \
"../../../../../src/cpu/exec/count_bit.sv" \
"../../../../../src/cpu/cpu_core.sv" \
"../../../../../src/cpu/ctrl.sv" \
"../../../../../src/cpu/mem/dbus_mux.sv" \
"../../../../../src/cpu/decode/decode_and_issue.sv" \
"../../../../../src/cpu/decode/decode_branch.sv" \
"../../../../../src/cpu/decode/decoder.sv" \
"../../../../../src/utils/fifo_v3.sv" \
"../../../../../src/cpu/hilo.sv" \
"../../../../../src/cpu/exec/hilo_forward.sv" \
"../../../../../src/cpu/exec/instr_exec.sv" \
"../../../../../src/cpu/fetch/instr_fetch.sv" \
"../../../../../src/cpu/decode/instr_issue.sv" \
"../../../../../src/cpu/mem/instr_mem.sv" \
"../../../../../src/cpu/fetch/instr_queue.sv" \
"../../../../../src/cpu/mmu/mmu.sv" \
"../../../../../src/cpu/exec/multi_cycle_exec.sv" \
"../../../../../src/cpu/fetch/multi_queue.sv" \
"../../../../../src/nontrivial_mips_impl.sv" \
"../../../../../src/cpu/fetch/pc_generator.sv" \
"../../../../../src/cpu/fetch/ras.sv" \
"../../../../../src/cpu/regfile.sv" \
"../../../../../src/cpu/decode/register_forward.sv" \
"../../../../../src/cpu/mmu/tlb.sv" \
"../../../../../src/cpu/mmu/tlb_lookup.sv" \

verilog xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../src/nontrivial_mips.v" \

sv xil_defaultlib  --include "../../../../../src" --include "../../../../../src/utils" --include "../../../../../src/cpu" \
"../../../../../testbench/cpu/multi_queue_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
