
*** Running vivado
    with args -log sampling.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sampling.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sampling.tcl -notrace
Command: synth_design -top sampling -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 323.496 ; gain = 81.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sampling' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:30]
INFO: [Synth 8-3491] module 'clock_change' declared at 'D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/realtime/clock_change_stub.vhdl:5' bound to instance 'CLK' of component 'clock_change' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clock_change' [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/realtime/clock_change_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ram_memo' declared at 'D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/realtime/ram_memo_stub.vhdl:5' bound to instance 'ram' of component 'ram_memo' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:83]
INFO: [Synth 8-638] synthesizing module 'ram_memo' [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/realtime/ram_memo_stub.vhdl:17]
INFO: [Synth 8-3491] module 'pmod_clk_gen' declared at 'D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/imports/new/pmod_clk_gen.vhd:7' bound to instance 'pmod_clk' of component 'pmod_clk_gen' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:92]
INFO: [Synth 8-638] synthesizing module 'pmod_clk_gen' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/imports/new/pmod_clk_gen.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pmod_clk_gen' (1#1) [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/imports/new/pmod_clk_gen.vhd:17]
INFO: [Synth 8-3491] module 'shift_register' declared at 'D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:4' bound to instance 'reg' of component 'shift_register' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:100]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element reg_frame_reg was removed.  [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element reg_frame_next_reg was removed.  [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element reg_frame_reg was removed.  [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element enable_count_next_reg was removed.  [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'sampling' (3#1) [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 373.797 ; gain = 132.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 373.797 ; gain = 132.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp9/clock_change_in_context.xdc] for cell 'CLK'
Finished Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp9/clock_change_in_context.xdc] for cell 'CLK'
Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp11/ram_memo_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp11/ram_memo_in_context.xdc] for cell 'ram'
Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/UNI/TFG/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNI/TFG/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sampling_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sampling_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 713.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp9/clock_change_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  D:/UNI/TFG/octave_main/octave_main.runs/synth_1/.Xil/Vivado-10488-DESKTOP-DR3C0JT/dcp9/clock_change_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count256" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'enable_gen_reg' into 'enable_count_reg' [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element enable_gen_reg was removed.  [D:/UNI/TFG/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:94]
INFO: [Synth 8-5544] ROM "led_inforead" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_infowrite" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "filled_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "filled_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enable_memo_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "frame_number_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sampling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module pmod_clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pmod_clk/count8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pmod_clk/count256" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addra_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "filled_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "filled_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "frame_number_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enable_memo_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (frame_reg[11]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[10]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[9]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[8]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[7]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[6]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[5]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[4]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[3]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[2]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[1]) is unused and will be removed from module sampling.
WARNING: [Synth 8-3332] Sequential element (frame_reg[0]) is unused and will be removed from module sampling.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK/clk_22MHz' to pin 'CLK/bbstub_clk_22MHz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 713.387 ; gain = 471.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 729.344 ; gain = 487.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sampling    | reg/r_reg_reg[12] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock_change  |         1|
|2     |ram_memo      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clock_change_bbox |     1|
|2     |ram_memo_bbox     |     1|
|3     |CARRY4            |    53|
|4     |LUT1              |   113|
|5     |LUT2              |   188|
|6     |LUT3              |     6|
|7     |LUT4              |    18|
|8     |LUT5              |     8|
|9     |LUT6              |   167|
|10    |SRL16E            |     1|
|11    |FDCE              |   182|
|12    |FDPE              |     1|
|13    |FDRE              |     1|
|14    |IBUF              |     4|
|15    |OBUF              |     6|
+------+------------------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   761|
|2     |  pmod_clk |pmod_clk_gen   |   323|
|3     |  \reg     |shift_register |    27|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 738.375 ; gain = 157.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 738.375 ; gain = 496.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

47 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 738.375 ; gain = 505.742
INFO: [Common 17-1381] The checkpoint 'D:/UNI/TFG/octave_main/octave_main.runs/synth_1/sampling.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 738.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 17 10:56:47 2018...
