-makelib ies_lib/xpm -sv \
  "D:/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "D:/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/dist_mem_gen_v8_0_13 \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v" \
-endlib
-makelib ies_lib/xlslice_v1_0_2 \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_util_vector_logic_0_0/sim/simPipeCPU_util_vector_logic_0_0.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/ImmGen.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/Regs.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/alu.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/controller.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/datapath.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/pCPU.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_pCPU_0_0/sim/simPipeCPU_pCPU_0_0.v" \
  "../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

