{
    "DESIGN_NAME": "user_proj_final",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", 
                        "dir::../../verilog/rtl/backdoor_spi/backdoor_spi_dff_buffer.v", 
                        "dir::../../verilog/rtl/backdoor_spi/shift_in_reg.v",
                        "dir::../../verilog/rtl/backdoor_spi/shift_out_reg.v",
                        "dir::../../verilog/rtl/backdoor_spi/backdoor_spi.v",
                        "dir::../../verilog/rtl/design/module_control.v",
                        "dir::../../verilog/rtl/design/wishbone_test.v",
                        "dir::../../verilog/rtl/dsp/up_counter.v", 
                        "dir::../../verilog/rtl/dsp/mac.v",
                        "dir::../../verilog/rtl/dsp/dsp.v",
                        "dir::../../verilog/rtl/user_proj_final.v"

    ],

    "VERILOG_FILES_BLACKBOX": ["dir::../../verilog/rtl/design/NAND.v", "dir::../../verilog/rtl/design/sky130_fd_sc_hdll__clkmux2_1.v"],
    "EXTRA_LEFS": ["dir::../../lef/NAND.lef", "dir::../../lef/sky130_fd_sc_hdll__clkmux2_1.lef"],
    "EXTRA_GDS_FILES": ["dir::../../gds/NAND.gds", "dir::../../gds/sky130_fd_sc_hdll__clkmux2_1.gds"], 

    "FP_PDN_CORE_RING"                : "1",
    "FP_PDN_CORE_RING_HOFFSET"        : "14",
    "FP_PDN_CORE_RING_HSPACING"       : "1.7",
    "FP_PDN_CORE_RING_HWIDTH"         : "3.1",
    "FP_PDN_CORE_RING_VOFFSET"        : "14",
    "FP_PDN_CORE_RING_VSPACING"       : "1.7",
    "FP_PDN_CORE_RING_VWIDTH"         : "3.1",

    "ROUTING_CORES" : 8,

    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",

    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 600 600",

    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.55,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_final.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}