$date
	Thu Nov 23 11:53:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module button_counter_tb $end
$var wire 16 ! producto [15:0] $end
$var reg 1 " NEXT $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " NEXT $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 33 % counter [32:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 16 ' producto [15:0] $end
$var reg 3 ( state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
b0 &
b0 %
1$
0#
0"
bx !
$end
#10
1#
#20
0#
0$
#30
1#
#40
0#
#50
b1 (
b1 &
1#
1"
#60
0#
#70
b1 %
b10 (
b10 &
1#
0"
#80
0#
#90
1#
#100
0#
#110
b0 (
b1 &
1#
1"
#120
0#
#130
b0 &
1#
0"
#140
0#
#150
1#
#160
0#
#170
1#
#180
b1 &
0#
1"
#190
b1 (
1#
#200
b10 &
0#
0"
#210
b10 %
b10 (
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
