Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan  5 22:57:31 2021
| Host         : DESKTOP-FICHOQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.742     -103.439                     98                 8198        0.041        0.000                      0                 8198        3.000        0.000                       0                  2816  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 17.857}     35.714          28.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll          9.673        0.000                      0                 8034        0.041        0.000                      0                 8034       17.357        0.000                       0                  2711  
  timer_clk_clk_pll        6.120        0.000                      0                   66        0.156        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll         -0.870      -24.790                     33                   33        0.154        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll       -1.742      -78.649                     65                   65        0.072        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        25.615ns  (logic 5.699ns (22.249%)  route 19.916ns (77.751%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 33.946 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.308    16.536    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.328    16.864 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           6.386    23.250    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.724    33.946    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.439    
                         clock uncertainty           -0.074    33.366    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.923    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.923    
                         arrival time                         -23.250    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.902ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        25.392ns  (logic 5.699ns (22.444%)  route 19.693ns (77.556%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 33.953 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.179    17.407    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.328    17.735 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=3, routed)           5.292    23.027    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y30         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.731    33.953    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.446    
                         clock uncertainty           -0.074    33.373    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.930    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.930    
                         arrival time                         -23.027    
  -------------------------------------------------------------------
                         slack                                  9.902    

Slack (MET) :             9.942ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        25.337ns  (logic 5.699ns (22.492%)  route 19.638ns (77.508%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 33.938 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.281    16.509    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.837 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=3, routed)           6.135    22.972    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.716    33.938    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.431    
                         clock uncertainty           -0.074    33.358    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.915    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  9.942    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        25.293ns  (logic 5.699ns (22.532%)  route 19.594ns (77.468%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 33.941 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.290    16.518    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.328    16.846 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=3, routed)           6.082    22.928    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.719    33.941    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.434    
                         clock uncertainty           -0.074    33.361    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.918    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.918    
                         arrival time                         -22.928    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             10.387ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.906ns  (logic 5.699ns (22.882%)  route 19.207ns (77.118%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 33.952 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.726    16.954    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.328    17.282 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           5.260    22.541    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y31         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.730    33.952    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.445    
                         clock uncertainty           -0.074    33.372    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.929    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                         -22.541    
  -------------------------------------------------------------------
                         slack                                 10.387    

Slack (MET) :             10.427ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.691ns  (logic 5.699ns (23.081%)  route 18.992ns (76.919%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 33.776 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.838    17.066    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)        0.328    17.394 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=3, routed)           4.932    22.326    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y29         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.554    33.776    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.270    
                         clock uncertainty           -0.074    33.196    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.753    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.753    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 10.427    

Slack (MET) :             10.511ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.599ns  (logic 5.699ns (23.168%)  route 18.900ns (76.832%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 33.768 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.092    17.320    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X56Y69         LUT6 (Prop_lut6_I5_O)        0.328    17.648 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=3, routed)           4.586    22.234    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y26         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.546    33.768    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.262    
                         clock uncertainty           -0.074    33.188    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.745    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.745    
                         arrival time                         -22.234    
  -------------------------------------------------------------------
                         slack                                 10.511    

Slack (MET) :             10.590ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.527ns  (logic 5.699ns (23.236%)  route 18.828ns (76.764%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 33.775 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.101    17.329    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X56Y69         LUT6 (Prop_lut6_I5_O)        0.328    17.657 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=3, routed)           4.505    22.162    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y28         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.553    33.775    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.269    
                         clock uncertainty           -0.074    33.195    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.752    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.752    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 10.590    

Slack (MET) :             10.682ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.627ns  (logic 5.761ns (23.393%)  route 18.866ns (76.607%))
  Logic Levels:           23  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 33.952 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.619    -2.379    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cpu/u_execute/rs_op_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518    -1.861 r  cpu/u_execute/rs_op_r_reg[2]/Q
                         net (fo=72, routed)          1.316    -0.546    cpu/u_execute/rs_op[2]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124    -0.422 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.754    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.878 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.983    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.135 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.020    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.352 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.920    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.515 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.515    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.830 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.020    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.349 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.989    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.317 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.924    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.048 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.048    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.580 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.694    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.808 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.808    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.922 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.922    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.161 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.982    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.284 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.729    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.853 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.486    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.610 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.209    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.333 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.856    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.980 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.791    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.908 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.194    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.542 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.107    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.223 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.469    17.693    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.328    18.021 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=10, routed)          4.226    22.247    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/ENA
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.730    33.952    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.506    33.446    
                         clock uncertainty           -0.074    33.372    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.929    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         32.930    
                         arrival time                         -22.247    
  -------------------------------------------------------------------
                         slack                                 10.682    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.714ns  (cpu_clk_clk_pll rise@35.714ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        24.549ns  (logic 5.699ns (23.215%)  route 18.850ns (76.785%))
  Logic Levels:           23  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 33.948 - 35.714 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.633    -2.365    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.909 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=81, routed)          1.368    -0.541    cpu/u_execute/rs_op[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.124    -0.417 f  cpu/u_execute/reg_hi[31]_i_8/O
                         net (fo=168, routed)         1.176     0.758    cpu/u_execute/reg_hi[31]_i_8_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.124     0.882 f  cpu/u_execute/reg_hi[0]_i_5/O
                         net (fo=35, routed)          1.105     1.987    cpu/u_execute/reg_hi[0]_i_5_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.152     2.139 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.885     3.024    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.332     3.356 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.568     3.924    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.519 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.519    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.834 f  cpu/u_execute/reg_hi_reg[8]_i_3/O[3]
                         net (fo=3, routed)           1.190     6.024    cpu/u_execute/reg_hi_reg[8]_i_3_n_4
    SLICE_X46Y83         LUT3 (Prop_lut3_I2_O)        0.329     6.353 r  cpu/u_execute/reg_lo[8]_i_3/O
                         net (fo=2, routed)           0.640     6.993    cpu/u_execute/reg_lo[8]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.328     7.321 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13/O
                         net (fo=3, routed)           0.608     7.929    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_13_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.053 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.053    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_9_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.585 r  cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.585    cpu/u_execute/data_sram_addr_OBUF[11]_inst_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.699    cpu/u_execute/data_sram_addr_OBUF[15]_inst_i_1_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    cpu/u_execute/data_sram_addr_OBUF[19]_inst_i_1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    cpu/u_execute/data_sram_addr_OBUF[23]_inst_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.166 f  cpu/u_execute/data_sram_addr_OBUF[27]_inst_i_1/O[2]
                         net (fo=6, routed)           0.820     9.986    cpu/u_execute/data_sram_addr_OBUF[26]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.302    10.288 r  cpu/u_execute/fetching_data_r_i_9/O
                         net (fo=2, routed)           0.445    10.733    cpu/u_execute/fetching_data_r_i_9_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.857 r  cpu/u_execute/fetching_data_r_i_6/O
                         net (fo=6, routed)           0.634    11.491    cpu/u_execute/fetching_data_r_i_6_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.598    12.213    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_5_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.523    12.860    cpu/u_execute/debug_wb_rf_wen_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.984 r  cpu/u_execute/inst_fsm_r[2]_i_7/O
                         net (fo=4, routed)           0.811    13.795    cpu/u_fetch/full_to_fetch0__0
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.117    13.912 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.286    14.198    cpu/u_fetch/pc_out_valid1
    SLICE_X66Y97         LUT6 (Prop_lut6_I4_O)        0.348    14.546 r  cpu/u_fetch/inst_sram_en_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.566    15.112    cpu/u_execute/pc_out_valid
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    15.228 r  cpu/u_execute/inst_sram_en_OBUF_inst_i_1/O
                         net (fo=41, routed)          1.929    17.157    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.328    17.485 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           4.699    22.184    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     35.714    35.714 r  
    E3                                                0.000    35.714 r  clk (IN)
                         net (fo=0)                   0.000    35.714    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    37.126 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    38.366    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    30.497 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    32.131    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.222 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.726    33.948    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.506    33.441    
                         clock uncertainty           -0.074    33.368    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.925    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                         -22.184    
  -------------------------------------------------------------------
                         slack                                 10.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cpu/u_fetch/ir_inst_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            cpu/u_execute/rs_dest_r_reg[0]__0/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.003%)  route 0.218ns (53.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.565    -0.528    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cpu/u_fetch/ir_inst_r_reg[16]/Q
                         net (fo=27, routed)          0.218    -0.169    cpu/u_fetch/irbus[49]
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.124 r  cpu/u_fetch/rs_dest_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    cpu/u_execute/rs_dest_r_reg[0]
    SLICE_X45Y99         FDSE                                         r  cpu/u_execute/rs_dest_r_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.837    -0.293    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X45Y99         FDSE                                         r  cpu/u_execute/rs_dest_r_reg[0]__0/C
                         clock pessimism              0.037    -0.256    
    SLICE_X45Y99         FDSE (Hold_fdse_C_D)         0.091    -0.165    cpu/u_execute/rs_dest_r_reg[0]__0
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/u_fetch/ir_inst_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            cpu/u_execute/rs_dest_r_reg[3]__0/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.836%)  route 0.248ns (57.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.565    -0.528    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cpu/u_fetch/ir_inst_r_reg[14]/Q
                         net (fo=16, routed)          0.248    -0.139    cpu/u_fetch/irbus[47]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.094 r  cpu/u_fetch/rs_dest_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    cpu/u_execute/rs_dest_r_reg[3]
    SLICE_X44Y99         FDSE                                         r  cpu/u_execute/rs_dest_r_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.837    -0.293    cpu/u_execute/clk_IBUF_BUFG
    SLICE_X44Y99         FDSE                                         r  cpu/u_execute/rs_dest_r_reg[3]__0/C
                         clock pessimism              0.037    -0.256    
    SLICE_X44Y99         FDSE (Hold_fdse_C_D)         0.092    -0.164    cpu/u_execute/rs_dest_r_reg[3]__0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.560    -0.533    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.059    -0.333    confreg/timer_r1[22]
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.830    -0.300    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.233    -0.533    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.076    -0.457    confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.560    -0.533    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[21]/Q
                         net (fo=1, routed)           0.058    -0.334    confreg/timer_r1[21]
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.830    -0.300    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r2_reg[21]/C
                         clock pessimism             -0.233    -0.533    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.071    -0.462    confreg/timer_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.556    -0.537    confreg/cpu_clk
    SLICE_X68Y77         FDRE                                         r  confreg/timer_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/timer_r1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.331    confreg/timer_r1[0]
    SLICE_X68Y77         FDRE                                         r  confreg/timer_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.825    -0.305    confreg/cpu_clk
    SLICE_X68Y77         FDRE                                         r  confreg/timer_r2_reg[0]/C
                         clock pessimism             -0.232    -0.537    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.075    -0.462    confreg/timer_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cpu/u_fetch/inst_code_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            cpu/u_fetch/ir_inst_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.565    -0.528    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  cpu/u_fetch/inst_code_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cpu/u_fetch/inst_code_r_reg[16]/Q
                         net (fo=1, routed)           0.054    -0.333    cpu/u_fetch/inst_code_r[16]
    SLICE_X41Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.288 r  cpu/u_fetch/ir_inst_r[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    cpu/u_fetch/new_inst_code[16]
    SLICE_X41Y101        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.837    -0.293    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[16]/C
                         clock pessimism             -0.222    -0.515    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.091    -0.424    cpu/u_fetch/ir_inst_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cpu/u_fetch/inst_code_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            cpu/u_fetch/ir_inst_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.563    -0.530    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  cpu/u_fetch/inst_code_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  cpu/u_fetch/inst_code_r_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.302    cpu/u_fetch/inst_code_r[18]
    SLICE_X60Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.257 r  cpu/u_fetch/ir_inst_r[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    cpu/u_fetch/new_inst_code[18]
    SLICE_X60Y101        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.833    -0.296    cpu/u_fetch/clk_IBUF_BUFG
    SLICE_X60Y101        FDRE                                         r  cpu/u_fetch/ir_inst_r_reg[18]/C
                         clock pessimism             -0.221    -0.517    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.120    -0.397    cpu/u_fetch/ir_inst_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 confreg/io_simu_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_rdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.559    -0.534    confreg/cpu_clk
    SLICE_X67Y81         FDRE                                         r  confreg/io_simu_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/io_simu_reg[10]/Q
                         net (fo=1, routed)           0.091    -0.302    confreg/io_simu[10]
    SLICE_X66Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  confreg/conf_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    confreg/conf_rdata_reg[10]_i_1_n_0
    SLICE_X66Y81         FDRE                                         r  confreg/conf_rdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.829    -0.301    confreg/cpu_clk
    SLICE_X66Y81         FDRE                                         r  confreg/conf_rdata_reg_reg[10]/C
                         clock pessimism             -0.220    -0.521    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.121    -0.400    confreg/conf_rdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 confreg/step1_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.216%)  route 0.314ns (62.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.550    -0.543    confreg/cpu_clk
    SLICE_X53Y76         FDRE                                         r  confreg/step1_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  confreg/step1_count_reg[19]/Q
                         net (fo=3, routed)           0.314    -0.088    confreg/step1_sample
    SLICE_X51Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.043 r  confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.043    confreg/step1_flag_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.818    -0.312    confreg/cpu_clk
    SLICE_X51Y76         FDRE                                         r  confreg/step1_flag_reg/C
                         clock pessimism              0.032    -0.280    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.092    -0.188    confreg/step1_flag_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.561    -0.532    confreg/cpu_clk
    SLICE_X71Y83         FDRE                                         r  confreg/timer_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  confreg/timer_r1_reg[25]/Q
                         net (fo=1, routed)           0.059    -0.345    confreg/timer_r1[25]
    SLICE_X70Y83         FDRE                                         r  confreg/timer_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.831    -0.299    confreg/cpu_clk
    SLICE_X70Y83         FDRE                                         r  confreg/timer_r2_reg[25]/C
                         clock pessimism             -0.220    -0.519    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.010    -0.509    confreg/timer_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 17.857 }
Period(ns):         35.714
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X3Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X0Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X3Y15    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X0Y2     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X0Y3     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X0Y4     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X1Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X3Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X1Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         35.714      32.822     RAMB36_X3Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       35.714      124.286    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X74Y86    confreg/cr2_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X75Y86    confreg/led_data_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X75Y86    confreg/led_data_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X57Y83    confreg/led_rg1_data_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X41Y103   cpu/u_decode/u0_gr_heap/heap_01_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X47Y93    cpu/u_execute/cr_desave_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X47Y93    cpu/u_execute/cr_desave_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X48Y95    cpu/u_execute/cr_epc_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X47Y96    cpu/u_execute/cr_epc_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X47Y96    cpu/u_execute/cr_epc_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X47Y96    cpu/u_execute/cr_epc_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X49Y94    cpu/u_execute/cr_errorepc_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X49Y94    cpu/u_execute/cr_errorepc_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.857      17.357     SLICE_X49Y94    cpu/u_execute/cr_errorepc_reg[21]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         17.857      17.357     SLICE_X48Y96    cpu/u_execute/cr_errorepc_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 2.130ns (55.092%)  route 1.736ns (44.908%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.147 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[24]_i_1_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.481 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.481    confreg/timer_reg[28]_i_1_n_6
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.409     7.602    
                         clock uncertainty           -0.062     7.540    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)        0.062     7.602    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 2.109ns (54.846%)  route 1.736ns (45.154%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.147 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[24]_i_1_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.460 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.460    confreg/timer_reg[28]_i_1_n_4
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.409     7.602    
                         clock uncertainty           -0.062     7.540    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)        0.062     7.602    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 2.035ns (53.960%)  route 1.736ns (46.040%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.147 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[24]_i_1_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.386 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.386    confreg/timer_reg[28]_i_1_n_5
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.409     7.602    
                         clock uncertainty           -0.062     7.540    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)        0.062     7.602    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.019ns (53.764%)  route 1.736ns (46.236%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 8.011 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.147 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[24]_i_1_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.370 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.370    confreg/timer_reg[28]_i_1_n_7
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.503     8.011    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.409     7.602    
                         clock uncertainty           -0.062     7.540    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)        0.062     7.602    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 2.016ns (53.727%)  route 1.736ns (46.273%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.367 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.367    confreg/timer_reg[24]_i_1_n_6
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.409     7.601    
                         clock uncertainty           -0.062     7.539    
    SLICE_X69Y83         FDRE (Setup_fdre_C_D)        0.062     7.601    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.995ns (53.467%)  route 1.736ns (46.533%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.346 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[24]_i_1_n_4
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.409     7.601    
                         clock uncertainty           -0.062     7.539    
    SLICE_X69Y83         FDRE (Setup_fdre_C_D)        0.062     7.601    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.921ns (52.525%)  route 1.736ns (47.475%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.272 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.272    confreg/timer_reg[24]_i_1_n_5
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.409     7.601    
                         clock uncertainty           -0.062     7.539    
    SLICE_X69Y83         FDRE (Setup_fdre_C_D)        0.062     7.601    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.905ns (52.317%)  route 1.736ns (47.683%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 8.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.033 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.033    confreg/timer_reg[20]_i_1_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.256 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.256    confreg/timer_reg[24]_i_1_n_7
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.502     8.010    confreg/timer_clk
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.409     7.601    
                         clock uncertainty           -0.062     7.539    
    SLICE_X69Y83         FDRE (Setup_fdre_C_D)        0.062     7.601    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.902ns (52.277%)  route 1.736ns (47.723%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 8.009 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.253 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.253    confreg/timer_reg[20]_i_1_n_6
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.501     8.009    confreg/timer_clk
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.409     7.600    
                         clock uncertainty           -0.062     7.538    
    SLICE_X69Y82         FDRE (Setup_fdre_C_D)        0.062     7.600    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.881ns (52.000%)  route 1.736ns (48.000%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 8.009 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    -2.385    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.929 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.736    -0.193    confreg/write_timer_begin_r2
    SLICE_X69Y77         LUT4 (Prop_lut4_I2_O)        0.124    -0.069 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.069    confreg/timer[0]_i_6_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.463 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.463    confreg/timer_reg[0]_i_1_n_0
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.577 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.577    confreg/timer_reg[4]_i_1_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.691 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.691    confreg/timer_reg[8]_i_1_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.805 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.805    confreg/timer_reg[12]_i_1_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.919 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.919    confreg/timer_reg[16]_i_1_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.232 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.232    confreg/timer_reg[20]_i_1_n_4
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.501     8.009    confreg/timer_clk
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.409     7.600    
                         clock uncertainty           -0.062     7.538    
    SLICE_X69Y82         FDRE (Setup_fdre_C_D)        0.062     7.600    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.541    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.321    confreg/conf_wdata_r1[12]
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.310    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.231    -0.541    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.064    -0.477    confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.541    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.321    confreg/conf_wdata_r1[13]
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.310    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.231    -0.541    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.064    -0.477    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.541    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.321    confreg/conf_wdata_r1[0]
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.310    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.231    -0.541    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.060    -0.481    confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.173%)  route 0.359ns (71.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.554    -0.539    confreg/timer_clk
    SLICE_X51Y79         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.039    confreg/conf_wdata_r1[2]
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.311    confreg/timer_clk
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism              0.032    -0.279    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.075    -0.204    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.541    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.321    confreg/conf_wdata_r1[11]
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.310    confreg/timer_clk
    SLICE_X60Y76         FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.231    -0.541    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.053    -0.488    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.541    confreg/timer_clk
    SLICE_X59Y73         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.309    confreg/conf_wdata_r1[5]
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.311    confreg/timer_clk
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.218    -0.529    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.022    -0.507    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.297%)  route 0.190ns (53.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.537    confreg/timer_clk
    SLICE_X54Y82         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.190    -0.183    confreg/conf_wdata_r1[22]
    SLICE_X60Y82         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.303    confreg/timer_clk
    SLICE_X60Y82         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.197    -0.500    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.076    -0.424    confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.780%)  route 0.232ns (62.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.554    -0.539    confreg/timer_clk
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.232    -0.166    confreg/conf_wdata_r1[18]
    SLICE_X59Y80         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X59Y80         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.197    -0.502    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.075    -0.427    confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.551    -0.542    confreg/timer_clk
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.201    -0.200    confreg/conf_wdata_r1[7]
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.311    confreg/timer_clk
    SLICE_X61Y74         FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.078    -0.464    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.033%)  route 0.192ns (59.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.555    -0.538    confreg/timer_clk
    SLICE_X53Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.192    -0.218    confreg/conf_wdata_r1[27]
    SLICE_X60Y82         FDRE                                         r  confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.827    -0.303    confreg/timer_clk
    SLICE_X60Y82         FDRE                                         r  confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.197    -0.500    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.011    -0.489    confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y76    confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y76    confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y76    confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y76    confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y76    confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y77    confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y80    confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y80    confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y81    confreg/conf_wdata_r1_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y81    confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y81    confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y81    confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y81    confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y81    confreg/conf_wdata_r1_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y76    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y76    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y77    confreg/conf_wdata_r1_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :           33  Failing Endpoints,  Worst Slack       -0.870ns,  Total Violation      -24.790ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.853ns  (logic 0.456ns (24.612%)  route 1.397ns (75.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 69.439 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.375ns = ( 67.625 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.623    67.625    confreg/timer_clk
    SLICE_X69Y83         FDRE                                         r  confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.456    68.081 r  confreg/timer_reg[24]/Q
                         net (fo=2, routed)           1.397    69.478    confreg/timer_reg[24]
    SLICE_X71Y83         FDRE                                         r  confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.502    69.439    confreg/cpu_clk
    SLICE_X71Y83         FDRE                                         r  confreg/timer_r1_reg[24]/C
                         clock pessimism             -0.591    68.848    
                         clock uncertainty           -0.194    68.654    
    SLICE_X71Y83         FDRE (Setup_fdre_C_D)       -0.047    68.607    confreg/timer_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         68.607    
                         arrival time                         -69.478    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.808ns  (logic 0.456ns (25.215%)  route 1.352ns (74.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 69.432 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.385ns = ( 67.615 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613    67.615    confreg/timer_clk
    SLICE_X68Y76         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456    68.071 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.352    69.423    confreg/write_timer_begin_r2
    SLICE_X68Y77         FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.495    69.432    confreg/cpu_clk
    SLICE_X68Y77         FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.591    68.841    
                         clock uncertainty           -0.194    68.647    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)       -0.043    68.604    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         68.604    
                         arrival time                         -69.423    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.760ns  (logic 0.456ns (25.909%)  route 1.304ns (74.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 69.440 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 67.626 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.624    67.626    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.456    68.082 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           1.304    69.386    confreg/timer_reg[31]
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.503    69.440    confreg/cpu_clk
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.591    68.849    
                         clock uncertainty           -0.194    68.655    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)       -0.062    68.593    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         68.593    
                         arrival time                         -69.386    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.721ns  (logic 0.456ns (26.492%)  route 1.265ns (73.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 69.436 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 67.622 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.620    67.622    confreg/timer_clk
    SLICE_X69Y81         FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.456    68.078 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           1.265    69.343    confreg/timer_reg[17]
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.499    69.436    confreg/cpu_clk
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[17]/C
                         clock pessimism             -0.591    68.845    
                         clock uncertainty           -0.194    68.651    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)       -0.093    68.558    confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         68.558    
                         arrival time                         -69.343    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.721ns  (logic 0.456ns (26.497%)  route 1.265ns (73.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 69.434 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.381ns = ( 67.619 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.617    67.619    confreg/timer_clk
    SLICE_X69Y78         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.456    68.075 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           1.265    69.340    confreg/timer_reg[4]
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.497    69.434    confreg/cpu_clk
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism             -0.591    68.843    
                         clock uncertainty           -0.194    68.649    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)       -0.093    68.556    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         68.556    
                         arrival time                         -69.340    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.765ns  (logic 0.456ns (25.831%)  route 1.309ns (74.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 69.435 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 67.621 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.619    67.621    confreg/timer_clk
    SLICE_X69Y80         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_fdre_C_Q)         0.456    68.077 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.309    69.386    confreg/timer_reg[15]
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.498    69.435    confreg/cpu_clk
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism             -0.591    68.844    
                         clock uncertainty           -0.194    68.650    
    SLICE_X68Y80         FDRE (Setup_fdre_C_D)       -0.047    68.603    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         68.603    
                         arrival time                         -69.386    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.717ns  (logic 0.456ns (26.565%)  route 1.261ns (73.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 69.434 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.380ns = ( 67.620 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.618    67.620    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.456    68.076 r  confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.261    69.336    confreg/timer_reg[11]
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.497    69.434    confreg/cpu_clk
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.591    68.843    
                         clock uncertainty           -0.194    68.649    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)       -0.095    68.554    confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         68.554    
                         arrival time                         -69.336    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.752%)  route 1.315ns (74.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 69.440 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 67.626 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.624    67.626    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.456    68.082 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.315    69.397    confreg/timer_reg[29]
    SLICE_X67Y84         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.503    69.440    confreg/cpu_clk
    SLICE_X67Y84         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.591    68.849    
                         clock uncertainty           -0.194    68.655    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)       -0.040    68.615    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         68.615    
                         arrival time                         -69.397    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.747ns  (logic 0.456ns (26.100%)  route 1.291ns (73.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 69.440 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.374ns = ( 67.626 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.624    67.626    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.456    68.082 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.291    69.373    confreg/timer_reg[30]
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.503    69.440    confreg/cpu_clk
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.591    68.849    
                         clock uncertainty           -0.194    68.655    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)       -0.061    68.594    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         68.594    
                         arrival time                         -69.373    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (cpu_clk_clk_pll rise@71.429ns - timer_clk_clk_pll rise@70.000ns)
  Data Path Delay:        1.743ns  (logic 0.456ns (26.160%)  route 1.287ns (73.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 69.436 - 71.429 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 67.622 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    72.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    64.192 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    65.906    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    66.002 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.620    67.622    confreg/timer_clk
    SLICE_X69Y81         FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.456    68.078 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           1.287    69.365    confreg/timer_reg[16]
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     71.429    71.429 r  
    E3                                                0.000    71.429 r  clk (IN)
                         net (fo=0)                   0.000    71.429    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    72.840 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    74.081    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    66.211 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    67.845    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.936 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.499    69.436    confreg/cpu_clk
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism             -0.591    68.845    
                         clock uncertainty           -0.194    68.651    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)       -0.062    68.589    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         68.589    
                         arrival time                         -69.365    
  -------------------------------------------------------------------
                         slack                                 -0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.132%)  route 0.596ns (80.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.531    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.596     0.206    confreg/timer_reg[31]
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.832    -0.298    confreg/cpu_clk
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism              0.086    -0.212    
                         clock uncertainty            0.194    -0.019    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.071     0.052    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.908%)  route 0.605ns (81.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.531    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.605     0.215    confreg/timer_reg[29]
    SLICE_X67Y84         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.832    -0.298    confreg/cpu_clk
    SLICE_X67Y84         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.086    -0.212    
                         clock uncertainty            0.194    -0.019    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.078     0.059    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.558    -0.535    confreg/timer_clk
    SLICE_X69Y80         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.609     0.215    confreg/timer_reg[15]
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.828    -0.302    confreg/cpu_clk
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.194    -0.023    
    SLICE_X68Y80         FDRE (Hold_fdre_C_D)         0.075     0.052    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.334%)  route 0.588ns (80.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.559    -0.534    confreg/timer_clk
    SLICE_X69Y81         FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.588     0.195    confreg/timer_reg[17]
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.829    -0.301    confreg/cpu_clk
    SLICE_X68Y81         FDRE                                         r  confreg/timer_r1_reg[17]/C
                         clock pessimism              0.086    -0.215    
                         clock uncertainty            0.194    -0.022    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.047     0.025    confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.555%)  route 0.619ns (81.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.619     0.224    confreg/timer_reg[9]
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.826    -0.304    confreg/cpu_clk
    SLICE_X68Y78         FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism              0.086    -0.218    
                         clock uncertainty            0.194    -0.025    
    SLICE_X68Y78         FDRE (Hold_fdre_C_D)         0.071     0.046    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.148%)  route 0.595ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.531    confreg/timer_clk
    SLICE_X69Y84         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.595     0.205    confreg/timer_reg[28]
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.832    -0.298    confreg/cpu_clk
    SLICE_X68Y84         FDRE                                         r  confreg/timer_r1_reg[28]/C
                         clock pessimism              0.086    -0.212    
                         clock uncertainty            0.194    -0.019    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.046     0.027    confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.070%)  route 0.598ns (80.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.557    -0.536    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.598     0.203    confreg/timer_reg[10]
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.828    -0.302    confreg/cpu_clk
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[10]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.194    -0.023    
    SLICE_X68Y80         FDRE (Hold_fdre_C_D)         0.046     0.023    confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.050%)  route 0.599ns (80.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.558    -0.535    confreg/timer_clk
    SLICE_X69Y80         FDRE                                         r  confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.599     0.205    confreg/timer_reg[14]
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.828    -0.302    confreg/cpu_clk
    SLICE_X68Y80         FDRE                                         r  confreg/timer_r1_reg[14]/C
                         clock pessimism              0.086    -0.216    
                         clock uncertainty            0.194    -0.023    
    SLICE_X68Y80         FDRE (Hold_fdre_C_D)         0.047     0.024    confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.032%)  route 0.600ns (80.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.533    confreg/timer_clk
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.600     0.208    confreg/timer_reg[22]
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.830    -0.300    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[22]/C
                         clock pessimism              0.086    -0.214    
                         clock uncertainty            0.194    -0.021    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.047     0.026    confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.042%)  route 0.599ns (80.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.533    confreg/timer_clk
    SLICE_X69Y82         FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.599     0.207    confreg/timer_reg[20]
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.830    -0.300    confreg/cpu_clk
    SLICE_X68Y82         FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism              0.086    -0.214    
                         clock uncertainty            0.194    -0.021    
    SLICE_X68Y82         FDRE (Hold_fdre_C_D)         0.046     0.025    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :           65  Failing Endpoints,  Worst Slack       -1.742ns,  Total Violation      -78.649ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.341ns  (logic 0.716ns (30.582%)  route 1.625ns (69.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 178.006 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.841   178.535    confreg/SR[0]
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.498   178.006    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[10]/C
                         clock pessimism             -0.591   177.416    
                         clock uncertainty           -0.194   177.222    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429   176.793    confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                        176.793    
                         arrival time                        -178.535    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.341ns  (logic 0.716ns (30.582%)  route 1.625ns (69.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 178.006 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.841   178.535    confreg/SR[0]
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.498   178.006    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[11]/C
                         clock pessimism             -0.591   177.416    
                         clock uncertainty           -0.194   177.222    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429   176.793    confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                        176.793    
                         arrival time                        -178.535    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.341ns  (logic 0.716ns (30.582%)  route 1.625ns (69.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 178.006 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.841   178.535    confreg/SR[0]
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.498   178.006    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[8]/C
                         clock pessimism             -0.591   177.416    
                         clock uncertainty           -0.194   177.222    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429   176.793    confreg/timer_reg[8]
  -------------------------------------------------------------------
                         required time                        176.793    
                         arrival time                        -178.535    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.341ns  (logic 0.716ns (30.582%)  route 1.625ns (69.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 178.006 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.841   178.535    confreg/SR[0]
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.498   178.006    confreg/timer_clk
    SLICE_X69Y79         FDRE                                         r  confreg/timer_reg[9]/C
                         clock pessimism             -0.591   177.416    
                         clock uncertainty           -0.194   177.222    
    SLICE_X69Y79         FDRE (Setup_fdre_C_R)       -0.429   176.793    confreg/timer_reg[9]
  -------------------------------------------------------------------
                         required time                        176.793    
                         arrival time                        -178.535    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.322ns  (logic 0.716ns (30.839%)  route 1.606ns (69.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 178.003 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.821   178.515    confreg/SR[0]
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.495   178.003    confreg/timer_clk
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[0]/C
                         clock pessimism             -0.591   177.413    
                         clock uncertainty           -0.194   177.219    
    SLICE_X69Y77         FDRE (Setup_fdre_C_R)       -0.429   176.790    confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                        176.790    
                         arrival time                        -178.515    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.322ns  (logic 0.716ns (30.839%)  route 1.606ns (69.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 178.003 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.821   178.515    confreg/SR[0]
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.495   178.003    confreg/timer_clk
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[1]/C
                         clock pessimism             -0.591   177.413    
                         clock uncertainty           -0.194   177.219    
    SLICE_X69Y77         FDRE (Setup_fdre_C_R)       -0.429   176.790    confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                        176.790    
                         arrival time                        -178.515    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.322ns  (logic 0.716ns (30.839%)  route 1.606ns (69.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 178.003 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.821   178.515    confreg/SR[0]
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.495   178.003    confreg/timer_clk
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[2]/C
                         clock pessimism             -0.591   177.413    
                         clock uncertainty           -0.194   177.219    
    SLICE_X69Y77         FDRE (Setup_fdre_C_R)       -0.429   176.790    confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                        176.790    
                         arrival time                        -178.515    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.322ns  (logic 0.716ns (30.839%)  route 1.606ns (69.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns = ( 178.003 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.821   178.515    confreg/SR[0]
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.495   178.003    confreg/timer_clk
    SLICE_X69Y77         FDRE                                         r  confreg/timer_reg[3]/C
                         clock pessimism             -0.591   177.413    
                         clock uncertainty           -0.194   177.219    
    SLICE_X69Y77         FDRE (Setup_fdre_C_R)       -0.429   176.790    confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                        176.790    
                         arrival time                        -178.515    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.319ns  (logic 0.716ns (30.882%)  route 1.603ns (69.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 178.005 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.818   178.512    confreg/SR[0]
    SLICE_X69Y78         FDRE                                         r  confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.497   178.005    confreg/timer_clk
    SLICE_X69Y78         FDRE                                         r  confreg/timer_reg[4]/C
                         clock pessimism             -0.591   177.415    
                         clock uncertainty           -0.194   177.221    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.429   176.792    confreg/timer_reg[4]
  -------------------------------------------------------------------
                         required time                        176.792    
                         arrival time                        -178.512    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (timer_clk_clk_pll rise@180.000ns - cpu_clk_clk_pll rise@178.571ns)
  Data Path Delay:        2.319ns  (logic 0.716ns (30.882%)  route 1.603ns (69.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 178.005 - 180.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 176.193 - 178.571 ) 
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                    178.571   178.571 r  
    E3                                                0.000   178.571 r  clk (IN)
                         net (fo=0)                   0.000   178.571    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   180.053 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316   181.369    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606   172.764 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   174.477    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   174.573 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        1.620   176.193    cpu_clk
    SLICE_X68Y81         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419   176.612 f  cpu_resetn_reg/Q
                         net (fo=51, routed)          0.784   177.397    confreg/cpu_resetn
    SLICE_X68Y81         LUT1 (Prop_lut1_I0_O)        0.297   177.694 r  confreg/sel_conf_r_i_1/O
                         net (fo=554, routed)         0.818   178.512    confreg/SR[0]
    SLICE_X69Y78         FDRE                                         r  confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                    180.000   180.000 r  
    E3                                                0.000   180.000 r  clk (IN)
                         net (fo=0)                   0.000   180.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   181.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   182.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870   174.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   176.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   176.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.497   178.005    confreg/timer_clk
    SLICE_X69Y78         FDRE                                         r  confreg/timer_reg[5]/C
                         clock pessimism             -0.591   177.415    
                         clock uncertainty           -0.194   177.221    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.429   176.792    confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                        176.792    
                         arrival time                        -178.512    
  -------------------------------------------------------------------
                         slack                                 -1.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.556    -0.537    confreg/cpu_clk
    SLICE_X53Y82         FDRE                                         r  confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.500     0.104    confreg/conf_wdata_r[19]
    SLICE_X54Y82         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X54Y82         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.086    -0.220    
                         clock uncertainty            0.194    -0.027    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.059     0.032    confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.365%)  route 0.519ns (78.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.555    -0.538    confreg/cpu_clk
    SLICE_X52Y81         FDRE                                         r  confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.519     0.122    confreg/conf_wdata_r[6]
    SLICE_X53Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.823    -0.307    confreg/timer_clk
    SLICE_X53Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
                         clock pessimism              0.086    -0.221    
                         clock uncertainty            0.194    -0.028    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.075     0.047    confreg/conf_wdata_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.630%)  route 0.502ns (75.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.555    -0.538    confreg/cpu_clk
    SLICE_X54Y81         FDRE                                         r  confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.502     0.128    confreg/conf_wdata_r[21]
    SLICE_X55Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.823    -0.307    confreg/timer_clk
    SLICE_X55Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.086    -0.221    
                         clock uncertainty            0.194    -0.028    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.078     0.050    confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.178%)  route 0.495ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.554    -0.539    confreg/cpu_clk
    SLICE_X52Y80         FDRE                                         r  confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.495     0.097    confreg/conf_wdata_r[16]
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.308    confreg/timer_clk
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism              0.086    -0.222    
                         clock uncertainty            0.194    -0.029    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.047     0.018    confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.761%)  route 0.498ns (75.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.555    -0.538    confreg/cpu_clk
    SLICE_X54Y81         FDRE                                         r  confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.498     0.124    confreg/conf_wdata_r[20]
    SLICE_X55Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.823    -0.307    confreg/timer_clk
    SLICE_X55Y81         FDRE                                         r  confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.086    -0.221    
                         clock uncertainty            0.194    -0.028    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.071     0.043    confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.389%)  route 0.518ns (78.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.556    -0.537    confreg/cpu_clk
    SLICE_X53Y82         FDRE                                         r  confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.518     0.122    confreg/conf_wdata_r[25]
    SLICE_X54Y82         FDRE                                         r  confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.824    -0.306    confreg/timer_clk
    SLICE_X54Y82         FDRE                                         r  confreg/conf_wdata_r1_reg[25]/C
                         clock pessimism              0.086    -0.220    
                         clock uncertainty            0.194    -0.027    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.063     0.036    confreg/conf_wdata_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.044%)  route 0.529ns (78.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.554    -0.539    confreg/cpu_clk
    SLICE_X52Y80         FDRE                                         r  confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.529     0.131    confreg/conf_wdata_r[18]
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.308    confreg/timer_clk
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[18]/C
                         clock pessimism              0.086    -0.222    
                         clock uncertainty            0.194    -0.029    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.072     0.043    confreg/conf_wdata_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.284%)  route 0.521ns (78.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.557    -0.536    confreg/cpu_clk
    SLICE_X55Y83         FDRE                                         r  confreg/conf_wdata_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/conf_wdata_r_reg[30]/Q
                         net (fo=1, routed)           0.521     0.126    confreg/conf_wdata_r[30]
    SLICE_X54Y83         FDRE                                         r  confreg/conf_wdata_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.305    confreg/timer_clk
    SLICE_X54Y83         FDRE                                         r  confreg/conf_wdata_r1_reg[30]/C
                         clock pessimism              0.086    -0.219    
                         clock uncertainty            0.194    -0.026    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.063     0.037    confreg/conf_wdata_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.067%)  route 0.528ns (78.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.549    -0.544    confreg/cpu_clk
    SLICE_X55Y75         FDRE                                         r  confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.528     0.125    confreg/conf_wdata_r[8]
    SLICE_X55Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.313    confreg/timer_clk
    SLICE_X55Y76         FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
                         clock pessimism              0.086    -0.227    
                         clock uncertainty            0.194    -0.034    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.066     0.032    confreg/conf_wdata_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@17.857ns period=35.714ns})
  Destination:            confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.644%)  route 0.542ns (79.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2709, routed)        0.554    -0.539    confreg/cpu_clk
    SLICE_X52Y80         FDRE                                         r  confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.542     0.144    confreg/conf_wdata_r[17]
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.822    -0.308    confreg/timer_clk
    SLICE_X53Y80         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
                         clock pessimism              0.086    -0.222    
                         clock uncertainty            0.194    -0.029    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.071     0.042    confreg/conf_wdata_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.102    





