$date
	Sun Oct 23 09:01:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#503438
b11010 &
b11010 %
1$
b11010 !
1"
#503439
0"
#503442
b1101 &
b1101 %
#503446
b101000 &
b101000 %
#503450
b10100 &
b10100 %
#503454
b1010 &
b1010 %
#503458
b101 &
b101 %
#503462
b10000 &
b10000 %
#503466
b1000 &
b1000 %
#503470
b100 &
b100 %
#503474
b10 &
b10 %
#503478
b1 &
1#
b1 %
#503482
b0 &
b0 %
0#
0$
#1486647
b10111 !
1"
#1486650
b10111 &
b10111 %
1$
#1486651
0"
#1486654
b1000110 &
b1000110 %
#1486658
b100011 &
b100011 %
#1486662
b1101010 &
b1101010 %
#1486666
b110101 &
b110101 %
#1486670
b10100000 &
b10100000 %
#1486674
b1010000 &
b1010000 %
#1486678
b101000 &
b101000 %
#1486682
b10100 &
b10100 %
#1486686
b1010 &
b1010 %
#1486690
b101 &
b101 %
#1486694
b10000 &
b10000 %
#1486698
b1000 &
b1000 %
#1486702
b100 &
b100 %
#1486706
b10 &
b10 %
#1486710
b1 &
1#
b1 %
#1486714
b0 &
b0 %
0#
0$
#2559278
b100 &
b100 %
1$
b100 !
1"
#2559279
0"
#2559282
b10 &
b10 %
#2559286
b1 &
1#
b1 %
#2559290
b0 &
b0 %
0#
0$
#4500012
