<dec f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='164' type='144'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='7398' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1773' macro='1' u='r' c='_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2010' macro='1' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33790' u='r' c='_ZNK4llvm17X86TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='101' u='r' c='_ZL19getTilePhysRegIndexN4llvm8RegisterE'/>
