TimeQuest Timing Analyzer report for ProcesadorBase
Thu Apr 13 01:13:26 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_clock[2]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'counter_clock[2]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'counter_clock[2]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'counter_clock[2]'
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'counter_clock[2]'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50'
 35. Fast Model Minimum Pulse Width: 'counter_clock[2]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ProcesadorBase                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLOCK_50         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }         ;
; counter_clock[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_clock[2] } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow Model Fmax Summary                                ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 14.53 MHz  ; 14.53 MHz       ; counter_clock[2] ;      ;
; 146.03 MHz ; 146.03 MHz      ; CLOCK_50         ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow Model Setup Summary                   ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; counter_clock[2] ; -67.813 ; -9452.099     ;
; CLOCK_50         ; -64.330 ; -2579.074     ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow Model Hold Summary                   ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLOCK_50         ; -2.695 ; -2.695        ;
; counter_clock[2] ; 0.445  ; 0.000         ;
+------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------+
; Slow Model Minimum Pulse Width Summary    ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLOCK_50         ; -2.064 ; -510.371      ;
; counter_clock[2] ; -2.064 ; -217.382      ;
+------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_clock[2]'                                                                                                                                                                        ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -67.813 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.850     ;
; -67.812 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.849     ;
; -67.536 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.573     ;
; -67.535 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.572     ;
; -67.464 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.496     ;
; -67.462 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.494     ;
; -67.452 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.486     ;
; -67.451 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.485     ;
; -67.381 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.413     ;
; -67.342 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.379     ;
; -67.341 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.378     ;
; -67.306 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 68.339     ;
; -67.217 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.254     ;
; -67.216 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.253     ;
; -67.187 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.219     ;
; -67.185 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.217     ;
; -67.175 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.209     ;
; -67.174 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.208     ;
; -67.131 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 68.164     ;
; -67.128 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 68.161     ;
; -67.118 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.150     ;
; -67.104 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.136     ;
; -67.085 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 68.116     ;
; -67.084 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 68.115     ;
; -67.029 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 68.062     ;
; -67.024 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.061     ;
; -67.023 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 68.060     ;
; -66.993 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.025     ;
; -66.991 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 68.023     ;
; -66.990 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 68.023     ;
; -66.981 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.015     ;
; -66.980 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 68.014     ;
; -66.954 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.987     ;
; -66.910 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.942     ;
; -66.901 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.938     ;
; -66.897 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.934     ;
; -66.868 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.900     ;
; -66.866 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.898     ;
; -66.865 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 67.895     ;
; -66.864 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 67.894     ;
; -66.856 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.890     ;
; -66.855 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.889     ;
; -66.854 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.887     ;
; -66.852 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~34  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.889     ;
; -66.851 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.884     ;
; -66.848 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~98  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.885     ;
; -66.844 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.881     ;
; -66.843 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.879     ;
; -66.841 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~89  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.878     ;
; -66.841 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.873     ;
; -66.835 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.868     ;
; -66.818 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.849     ;
; -66.816 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.847     ;
; -66.808 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.839     ;
; -66.807 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.838     ;
; -66.785 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.817     ;
; -66.777 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~92  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.814     ;
; -66.773 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.805     ;
; -66.773 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.805     ;
; -66.769 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.805     ;
; -66.769 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.805     ;
; -66.748 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~44  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.784     ;
; -66.748 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.784     ;
; -66.726 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.757     ;
; -66.713 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.746     ;
; -66.710 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.743     ;
; -66.708 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~87  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.742     ;
; -66.707 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.741     ;
; -66.677 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.710     ;
; -66.676 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.707     ;
; -66.675 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.706     ;
; -66.675 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.707     ;
; -66.673 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.705     ;
; -66.671 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.704     ;
; -66.669 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~72  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.705     ;
; -66.669 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~56  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.705     ;
; -66.667 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.703     ;
; -66.666 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~24  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 67.702     ;
; -66.663 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.697     ;
; -66.662 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.696     ;
; -66.660 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.693     ;
; -66.657 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.690     ;
; -66.655 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.692     ;
; -66.654 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.691     ;
; -66.649 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~46  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.681     ;
; -66.649 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~30  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.682     ;
; -66.648 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.681     ;
; -66.647 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.679     ;
; -66.646 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.678     ;
; -66.639 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.010     ; 67.667     ;
; -66.632 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.669     ;
; -66.628 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.662     ;
; -66.627 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 67.661     ;
; -66.624 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.661     ;
; -66.620 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 67.657     ;
; -66.614 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.645     ;
; -66.613 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.007     ; 67.644     ;
; -66.608 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 67.641     ;
; -66.592 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 67.624     ;
; -66.588 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 67.618     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -64.330 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.775     ;
; -64.053 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.498     ;
; -63.862 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.307     ;
; -63.859 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.304     ;
; -63.859 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.304     ;
; -63.734 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.179     ;
; -63.585 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.030     ;
; -63.582 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 65.027     ;
; -63.541 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.986     ;
; -63.391 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.836     ;
; -63.388 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.833     ;
; -63.266 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.711     ;
; -63.263 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.708     ;
; -63.172 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.617     ;
; -63.073 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.518     ;
; -63.070 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.515     ;
; -62.791 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.236     ;
; -62.704 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.149     ;
; -62.701 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 64.146     ;
; -62.421 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.866     ;
; -62.323 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.768     ;
; -62.320 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.765     ;
; -62.250 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.703     ;
; -62.231 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.676     ;
; -62.079 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 63.541     ;
; -62.048 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 63.495     ;
; -61.958 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.403     ;
; -61.953 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.398     ;
; -61.950 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.395     ;
; -61.838 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 63.285     ;
; -61.784 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 63.231     ;
; -61.784 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.237     ;
; -61.782 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.235     ;
; -61.779 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.232     ;
; -61.769 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.221     ;
; -61.763 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.208     ;
; -61.760 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.205     ;
; -61.719 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 63.168     ;
; -61.718 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 63.163     ;
; -61.684 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.136     ;
; -61.620 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.072     ;
; -61.612 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 63.074     ;
; -61.611 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 63.073     ;
; -61.608 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 63.070     ;
; -61.593 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.046     ;
; -61.580 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 63.027     ;
; -61.577 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 63.024     ;
; -61.564 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.016     ;
; -61.522 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.973     ;
; -61.490 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.935     ;
; -61.487 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.932     ;
; -61.485 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.932     ;
; -61.464 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.916     ;
; -61.460 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 62.922     ;
; -61.452 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 62.914     ;
; -61.392 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.844     ;
; -61.370 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.817     ;
; -61.367 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.814     ;
; -61.359 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.808     ;
; -61.316 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.763     ;
; -61.316 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.769     ;
; -61.313 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.760     ;
; -61.313 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.766     ;
; -61.301 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.753     ;
; -61.298 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.750     ;
; -61.262 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.709     ;
; -61.251 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.700     ;
; -61.250 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.695     ;
; -61.248 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.697     ;
; -61.247 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.692     ;
; -61.243 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.690     ;
; -61.216 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.668     ;
; -61.213 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.665     ;
; -61.194 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.646     ;
; -61.182 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.627     ;
; -61.152 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.604     ;
; -61.149 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.601     ;
; -61.144 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 62.606     ;
; -61.141 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 62.603     ;
; -61.127 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.408      ; 62.573     ;
; -61.125 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.578     ;
; -61.122 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.575     ;
; -61.121 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.568     ;
; -61.097 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.549     ;
; -61.096 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.549     ;
; -61.096 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.548     ;
; -61.093 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.545     ;
; -61.092 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.541     ;
; -61.061 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.514     ;
; -61.054 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.505     ;
; -61.051 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.502     ;
; -61.042 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.489     ;
; -61.029 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.481     ;
; -61.019 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.466     ;
; -61.017 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.464     ;
; -61.014 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.461     ;
; -61.011 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.461     ;
; -60.996 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.448     ;
; -60.993 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.445     ;
; -60.992 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.424      ; 62.454     ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -2.695 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.195 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2] ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; 0.445  ; counter_clock[0]                                                                                                                      ; counter_clock[0]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_clock[1]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.620  ; counter_clock[0]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.624  ; counter_clock[0]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.628  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.671  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.957      ;
; 0.672  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.958      ;
; 0.673  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.959      ;
; 0.734  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63                                                                             ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.428      ; 1.448      ;
; 0.782  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.887  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.172      ;
; 0.887  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.172      ;
; 0.887  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.172      ;
; 0.888  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.173      ;
; 0.888  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.173      ;
; 0.889  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.174      ;
; 0.889  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.174      ;
; 0.889  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.174      ;
; 0.904  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.190      ;
; 0.920  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[7]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[6]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.207      ;
; 0.952  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.238      ;
; 0.963  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.249      ;
; 0.963  ; counter_clock[1]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.249      ;
; 0.972  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.978  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 0.980  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.983  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 0.983  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 0.984  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.988  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 1.002  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.288      ;
; 1.015  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.017  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.303      ;
; 1.017  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.303      ;
; 1.019  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.021  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.024  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.310      ;
; 1.079  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.365      ;
; 1.126  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                            ; controladores_IO:controladosIO|registro_io[10][10]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.424      ; 1.836      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.154  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.004     ; 1.436      ;
; 1.164  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.451      ;
; 1.188  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.475      ;
; 1.188  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.474      ;
; 1.189  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.475      ;
; 1.191  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.007      ; 1.484      ;
; 1.194  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81                                                                             ; controladores_IO:controladosIO|registro_io[10][13]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.423      ; 1.903      ;
; 1.195  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.482      ;
; 1.196  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~31                                                                             ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.428      ; 1.910      ;
; 1.207  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.492      ;
; 1.209  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.494      ;
; 1.210  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.495      ;
; 1.211  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.496      ;
; 1.213  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.498      ;
; 1.218  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[3]                                                   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.003      ; 1.507      ;
; 1.226  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[7]                                                   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.004      ; 1.516      ;
; 1.235  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~58                                                                             ; controladores_IO:controladosIO|registro_io[5][6]                                                                                      ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.426      ; 1.947      ;
; 1.265  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[2]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.551      ;
; 1.303  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.589      ;
; 1.336  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[1]                                                   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.004      ; 1.626      ;
; 1.407  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.412  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_clock[2]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.445 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat                                                                     ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.731      ;
; 2.446 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.134      ; 2.830      ;
; 2.503 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.001      ; 2.790      ;
; 2.503 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.001      ; 2.790      ;
; 2.612 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.134      ; 2.996      ;
; 2.713 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.005     ; 2.994      ;
; 2.713 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.005     ; 2.994      ;
; 2.830 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.134      ; 3.214      ;
; 2.962 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.108      ; 3.320      ;
; 3.006 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.025      ; 3.317      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.045 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.331      ;
; 3.082 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.342      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.137 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.449      ;
; 3.150 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.457      ;
; 3.154 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.461      ;
; 3.180 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.435      ;
; 3.215 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 3.519      ;
; 3.223 ; controladores_IO:controladosIO|registro_io[3][4]           ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.402     ; 3.107      ;
; 3.227 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.534      ;
; 3.231 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.538      ;
; 3.243 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.503      ;
; 3.247 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.502      ;
; 3.250 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.025      ; 3.561      ;
; 3.269 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.555      ;
; 3.291 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.577      ;
; 3.330 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.585      ;
; 3.361 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.647      ;
; 3.371 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.631      ;
; 3.381 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.134      ; 3.765      ;
; 3.390 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.134      ; 3.774      ;
; 3.397 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.652      ;
; 3.425 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.685      ;
; 3.427 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.025     ; 3.688      ;
; 3.429 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.017      ; 3.732      ;
; 3.430 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.017      ; 3.733      ;
; 3.455 ; controladores_IO:controladosIO|registro_io[29][5]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73                                                                  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.425     ; 3.316      ;
; 3.456 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.768      ;
; 3.456 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.711      ;
; 3.463 ; controladores_IO:controladosIO|registro_io[3][7]           ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.424     ; 3.325      ;
; 3.471 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.757      ;
; 3.485 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.108      ; 3.843      ;
; 3.485 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.792      ;
; 3.485 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.771      ;
; 3.487 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.008      ; 3.781      ;
; 3.489 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.796      ;
; 3.494 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.025     ; 3.755      ;
; 3.503 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.763      ;
; 3.517 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.777      ;
; 3.518 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.804      ;
; 3.554 ; controladores_IO:controladosIO|registro_io[4][4]           ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.423     ; 3.417      ;
; 3.557 ; controladores_IO:controladosIO|registro_io[11][4]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.422     ; 3.421      ;
; 3.585 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.871      ;
; 3.592 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.108      ; 3.950      ;
; 3.606 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.031     ; 3.861      ;
; 3.609 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.895      ;
; 3.617 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.924      ;
; 3.621 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 3.928      ;
; 3.624 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.910      ;
; 3.626 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.912      ;
; 3.632 ; controladores_IO:controladosIO|registro_io[11][5]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73                                                                  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.415     ; 3.503      ;
; 3.648 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.908      ;
; 3.655 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.026      ; 3.967      ;
; 3.658 ; controladores_IO:controladosIO|registro_io[25][5]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73                                                                  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.423     ; 3.521      ;
; 3.659 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 3.963      ;
; 3.660 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 3.964      ;
; 3.670 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.027     ; 3.929      ;
; 3.672 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.026     ; 3.932      ;
; 3.677 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 3.981      ;
; 3.678 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]         ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 3.982      ;
; 3.681 ; controladores_IO:controladosIO|registro_io[12][4]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.422     ; 3.545      ;
; 3.685 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.003     ; 3.968      ;
; 3.688 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.025      ; 3.999      ;
; 3.693 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]          ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 3.979      ;
; 3.697 ; controladores_IO:controladosIO|registro_io[3][4]           ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~88                                                                  ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.402     ; 3.581      ;
; 3.703 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.025     ; 3.964      ;
; 3.703 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 4.010      ;
; 3.707 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]          ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 4.014      ;
; 3.709 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 4.013      ;
; 3.710 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.016      ; 4.012      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg0            ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg0            ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg1            ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg1            ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg2            ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg2            ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg3            ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg3            ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg4            ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg4            ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg1             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg1             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg2             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg2             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg3             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg3             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg4             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg4             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg5             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg5             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg6             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg6             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg7             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg7             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_we_reg                  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_we_reg                  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a1~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a1~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a2~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a2~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a3~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a3~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a4~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a4~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a5~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a5~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a6~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a6~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a7~porta_memory_reg0             ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a7~porta_memory_reg0             ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_clock[2]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 5.229  ; 5.229  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 5.162  ; 5.162  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 5.229  ; 5.229  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 5.178  ; 5.178  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 4.689  ; 4.689  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 4.078  ; 4.078  ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; 3.743  ; 3.743  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 3.158  ; 3.158  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.347  ; 0.347  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.260  ; 0.260  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 1.368  ; 1.368  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.282  ; 0.282  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; -0.050 ; -0.050 ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.384  ; 0.384  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.292  ; 0.292  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.162  ; 0.162  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 3.158  ; 3.158  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 11.167 ; 11.167 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 8.296  ; 8.296  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 7.954  ; 7.954  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 8.094  ; 8.094  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 8.536  ; 8.536  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 7.409  ; 7.409  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 7.621  ; 7.621  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 7.708  ; 7.708  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.971  ; 9.971  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 7.805  ; 7.805  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 8.116  ; 8.116  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 8.500  ; 8.500  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 7.821  ; 7.821  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 8.882  ; 8.882  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 7.824  ; 7.824  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 9.849  ; 9.849  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 11.167 ; 11.167 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 3.143  ; 3.143  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 3.143  ; 3.143  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -4.441 ; -4.441 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -4.914 ; -4.914 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -4.981 ; -4.981 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -4.930 ; -4.930 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -4.441 ; -4.441 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -3.830 ; -3.830 ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; -3.495 ; -3.495 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.298  ; 0.298  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; -0.099 ; -0.099 ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; -0.012 ; -0.012 ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; -1.120 ; -1.120 ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; -0.034 ; -0.034 ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.298  ; 0.298  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; -0.136 ; -0.136 ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; -0.044 ; -0.044 ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.086  ; 0.086  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; -0.032 ; -0.032 ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -4.525 ; -4.525 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -5.924 ; -5.924 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -6.082 ; -6.082 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -6.240 ; -6.240 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -6.524 ; -6.524 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -5.125 ; -5.125 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -5.117 ; -5.117 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -4.797 ; -4.797 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -4.525 ; -4.525 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -5.356 ; -5.356 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -5.670 ; -5.670 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -5.109 ; -5.109 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -5.316 ; -5.316 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -5.755 ; -5.755 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -5.723 ; -5.723 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -5.435 ; -5.435 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -5.113 ; -5.113 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; -0.072 ; -0.072 ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; -0.072 ; -0.072 ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+----------------+------------------+--------+--------+------------+------------------+
; Data Port      ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+----------------+------------------+--------+--------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 10.584 ; 10.584 ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 9.971  ; 9.971  ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 10.492 ; 10.492 ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 10.584 ; 10.584 ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 10.315 ; 10.315 ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 10.500 ; 10.500 ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 9.835  ; 9.835  ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 10.413 ; 10.413 ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 10.517 ; 10.517 ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 9.588  ; 9.588  ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 10.245 ; 10.245 ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 10.517 ; 10.517 ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 9.781  ; 9.781  ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 10.141 ; 10.141 ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 10.301 ; 10.301 ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 10.365 ; 10.365 ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 10.748 ; 10.748 ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 10.676 ; 10.676 ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 10.710 ; 10.710 ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 10.747 ; 10.747 ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 10.748 ; 10.748 ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 10.591 ; 10.591 ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 10.702 ; 10.702 ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 10.373 ; 10.373 ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 11.656 ; 11.656 ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 11.551 ; 11.551 ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 11.656 ; 11.656 ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 11.103 ; 11.103 ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 10.449 ; 10.449 ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 11.004 ; 11.004 ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 11.404 ; 11.404 ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 11.181 ; 11.181 ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 9.323  ; 9.323  ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 8.447  ; 8.447  ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 7.895  ; 7.895  ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 8.816  ; 8.816  ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 8.853  ; 8.853  ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 8.158  ; 8.158  ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 8.667  ; 8.667  ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 9.323  ; 9.323  ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 8.473  ; 8.473  ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 10.293 ; 10.293 ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 8.262  ; 8.262  ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 9.051  ; 9.051  ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 9.776  ; 9.776  ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 9.423  ; 9.423  ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 8.498  ; 8.498  ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 10.293 ; 10.293 ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 9.155  ; 9.155  ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 8.896  ; 8.896  ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 7.309  ; 7.309  ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 74.719 ; 74.719 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 73.639 ; 73.639 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 73.115 ; 73.115 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 73.073 ; 73.073 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 72.725 ; 72.725 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 73.080 ; 73.080 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 71.813 ; 71.813 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 71.922 ; 71.922 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 73.452 ; 73.452 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 74.018 ; 74.018 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 73.298 ; 73.298 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 73.489 ; 73.489 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 72.620 ; 72.620 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 74.719 ; 74.719 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 74.077 ; 74.077 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 73.418 ; 73.418 ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 16.912 ; 16.912 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 14.368 ; 14.368 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 14.577 ; 14.577 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 15.212 ; 15.212 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 14.190 ; 14.190 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 13.177 ; 13.177 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 13.990 ; 13.990 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 13.826 ; 13.826 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 12.790 ; 12.790 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 16.260 ; 16.260 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 16.119 ; 16.119 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 16.327 ; 16.327 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 16.250 ; 16.250 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 16.145 ; 16.145 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 15.164 ; 15.164 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 16.912 ; 16.912 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 15.674 ; 15.674 ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 74.668 ; 74.668 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 73.698 ; 73.698 ; Rise       ; counter_clock[2] ;
+----------------+------------------+--------+--------+------------+------------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+----------------+------------------+--------+--------+------------+------------------+
; Data Port      ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+----------------+------------------+--------+--------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 8.974  ; 8.974  ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 9.148  ; 9.148  ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 9.667  ; 9.667  ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 9.730  ; 9.730  ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 9.494  ; 9.494  ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 9.676  ; 9.676  ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 8.974  ; 8.974  ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 9.590  ; 9.590  ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 8.962  ; 8.962  ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 8.962  ; 8.962  ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 9.615  ; 9.615  ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 9.771  ; 9.771  ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 9.372  ; 9.372  ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 9.736  ; 9.736  ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 9.895  ; 9.895  ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 9.954  ; 9.954  ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 9.608  ; 9.608  ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 9.943  ; 9.943  ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 9.940  ; 9.940  ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 9.988  ; 9.988  ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 9.985  ; 9.985  ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 9.831  ; 9.831  ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 9.941  ; 9.941  ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 9.608  ; 9.608  ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 9.787  ; 9.787  ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 10.919 ; 10.919 ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 10.997 ; 10.997 ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 10.443 ; 10.443 ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 9.787  ; 9.787  ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 10.381 ; 10.381 ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 10.784 ; 10.784 ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 10.518 ; 10.518 ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 7.895  ; 7.895  ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 8.447  ; 8.447  ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 7.895  ; 7.895  ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 8.816  ; 8.816  ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 8.853  ; 8.853  ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 8.158  ; 8.158  ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 8.667  ; 8.667  ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 9.323  ; 9.323  ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 8.473  ; 8.473  ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 8.262  ; 8.262  ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 8.262  ; 8.262  ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 9.051  ; 9.051  ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 9.776  ; 9.776  ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 9.423  ; 9.423  ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 8.498  ; 8.498  ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 10.293 ; 10.293 ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 9.155  ; 9.155  ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 7.507  ; 7.507  ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 7.309  ; 7.309  ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 7.323  ; 7.323  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 9.477  ; 9.477  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 8.900  ; 8.900  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 9.662  ; 9.662  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 9.342  ; 9.342  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 9.741  ; 9.741  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 7.358  ; 7.358  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 8.489  ; 8.489  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 9.094  ; 9.094  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 7.323  ; 7.323  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 7.499  ; 7.499  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 8.562  ; 8.562  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 8.153  ; 8.153  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 8.567  ; 8.567  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 8.342  ; 8.342  ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 8.779  ; 8.779  ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 8.641  ; 8.641  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 10.133 ; 10.133 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 9.867  ; 9.867  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 11.042 ; 11.042 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 10.403 ; 10.403 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 8.641  ; 8.641  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 10.353 ; 10.353 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 9.722  ; 9.722  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 9.017  ; 9.017  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 9.850  ; 9.850  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 9.499  ; 9.499  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 10.377 ; 10.377 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 9.574  ; 9.574  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 9.325  ; 9.325  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 9.862  ; 9.862  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 9.572  ; 9.572  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 10.196 ; 10.196 ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 10.333 ; 10.333 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 10.204 ; 10.204 ; Rise       ; counter_clock[2] ;
+----------------+------------------+--------+--------+------------+------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 73.417 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 74.386 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 74.396 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 74.388 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 74.398 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 74.078 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 74.078 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 73.808 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 73.811 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 73.427 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 73.427 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 74.228 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 73.417 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 73.428 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 74.238 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 74.208 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 73.927 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+---------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                     ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 9.476  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 10.054 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 10.064 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 10.056 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 10.066 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 9.746  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 9.746  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 9.476  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.479  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 9.939  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 9.939  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 10.740 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 9.929  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 9.940  ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 10.750 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 10.720 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 10.439 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 73.417    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 74.386    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 74.396    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 74.388    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 74.398    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 74.078    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 74.078    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 73.808    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 73.811    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 73.427    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 73.427    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 74.228    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 73.417    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 73.428    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 74.238    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 74.208    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 73.927    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 9.476     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 10.054    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 10.064    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 10.056    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 10.066    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 9.746     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 9.746     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 9.476     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.479     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 9.939     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 9.939     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 10.740    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 9.929     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 9.940     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 10.750    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 10.720    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 10.439    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------+
; Fast Model Setup Summary                   ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; counter_clock[2] ; -24.669 ; -3413.418     ;
; CLOCK_50         ; -23.189 ; -774.948      ;
+------------------+---------+---------------+


+-------------------------------------------+
; Fast Model Hold Summary                   ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLOCK_50         ; -1.725 ; -1.725        ;
; counter_clock[2] ; 0.215  ; 0.000         ;
+------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------+
; Fast Model Minimum Pulse Width Summary    ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLOCK_50         ; -1.880 ; -426.100      ;
; counter_clock[2] ; -1.880 ; -179.800      ;
+------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_clock[2]'                                                                                                                                                                        ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -24.669 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.700     ;
; -24.668 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.699     ;
; -24.571 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.602     ;
; -24.570 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.601     ;
; -24.548 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.574     ;
; -24.547 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.573     ;
; -24.532 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.559     ;
; -24.532 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.559     ;
; -24.498 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.529     ;
; -24.497 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.528     ;
; -24.461 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.492     ;
; -24.460 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.491     ;
; -24.453 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.479     ;
; -24.450 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.476     ;
; -24.449 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.475     ;
; -24.435 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.461     ;
; -24.434 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.461     ;
; -24.434 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.461     ;
; -24.377 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.403     ;
; -24.376 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.402     ;
; -24.375 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.406     ;
; -24.374 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.405     ;
; -24.361 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.388     ;
; -24.361 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.388     ;
; -24.355 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.381     ;
; -24.340 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.366     ;
; -24.339 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.365     ;
; -24.337 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.363     ;
; -24.326 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.352     ;
; -24.324 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.351     ;
; -24.324 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.351     ;
; -24.322 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.348     ;
; -24.316 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 25.344     ;
; -24.311 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.337     ;
; -24.310 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.336     ;
; -24.309 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.335     ;
; -24.303 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.329     ;
; -24.302 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.328     ;
; -24.282 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.308     ;
; -24.264 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.290     ;
; -24.262 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.288     ;
; -24.254 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~49  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.280     ;
; -24.254 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.285     ;
; -24.253 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.279     ;
; -24.253 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.284     ;
; -24.250 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~92  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.281     ;
; -24.248 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.278     ;
; -24.248 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.278     ;
; -24.246 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~34  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.277     ;
; -24.245 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.271     ;
; -24.243 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~98  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.274     ;
; -24.239 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.269     ;
; -24.238 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.265     ;
; -24.238 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~65  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.005     ; 25.265     ;
; -24.232 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 25.260     ;
; -24.228 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.254     ;
; -24.227 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~50  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.253     ;
; -24.224 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.250     ;
; -24.223 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~28  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.253     ;
; -24.222 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~44  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.252     ;
; -24.218 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 25.246     ;
; -24.214 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.245     ;
; -24.213 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.004     ; 25.241     ;
; -24.213 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.239     ;
; -24.212 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~46  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.238     ;
; -24.212 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~89  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.243     ;
; -24.212 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.238     ;
; -24.211 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.237     ;
; -24.209 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~30  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.235     ;
; -24.208 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.234     ;
; -24.207 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~62  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.233     ;
; -24.205 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.231     ;
; -24.204 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~47  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.230     ;
; -24.200 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.226     ;
; -24.199 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.225     ;
; -24.199 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.225     ;
; -24.199 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~31  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.225     ;
; -24.198 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.229     ;
; -24.195 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.226     ;
; -24.194 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.225     ;
; -24.192 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.218     ;
; -24.191 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 25.215     ;
; -24.189 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.215     ;
; -24.188 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~80  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.010     ; 25.210     ;
; -24.186 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~26  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 25.210     ;
; -24.185 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.008     ; 25.209     ;
; -24.183 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.214     ;
; -24.181 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~93  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.212     ;
; -24.176 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.202     ;
; -24.164 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~146 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.190     ;
; -24.163 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.194     ;
; -24.159 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~33  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.185     ;
; -24.155 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~57  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.181     ;
; -24.153 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.184     ;
; -24.152 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~97  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.183     ;
; -24.152 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~92  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.183     ;
; -24.151 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.006     ; 25.177     ;
; -24.150 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.180     ;
; -24.150 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108 ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.002     ; 25.180     ;
; -24.148 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15] ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~34  ; counter_clock[2] ; counter_clock[2] ; 1.000        ; -0.001     ; 25.179     ;
+---------+-------------------------------------------------------+------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -23.189 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.495     ;
; -23.091 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.397     ;
; -23.018 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.324     ;
; -23.004 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.310     ;
; -23.004 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.310     ;
; -22.981 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.287     ;
; -22.906 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.212     ;
; -22.906 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.212     ;
; -22.895 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.201     ;
; -22.833 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.139     ;
; -22.833 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.139     ;
; -22.796 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.102     ;
; -22.796 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.102     ;
; -22.774 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.080     ;
; -22.710 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.016     ;
; -22.710 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 24.016     ;
; -22.673 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.979     ;
; -22.589 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.895     ;
; -22.589 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.895     ;
; -22.543 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.849     ;
; -22.488 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.794     ;
; -22.488 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[1]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.794     ;
; -22.466 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.772     ;
; -22.431 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.745     ;
; -22.358 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.664     ;
; -22.358 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.664     ;
; -22.338 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.646     ;
; -22.300 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.621     ;
; -22.298 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.604     ;
; -22.286 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.592     ;
; -22.281 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.587     ;
; -22.281 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.587     ;
; -22.265 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.573     ;
; -22.246 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.560     ;
; -22.246 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.560     ;
; -22.243 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.551     ;
; -22.236 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.548     ;
; -22.202 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.514     ;
; -22.175 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.487     ;
; -22.169 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.478     ;
; -22.166 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.480     ;
; -22.166 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.478     ;
; -22.165 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.477     ;
; -22.154 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.475     ;
; -22.153 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.461     ;
; -22.153 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~36  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.461     ;
; -22.143 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.452     ;
; -22.143 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.455     ;
; -22.141 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.455     ;
; -22.115 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.436     ;
; -22.115 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.436     ;
; -22.113 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.419     ;
; -22.113 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]      ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.419     ;
; -22.108 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.429     ;
; -22.102 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~53  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.416     ;
; -22.102 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~40  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.410     ;
; -22.101 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.407     ;
; -22.101 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.407     ;
; -22.093 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~22  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.401     ;
; -22.091 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.412     ;
; -22.080 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.388     ;
; -22.080 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~37  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.388     ;
; -22.062 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[2]       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.274      ; 23.368     ;
; -22.058 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.366     ;
; -22.058 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~38  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.366     ;
; -22.051 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.363     ;
; -22.051 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~85  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.363     ;
; -22.020 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~43  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.328     ;
; -22.017 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.329     ;
; -22.017 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.329     ;
; -22.017 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.329     ;
; -22.008 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~21  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.316     ;
; -21.990 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.302     ;
; -21.990 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.302     ;
; -21.990 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.302     ;
; -21.989 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.298     ;
; -21.984 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.293     ;
; -21.984 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~99  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.293     ;
; -21.981 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.295     ;
; -21.981 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~54  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.295     ;
; -21.981 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.293     ;
; -21.981 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.293     ;
; -21.981 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~41  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.293     ;
; -21.980 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.292     ;
; -21.980 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.292     ;
; -21.976 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~51  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.284     ;
; -21.971 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~39  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.279     ;
; -21.970 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101 ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.282     ;
; -21.969 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.290     ;
; -21.969 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~91  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.290     ;
; -21.958 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73  ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.267     ;
; -21.958 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~73  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.277      ; 23.267     ;
; -21.958 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.270     ;
; -21.958 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.270     ;
; -21.956 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.270     ;
; -21.956 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134 ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.270     ;
; -21.954 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~24  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.276      ; 23.262     ;
; -21.954 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~90  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.275      ; 23.261     ;
; -21.953 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~42  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.282      ; 23.267     ;
; -21.946 ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~25  ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N     ; counter_clock[2] ; CLOCK_50    ; 1.000        ; 0.280      ; 23.258     ;
+---------+------------------------------------------------------------+-----------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; -1.725 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.225 ; counter_clock[2]                                                                                                                      ; counter_clock[2]                                                                                                                      ; counter_clock[2] ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; 0.178  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~63                                                                             ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.294      ; 0.624      ;
; 0.215  ; counter_clock[0]                                                                                                                      ; counter_clock[0]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_clock[1]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; counter_clock[0]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; counter_clock[0]                                                                                                                      ; counter_clock[1]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.266  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.268  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.420      ;
; 0.268  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.420      ;
; 0.294  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.446      ;
; 0.312  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                            ; controladores_IO:controladosIO|registro_io[10][10]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.289      ; 0.753      ;
; 0.339  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~31                                                                             ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.294      ; 0.785      ;
; 0.345  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~81                                                                             ; controladores_IO:controladosIO|registro_io[10][13]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.287      ; 0.784      ;
; 0.357  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[7]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[6]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.510      ;
; 0.357  ; counter_clock[1]                                                                                                                      ; counter_clock[2]                                                                                                                      ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~58                                                                             ; controladores_IO:controladosIO|registro_io[5][6]                                                                                      ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.291      ; 0.801      ;
; 0.358  ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.513      ;
; 0.362  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.514      ;
; 0.363  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.514      ;
; 0.363  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.514      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.515      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.515      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.515      ;
; 0.364  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.515      ;
; 0.365  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.384  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.388  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.397  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.549      ;
; 0.421  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~79                                                                             ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.294      ; 0.867      ;
; 0.437  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.590      ;
; 0.437  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.441  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.442  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.594      ;
; 0.447  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.598      ;
; 0.449  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~78                                                                             ; controladores_IO:controladosIO|registro_io[10][10]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.294      ; 0.895      ;
; 0.449  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~145                                                                            ; controladores_IO:controladosIO|registro_io[10][13]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.282      ; 0.883      ;
; 0.449  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.600      ;
; 0.450  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.603      ;
; 0.451  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.602      ;
; 0.452  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.605      ;
; 0.453  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102                                                                            ; controladores_IO:controladosIO|registro_io[7][2]                                                                                      ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.289      ; 0.894      ;
; 0.455  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.007      ; 0.614      ;
; 0.456  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.607      ;
; 0.456  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|state                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.607      ;
; 0.476  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[3]                                                   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.003      ; 0.631      ;
; 0.477  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|read_char[7]                                                   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.003      ; 0.632      ;
; 0.484  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143                                                                            ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.290      ; 0.926      ;
; 0.491  ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]                                                                                  ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg0            ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.350      ; 0.979      ;
; 0.492  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114                                                                            ; controladores_IO:controladosIO|registro_io[10][14]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.283      ; 0.927      ;
; 0.496  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[2]                                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]                                                                                  ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg3            ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.350      ; 0.987      ;
; 0.499  ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111                                                                            ; controladores_IO:controladosIO|registro_io[10][11]                                                                                    ; counter_clock[2] ; CLOCK_50    ; 0.000        ; 0.290      ; 0.941      ;
; 0.499  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_clock[2]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                    ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.215 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat                                                                     ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.906 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.087      ; 1.131      ;
; 0.967 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.087      ; 1.192      ;
; 1.031 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.001      ; 1.184      ;
; 1.031 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.001      ; 1.184      ;
; 1.046 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.087      ; 1.271      ;
; 1.113 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]   ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.065      ; 1.316      ;
; 1.126 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.272      ;
; 1.126 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.272      ;
; 1.127 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 1.300      ;
; 1.140 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.310      ;
; 1.144 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.314      ;
; 1.167 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.297      ;
; 1.171 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.341      ;
; 1.175 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.345      ;
; 1.176 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.328      ;
; 1.182 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.334      ;
; 1.201 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 1.374      ;
; 1.214 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.014      ; 1.380      ;
; 1.221 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.028     ; 1.345      ;
; 1.226 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.378      ;
; 1.229 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.359      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.237 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.389      ;
; 1.239 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.087      ; 1.464      ;
; 1.244 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.396      ;
; 1.245 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.028     ; 1.369      ;
; 1.251 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.014      ; 1.417      ;
; 1.252 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[14]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.014      ; 1.418      ;
; 1.253 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.087      ; 1.478      ;
; 1.255 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.425      ;
; 1.259 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.411      ;
; 1.259 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.429      ;
; 1.268 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.028     ; 1.392      ;
; 1.280 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.432      ;
; 1.290 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.420      ;
; 1.292 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[1]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.028     ; 1.416      ;
; 1.293 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.445      ;
; 1.294 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.446      ;
; 1.295 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.465      ;
; 1.297 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.449      ;
; 1.298 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[3]   ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.065      ; 1.501      ;
; 1.299 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.469      ;
; 1.303 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.006      ; 1.461      ;
; 1.304 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.434      ;
; 1.308 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.021     ; 1.439      ;
; 1.311 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.441      ;
; 1.312 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.464      ;
; 1.321 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.488      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[5]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[8]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[11]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[9]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[10]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[14]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[12]                                                                      ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.496      ;
; 1.322 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.489      ;
; 1.331 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.498      ;
; 1.332 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[15]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[15]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.021     ; 1.463      ;
; 1.332 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.499      ;
; 1.334 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~48                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.504      ;
; 1.337 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.489      ;
; 1.338 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~64                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.018      ; 1.508      ;
; 1.341 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.471      ;
; 1.343 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.021      ; 1.516      ;
; 1.344 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[4]                                                                       ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.022      ; 1.518      ;
; 1.354 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.506      ;
; 1.355 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.020      ; 1.527      ;
; 1.358 ; controladores_IO:controladosIO|registro_io[3][4]       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ; CLOCK_50         ; counter_clock[2] ; 0.000        ; -0.271     ; 1.239      ;
; 1.360 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.506      ;
; 1.361 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[4]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[5]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.513      ;
; 1.364 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[0]      ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.002     ; 1.514      ;
; 1.366 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.518      ;
; 1.370 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.006     ; 1.516      ;
; 1.371 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~82                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.538      ;
; 1.372 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~66                                                                  ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.015      ; 1.539      ;
; 1.372 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[6]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[8]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.502      ;
; 1.376 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[13]  ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[13]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.028     ; 1.500      ;
; 1.376 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[6]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[7]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.528      ;
; 1.376 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[12]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.528      ;
; 1.383 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[3]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.535      ;
; 1.384 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]      ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[9]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.536      ;
; 1.386 ; ProcesadorBase:proc0|unidad_control:cu0|multi:ge|estat ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.020      ; 1.558      ;
; 1.390 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[7]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.520      ;
; 1.398 ; ProcesadorBase:proc0|unidad_control:cu0|ir_actual[0]   ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[2]                                                                          ; counter_clock[2] ; counter_clock[2] ; 0.000        ; -0.022     ; 1.528      ;
; 1.402 ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[10]     ; ProcesadorBase:proc0|unidad_control:cu0|new_pc[11]                                                                         ; counter_clock[2] ; counter_clock[2] ; 0.000        ; 0.000      ; 1.554      ;
+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg1             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg1             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg2             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg2             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg3             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg3             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg4             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg4             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg5             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg5             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg6             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg6             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg7             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_datain_reg7             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_we_reg                  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~porta_we_reg                  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a1~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a1~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a2~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a2~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a3~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a3~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a4~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a4~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a5~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a5~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a6~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a6~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a7~porta_memory_reg0             ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a7~porta_memory_reg0             ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|SRAM_WE_N                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.NOTHING                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:memory0|SRAMController:sram_controller|estat.WRITING                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|clear_reg                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0|q[1]                                 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_clock[2]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; controladores_IO:controladosIO|altsyncram:registro_io_rtl_0|altsyncram_8oc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~100                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~101                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~102                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~103                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~104                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~105                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~106                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~107                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~108                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~109                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~110                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~111                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~112                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~113                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~114                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~115                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~116                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~117                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~118                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~119                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~120                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~121                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~122                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~123                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~124                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~125                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~126                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~127                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~128                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~129                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~130                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~131                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~132                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~133                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~134                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~135                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~136                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~137                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~138                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~139                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~140                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~141                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~142                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~143                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_clock[2] ; Rise       ; ProcesadorBase:proc0|datapath:d0|regfile:reg0|registro~144                                                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 2.380  ; 2.380  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 2.320  ; 2.320  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 2.362  ; 2.362  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 2.380  ; 2.380  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 2.129  ; 2.129  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 1.874  ; 1.874  ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; 1.709  ; 1.709  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.851  ; 0.851  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; -0.307 ; -0.307 ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; -0.355 ; -0.355 ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 0.092  ; 0.092  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; -0.366 ; -0.366 ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; -0.539 ; -0.539 ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; -0.349 ; -0.349 ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; -0.406 ; -0.406 ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; -0.414 ; -0.414 ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.851  ; 0.851  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 4.761  ; 4.761  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 3.623  ; 3.623  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 3.480  ; 3.480  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 3.613  ; 3.613  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 3.814  ; 3.814  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 3.234  ; 3.234  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 3.372  ; 3.372  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 3.393  ; 3.393  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.243  ; 4.243  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 3.451  ; 3.451  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 3.628  ; 3.628  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 3.674  ; 3.674  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 3.469  ; 3.469  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 3.852  ; 3.852  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 3.459  ; 3.459  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 4.214  ; 4.214  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 4.761  ; 4.761  ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 0.971  ; 0.971  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 0.971  ; 0.971  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -2.009 ; -2.009 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -2.200 ; -2.200 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -2.242 ; -2.242 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -2.260 ; -2.260 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -2.009 ; -2.009 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -1.754 ; -1.754 ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; -1.589 ; -1.589 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.659  ; 0.659  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.427  ; 0.427  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.475  ; 0.475  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 0.028  ; 0.028  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.486  ; 0.486  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.659  ; 0.659  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.469  ; 0.469  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.526  ; 0.526  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.534  ; 0.534  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.442  ; 0.442  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -2.127 ; -2.127 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -2.659 ; -2.659 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -2.713 ; -2.713 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -2.822 ; -2.822 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -2.880 ; -2.880 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -2.333 ; -2.333 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -2.337 ; -2.337 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -2.225 ; -2.225 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -2.127 ; -2.127 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -2.456 ; -2.456 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -2.577 ; -2.577 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -2.358 ; -2.358 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -2.423 ; -2.423 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -2.655 ; -2.655 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -2.502 ; -2.502 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -2.407 ; -2.407 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 0.378  ; 0.378  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 0.378  ; 0.378  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+----------------+------------------+--------+--------+------------+------------------+
; Data Port      ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+----------------+------------------+--------+--------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 5.179  ; 5.179  ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 4.911  ; 4.911  ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 5.126  ; 5.126  ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 5.179  ; 5.179  ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 5.062  ; 5.062  ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 5.138  ; 5.138  ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 4.911  ; 4.911  ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 5.091  ; 5.091  ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 5.123  ; 5.123  ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 4.849  ; 4.849  ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 5.043  ; 5.043  ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 5.123  ; 5.123  ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 4.895  ; 4.895  ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 4.998  ; 4.998  ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 5.051  ; 5.051  ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 5.078  ; 5.078  ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 5.248  ; 5.248  ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 5.213  ; 5.213  ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 5.207  ; 5.207  ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 5.248  ; 5.248  ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 5.248  ; 5.248  ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 5.158  ; 5.158  ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 5.201  ; 5.201  ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 5.086  ; 5.086  ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 5.644  ; 5.644  ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 5.644  ; 5.644  ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 5.629  ; 5.629  ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 5.466  ; 5.466  ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 5.158  ; 5.158  ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 5.292  ; 5.292  ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 5.473  ; 5.473  ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 5.416  ; 5.416  ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 4.701  ; 4.701  ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 4.408  ; 4.408  ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 4.204  ; 4.204  ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 4.443  ; 4.443  ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 4.472  ; 4.472  ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 4.293  ; 4.293  ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 4.526  ; 4.526  ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 4.701  ; 4.701  ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 4.322  ; 4.322  ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 5.162  ; 5.162  ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 4.288  ; 4.288  ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 4.513  ; 4.513  ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 5.019  ; 5.019  ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 4.689  ; 4.689  ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 4.459  ; 4.459  ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 5.162  ; 5.162  ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 4.625  ; 4.625  ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 4.476  ; 4.476  ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 4.441  ; 4.441  ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 3.959  ; 3.959  ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 28.931 ; 28.931 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 28.419 ; 28.419 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 28.246 ; 28.246 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 28.215 ; 28.215 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 28.076 ; 28.076 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 28.221 ; 28.221 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 27.752 ; 27.752 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 27.779 ; 27.779 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 28.488 ; 28.488 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 28.708 ; 28.708 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 28.367 ; 28.367 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 28.487 ; 28.487 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 28.078 ; 28.078 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 28.931 ; 28.931 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 28.666 ; 28.666 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 28.461 ; 28.461 ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 7.530  ; 7.530  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 6.484  ; 6.484  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 6.601  ; 6.601  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 6.880  ; 6.880  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 6.573  ; 6.573  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 6.005  ; 6.005  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 6.408  ; 6.408  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 6.288  ; 6.288  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 5.890  ; 5.890  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 7.178  ; 7.178  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 7.107  ; 7.107  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 7.250  ; 7.250  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 7.221  ; 7.221  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 7.216  ; 7.216  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 6.738  ; 6.738  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 7.530  ; 7.530  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 6.933  ; 6.933  ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 28.853 ; 28.853 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 28.498 ; 28.498 ; Rise       ; counter_clock[2] ;
+----------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+----------------+------------------+-------+-------+------------+------------------+
; Data Port      ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+----------------+------------------+-------+-------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 4.578 ; 4.578 ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 4.578 ; 4.578 ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 4.793 ; 4.793 ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 4.853 ; 4.853 ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 4.730 ; 4.730 ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 4.808 ; 4.808 ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 4.581 ; 4.581 ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 4.758 ; 4.758 ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 4.658 ; 4.658 ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 4.658 ; 4.658 ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 4.854 ; 4.854 ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 4.897 ; 4.897 ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 4.756 ; 4.756 ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 4.859 ; 4.859 ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 4.937 ; 4.937 ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 4.826 ; 4.826 ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 4.947 ; 4.947 ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 4.943 ; 4.943 ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 4.993 ; 4.993 ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 4.989 ; 4.989 ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 4.902 ; 4.902 ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 4.948 ; 4.948 ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 4.826 ; 4.826 ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 4.964 ; 4.964 ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 5.448 ; 5.448 ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 5.435 ; 5.435 ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 5.264 ; 5.264 ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 4.964 ; 4.964 ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 5.096 ; 5.096 ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 5.279 ; 5.279 ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 5.220 ; 5.220 ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 4.204 ; 4.204 ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 4.408 ; 4.408 ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 4.204 ; 4.204 ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 4.443 ; 4.443 ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 4.472 ; 4.472 ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 4.293 ; 4.293 ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 4.526 ; 4.526 ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 4.701 ; 4.701 ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 4.322 ; 4.322 ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 4.288 ; 4.288 ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 4.288 ; 4.288 ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 4.513 ; 4.513 ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 5.019 ; 5.019 ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 4.689 ; 4.689 ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 4.459 ; 4.459 ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 5.162 ; 5.162 ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 4.625 ; 4.625 ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 4.476 ; 4.476 ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 3.920 ; 3.920 ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 3.959 ; 3.959 ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 3.794 ; 3.794 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 4.653 ; 4.653 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 4.446 ; 4.446 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 4.676 ; 4.676 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 4.574 ; 4.574 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 4.729 ; 4.729 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 3.826 ; 3.826 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 4.248 ; 4.248 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 4.597 ; 4.597 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 3.794 ; 3.794 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 3.863 ; 3.863 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 4.238 ; 4.238 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 4.097 ; 4.097 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 4.305 ; 4.305 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 4.229 ; 4.229 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 4.408 ; 4.408 ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 4.378 ; 4.378 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 4.934 ; 4.934 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 4.867 ; 4.867 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 5.340 ; 5.340 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 5.182 ; 5.182 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 4.378 ; 4.378 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 5.043 ; 5.043 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 4.825 ; 4.825 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 4.550 ; 4.550 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 4.778 ; 4.778 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 4.638 ; 4.638 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 4.997 ; 4.997 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 4.675 ; 4.675 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 4.606 ; 4.606 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 4.788 ; 4.788 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 4.666 ; 4.666 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 4.926 ; 4.926 ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 4.960 ; 4.960 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 4.900 ; 4.900 ; Rise       ; counter_clock[2] ;
+----------------+------------------+-------+-------+------------+------------------+


+---------------------------------------------------------------------------------+
; Output Enable Times                                                             ;
+--------------+------------------+--------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 28.387 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 28.747 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 28.757 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 28.747 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 28.757 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 28.620 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 28.620 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 28.517 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 28.526 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 28.397 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 28.397 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 28.683 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 28.387 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 28.401 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 28.693 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 28.674 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 28.567 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+--------------+------------------+-------+------+------------+------------------+
; Data Port    ; Clock Port       ; Rise  ; Fall ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-------+------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 4.625 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 4.855 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 4.865 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 4.855 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 4.865 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 4.728 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 4.728 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 4.625 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.634 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 4.803 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 4.803 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 5.089 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 4.793 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 4.807 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 5.099 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 5.080 ;      ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 4.973 ;      ; Rise       ; counter_clock[2] ;
+--------------+------------------+-------+------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Output Disable Times                                                                    ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 28.387    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 28.747    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 28.757    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 28.747    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 28.757    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 28.620    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 28.620    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 28.517    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 28.526    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 28.397    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 28.397    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 28.683    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 28.387    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 28.401    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 28.693    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 28.674    ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 28.567    ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                            ;
+--------------+------------------+-----------+-----------+------------+------------------+
; Data Port    ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+--------------+------------------+-----------+-----------+------------+------------------+
; SRAM_DQ[*]   ; counter_clock[2] ; 4.625     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 4.855     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 4.865     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 4.855     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 4.865     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 4.728     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 4.728     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 4.625     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 4.634     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 4.803     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 4.803     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 5.089     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 4.793     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 4.807     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 5.099     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 5.080     ;           ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 4.973     ;           ; Rise       ; counter_clock[2] ;
+--------------+------------------+-----------+-----------+------------+------------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+-------------------+------------+--------+----------+---------+---------------------+
; Clock             ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack  ; -67.813    ; -2.695 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50         ; -64.330    ; -2.695 ; N/A      ; N/A     ; -2.064              ;
;  counter_clock[2] ; -67.813    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS   ; -12031.173 ; -2.695 ; 0.0      ; 0.0     ; -727.753            ;
;  CLOCK_50         ; -2579.074  ; -2.695 ; N/A      ; N/A     ; -510.371            ;
;  counter_clock[2] ; -9452.099  ; 0.000  ; N/A      ; N/A     ; -217.382            ;
+-------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; 5.229  ; 5.229  ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; 5.162  ; 5.162  ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; 5.229  ; 5.229  ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; 5.178  ; 5.178  ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; 4.689  ; 4.689  ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; 4.078  ; 4.078  ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; 3.743  ; 3.743  ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 3.158  ; 3.158  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.347  ; 0.347  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.260  ; 0.260  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 1.368  ; 1.368  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.282  ; 0.282  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; -0.050 ; -0.050 ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.384  ; 0.384  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.292  ; 0.292  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.162  ; 0.162  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 3.158  ; 3.158  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; 11.167 ; 11.167 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; 8.296  ; 8.296  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; 7.954  ; 7.954  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; 8.094  ; 8.094  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; 8.536  ; 8.536  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; 7.409  ; 7.409  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; 7.621  ; 7.621  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; 7.708  ; 7.708  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; 9.971  ; 9.971  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; 7.805  ; 7.805  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; 8.116  ; 8.116  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; 8.500  ; 8.500  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; 7.821  ; 7.821  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; 8.882  ; 8.882  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; 7.824  ; 7.824  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; 9.849  ; 9.849  ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; 11.167 ; 11.167 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 3.143  ; 3.143  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 3.143  ; 3.143  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+--------------+------------------+--------+--------+------------+------------------+
; Data Port    ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+--------------+------------------+--------+--------+------------+------------------+
; KEY[*]       ; CLOCK_50         ; -2.009 ; -2.009 ; Rise       ; CLOCK_50         ;
;  KEY[0]      ; CLOCK_50         ; -2.200 ; -2.200 ; Rise       ; CLOCK_50         ;
;  KEY[1]      ; CLOCK_50         ; -2.242 ; -2.242 ; Rise       ; CLOCK_50         ;
;  KEY[2]      ; CLOCK_50         ; -2.260 ; -2.260 ; Rise       ; CLOCK_50         ;
;  KEY[3]      ; CLOCK_50         ; -2.009 ; -2.009 ; Rise       ; CLOCK_50         ;
; PS2_CLK      ; CLOCK_50         ; -1.754 ; -1.754 ; Rise       ; CLOCK_50         ;
; PS2_DATA     ; CLOCK_50         ; -1.589 ; -1.589 ; Rise       ; CLOCK_50         ;
; SW[*]        ; CLOCK_50         ; 0.659  ; 0.659  ; Rise       ; CLOCK_50         ;
;  SW[0]       ; CLOCK_50         ; 0.427  ; 0.427  ; Rise       ; CLOCK_50         ;
;  SW[1]       ; CLOCK_50         ; 0.475  ; 0.475  ; Rise       ; CLOCK_50         ;
;  SW[2]       ; CLOCK_50         ; 0.028  ; 0.028  ; Rise       ; CLOCK_50         ;
;  SW[3]       ; CLOCK_50         ; 0.486  ; 0.486  ; Rise       ; CLOCK_50         ;
;  SW[4]       ; CLOCK_50         ; 0.659  ; 0.659  ; Rise       ; CLOCK_50         ;
;  SW[5]       ; CLOCK_50         ; 0.469  ; 0.469  ; Rise       ; CLOCK_50         ;
;  SW[6]       ; CLOCK_50         ; 0.526  ; 0.526  ; Rise       ; CLOCK_50         ;
;  SW[7]       ; CLOCK_50         ; 0.534  ; 0.534  ; Rise       ; CLOCK_50         ;
;  SW[9]       ; CLOCK_50         ; 0.442  ; 0.442  ; Rise       ; CLOCK_50         ;
; SRAM_DQ[*]   ; counter_clock[2] ; -2.127 ; -2.127 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]  ; counter_clock[2] ; -2.659 ; -2.659 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]  ; counter_clock[2] ; -2.713 ; -2.713 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]  ; counter_clock[2] ; -2.822 ; -2.822 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]  ; counter_clock[2] ; -2.880 ; -2.880 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]  ; counter_clock[2] ; -2.333 ; -2.333 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]  ; counter_clock[2] ; -2.337 ; -2.337 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]  ; counter_clock[2] ; -2.225 ; -2.225 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]  ; counter_clock[2] ; -2.127 ; -2.127 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]  ; counter_clock[2] ; -2.456 ; -2.456 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]  ; counter_clock[2] ; -2.577 ; -2.577 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10] ; counter_clock[2] ; -2.358 ; -2.358 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11] ; counter_clock[2] ; -2.423 ; -2.423 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12] ; counter_clock[2] ; -2.634 ; -2.634 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13] ; counter_clock[2] ; -2.655 ; -2.655 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14] ; counter_clock[2] ; -2.502 ; -2.502 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15] ; counter_clock[2] ; -2.407 ; -2.407 ; Rise       ; counter_clock[2] ;
; SW[*]        ; counter_clock[2] ; 0.378  ; 0.378  ; Rise       ; counter_clock[2] ;
;  SW[9]       ; counter_clock[2] ; 0.378  ; 0.378  ; Rise       ; counter_clock[2] ;
+--------------+------------------+--------+--------+------------+------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+----------------+------------------+--------+--------+------------+------------------+
; Data Port      ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+----------------+------------------+--------+--------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 10.584 ; 10.584 ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 9.971  ; 9.971  ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 10.492 ; 10.492 ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 10.584 ; 10.584 ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 10.315 ; 10.315 ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 10.500 ; 10.500 ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 9.835  ; 9.835  ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 10.413 ; 10.413 ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 10.517 ; 10.517 ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 9.588  ; 9.588  ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 10.245 ; 10.245 ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 10.517 ; 10.517 ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 9.781  ; 9.781  ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 10.141 ; 10.141 ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 10.301 ; 10.301 ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 10.365 ; 10.365 ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 10.748 ; 10.748 ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 10.676 ; 10.676 ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 10.710 ; 10.710 ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 10.747 ; 10.747 ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 10.748 ; 10.748 ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 10.591 ; 10.591 ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 10.702 ; 10.702 ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 10.373 ; 10.373 ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 11.656 ; 11.656 ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 11.551 ; 11.551 ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 11.656 ; 11.656 ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 11.103 ; 11.103 ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 10.449 ; 10.449 ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 11.004 ; 11.004 ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 11.404 ; 11.404 ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 11.181 ; 11.181 ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 9.323  ; 9.323  ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 8.447  ; 8.447  ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 7.895  ; 7.895  ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 8.816  ; 8.816  ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 8.853  ; 8.853  ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 8.158  ; 8.158  ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 8.667  ; 8.667  ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 9.323  ; 9.323  ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 8.473  ; 8.473  ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 10.293 ; 10.293 ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 8.262  ; 8.262  ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 9.051  ; 9.051  ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 9.776  ; 9.776  ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 9.423  ; 9.423  ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 8.498  ; 8.498  ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 10.293 ; 10.293 ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 9.155  ; 9.155  ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 8.538  ; 8.538  ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 8.896  ; 8.896  ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 7.309  ; 7.309  ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 74.719 ; 74.719 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 73.639 ; 73.639 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 73.115 ; 73.115 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 73.073 ; 73.073 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 72.725 ; 72.725 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 73.080 ; 73.080 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 71.813 ; 71.813 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 71.922 ; 71.922 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 73.452 ; 73.452 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 74.018 ; 74.018 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 73.298 ; 73.298 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 73.489 ; 73.489 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 72.620 ; 72.620 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 74.719 ; 74.719 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 74.077 ; 74.077 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 73.418 ; 73.418 ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 16.912 ; 16.912 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 14.368 ; 14.368 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 14.577 ; 14.577 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 15.212 ; 15.212 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 14.190 ; 14.190 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 13.177 ; 13.177 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 13.990 ; 13.990 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 13.826 ; 13.826 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 12.790 ; 12.790 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 16.260 ; 16.260 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 16.119 ; 16.119 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 16.327 ; 16.327 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 16.250 ; 16.250 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 16.145 ; 16.145 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 15.164 ; 15.164 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 16.912 ; 16.912 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 15.674 ; 15.674 ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 74.668 ; 74.668 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 73.698 ; 73.698 ; Rise       ; counter_clock[2] ;
+----------------+------------------+--------+--------+------------+------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+----------------+------------------+-------+-------+------------+------------------+
; Data Port      ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+----------------+------------------+-------+-------+------------+------------------+
; HEX0[*]        ; CLOCK_50         ; 4.578 ; 4.578 ; Rise       ; CLOCK_50         ;
;  HEX0[0]       ; CLOCK_50         ; 4.578 ; 4.578 ; Rise       ; CLOCK_50         ;
;  HEX0[1]       ; CLOCK_50         ; 4.793 ; 4.793 ; Rise       ; CLOCK_50         ;
;  HEX0[2]       ; CLOCK_50         ; 4.853 ; 4.853 ; Rise       ; CLOCK_50         ;
;  HEX0[3]       ; CLOCK_50         ; 4.730 ; 4.730 ; Rise       ; CLOCK_50         ;
;  HEX0[4]       ; CLOCK_50         ; 4.808 ; 4.808 ; Rise       ; CLOCK_50         ;
;  HEX0[5]       ; CLOCK_50         ; 4.581 ; 4.581 ; Rise       ; CLOCK_50         ;
;  HEX0[6]       ; CLOCK_50         ; 4.758 ; 4.758 ; Rise       ; CLOCK_50         ;
; HEX1[*]        ; CLOCK_50         ; 4.658 ; 4.658 ; Rise       ; CLOCK_50         ;
;  HEX1[0]       ; CLOCK_50         ; 4.658 ; 4.658 ; Rise       ; CLOCK_50         ;
;  HEX1[1]       ; CLOCK_50         ; 4.854 ; 4.854 ; Rise       ; CLOCK_50         ;
;  HEX1[2]       ; CLOCK_50         ; 4.897 ; 4.897 ; Rise       ; CLOCK_50         ;
;  HEX1[3]       ; CLOCK_50         ; 4.756 ; 4.756 ; Rise       ; CLOCK_50         ;
;  HEX1[4]       ; CLOCK_50         ; 4.859 ; 4.859 ; Rise       ; CLOCK_50         ;
;  HEX1[5]       ; CLOCK_50         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50         ;
;  HEX1[6]       ; CLOCK_50         ; 4.937 ; 4.937 ; Rise       ; CLOCK_50         ;
; HEX2[*]        ; CLOCK_50         ; 4.826 ; 4.826 ; Rise       ; CLOCK_50         ;
;  HEX2[0]       ; CLOCK_50         ; 4.947 ; 4.947 ; Rise       ; CLOCK_50         ;
;  HEX2[1]       ; CLOCK_50         ; 4.943 ; 4.943 ; Rise       ; CLOCK_50         ;
;  HEX2[2]       ; CLOCK_50         ; 4.993 ; 4.993 ; Rise       ; CLOCK_50         ;
;  HEX2[3]       ; CLOCK_50         ; 4.989 ; 4.989 ; Rise       ; CLOCK_50         ;
;  HEX2[4]       ; CLOCK_50         ; 4.902 ; 4.902 ; Rise       ; CLOCK_50         ;
;  HEX2[5]       ; CLOCK_50         ; 4.948 ; 4.948 ; Rise       ; CLOCK_50         ;
;  HEX2[6]       ; CLOCK_50         ; 4.826 ; 4.826 ; Rise       ; CLOCK_50         ;
; HEX3[*]        ; CLOCK_50         ; 4.964 ; 4.964 ; Rise       ; CLOCK_50         ;
;  HEX3[0]       ; CLOCK_50         ; 5.448 ; 5.448 ; Rise       ; CLOCK_50         ;
;  HEX3[1]       ; CLOCK_50         ; 5.435 ; 5.435 ; Rise       ; CLOCK_50         ;
;  HEX3[2]       ; CLOCK_50         ; 5.264 ; 5.264 ; Rise       ; CLOCK_50         ;
;  HEX3[3]       ; CLOCK_50         ; 4.964 ; 4.964 ; Rise       ; CLOCK_50         ;
;  HEX3[4]       ; CLOCK_50         ; 5.096 ; 5.096 ; Rise       ; CLOCK_50         ;
;  HEX3[5]       ; CLOCK_50         ; 5.279 ; 5.279 ; Rise       ; CLOCK_50         ;
;  HEX3[6]       ; CLOCK_50         ; 5.220 ; 5.220 ; Rise       ; CLOCK_50         ;
; LEDG[*]        ; CLOCK_50         ; 4.204 ; 4.204 ; Rise       ; CLOCK_50         ;
;  LEDG[0]       ; CLOCK_50         ; 4.408 ; 4.408 ; Rise       ; CLOCK_50         ;
;  LEDG[1]       ; CLOCK_50         ; 4.204 ; 4.204 ; Rise       ; CLOCK_50         ;
;  LEDG[2]       ; CLOCK_50         ; 4.443 ; 4.443 ; Rise       ; CLOCK_50         ;
;  LEDG[3]       ; CLOCK_50         ; 4.472 ; 4.472 ; Rise       ; CLOCK_50         ;
;  LEDG[4]       ; CLOCK_50         ; 4.293 ; 4.293 ; Rise       ; CLOCK_50         ;
;  LEDG[5]       ; CLOCK_50         ; 4.526 ; 4.526 ; Rise       ; CLOCK_50         ;
;  LEDG[6]       ; CLOCK_50         ; 4.701 ; 4.701 ; Rise       ; CLOCK_50         ;
;  LEDG[7]       ; CLOCK_50         ; 4.322 ; 4.322 ; Rise       ; CLOCK_50         ;
; LEDR[*]        ; CLOCK_50         ; 4.288 ; 4.288 ; Rise       ; CLOCK_50         ;
;  LEDR[0]       ; CLOCK_50         ; 4.288 ; 4.288 ; Rise       ; CLOCK_50         ;
;  LEDR[1]       ; CLOCK_50         ; 4.513 ; 4.513 ; Rise       ; CLOCK_50         ;
;  LEDR[2]       ; CLOCK_50         ; 5.019 ; 5.019 ; Rise       ; CLOCK_50         ;
;  LEDR[3]       ; CLOCK_50         ; 4.689 ; 4.689 ; Rise       ; CLOCK_50         ;
;  LEDR[4]       ; CLOCK_50         ; 4.459 ; 4.459 ; Rise       ; CLOCK_50         ;
;  LEDR[5]       ; CLOCK_50         ; 5.162 ; 5.162 ; Rise       ; CLOCK_50         ;
;  LEDR[6]       ; CLOCK_50         ; 4.625 ; 4.625 ; Rise       ; CLOCK_50         ;
;  LEDR[7]       ; CLOCK_50         ; 4.476 ; 4.476 ; Rise       ; CLOCK_50         ;
; PS2_DATA       ; CLOCK_50         ; 3.920 ; 3.920 ; Rise       ; CLOCK_50         ;
; SRAM_WE_N      ; CLOCK_50         ; 3.959 ; 3.959 ; Rise       ; CLOCK_50         ;
; SRAM_ADDR[*]   ; counter_clock[2] ; 3.794 ; 3.794 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[0]  ; counter_clock[2] ; 4.653 ; 4.653 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[1]  ; counter_clock[2] ; 4.446 ; 4.446 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[2]  ; counter_clock[2] ; 4.676 ; 4.676 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[3]  ; counter_clock[2] ; 4.574 ; 4.574 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[4]  ; counter_clock[2] ; 4.729 ; 4.729 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[5]  ; counter_clock[2] ; 3.826 ; 3.826 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[6]  ; counter_clock[2] ; 4.248 ; 4.248 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[7]  ; counter_clock[2] ; 4.597 ; 4.597 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[8]  ; counter_clock[2] ; 3.794 ; 3.794 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[9]  ; counter_clock[2] ; 3.863 ; 3.863 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[10] ; counter_clock[2] ; 4.238 ; 4.238 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[11] ; counter_clock[2] ; 4.097 ; 4.097 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[12] ; counter_clock[2] ; 4.305 ; 4.305 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[13] ; counter_clock[2] ; 4.229 ; 4.229 ; Rise       ; counter_clock[2] ;
;  SRAM_ADDR[14] ; counter_clock[2] ; 4.408 ; 4.408 ; Rise       ; counter_clock[2] ;
; SRAM_DQ[*]     ; counter_clock[2] ; 4.378 ; 4.378 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[0]    ; counter_clock[2] ; 4.934 ; 4.934 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[1]    ; counter_clock[2] ; 4.867 ; 4.867 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[2]    ; counter_clock[2] ; 5.340 ; 5.340 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[3]    ; counter_clock[2] ; 5.182 ; 5.182 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[4]    ; counter_clock[2] ; 4.378 ; 4.378 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[5]    ; counter_clock[2] ; 5.043 ; 5.043 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[6]    ; counter_clock[2] ; 4.825 ; 4.825 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[7]    ; counter_clock[2] ; 4.550 ; 4.550 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[8]    ; counter_clock[2] ; 4.778 ; 4.778 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[9]    ; counter_clock[2] ; 4.638 ; 4.638 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[10]   ; counter_clock[2] ; 4.997 ; 4.997 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[11]   ; counter_clock[2] ; 4.675 ; 4.675 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[12]   ; counter_clock[2] ; 4.606 ; 4.606 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[13]   ; counter_clock[2] ; 4.788 ; 4.788 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[14]   ; counter_clock[2] ; 4.666 ; 4.666 ; Rise       ; counter_clock[2] ;
;  SRAM_DQ[15]   ; counter_clock[2] ; 4.926 ; 4.926 ; Rise       ; counter_clock[2] ;
; SRAM_LB_N      ; counter_clock[2] ; 4.960 ; 4.960 ; Rise       ; counter_clock[2] ;
; SRAM_UB_N      ; counter_clock[2] ; 4.900 ; 4.900 ; Rise       ; counter_clock[2] ;
+----------------+------------------+-------+-------+------------+------------------+


+-------------------------------------------------------------------------------------+
; Setup Transfers                                                                     ;
+------------------+------------------+--------------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+--------------+----------+----------+----------+
; CLOCK_50         ; CLOCK_50         ; 2234         ; 0        ; 0        ; 0        ;
; counter_clock[2] ; CLOCK_50         ; > 2147483647 ; 1        ; 0        ; 0        ;
; CLOCK_50         ; counter_clock[2] ; 2048         ; 0        ; 0        ; 0        ;
; counter_clock[2] ; counter_clock[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------+------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------+
; Hold Transfers                                                                      ;
+------------------+------------------+--------------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+--------------+----------+----------+----------+
; CLOCK_50         ; CLOCK_50         ; 2234         ; 0        ; 0        ; 0        ;
; counter_clock[2] ; CLOCK_50         ; > 2147483647 ; 1        ; 0        ; 0        ;
; CLOCK_50         ; counter_clock[2] ; 2048         ; 0        ; 0        ; 0        ;
; counter_clock[2] ; counter_clock[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------+------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 447   ; 447  ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 4934  ; 4934 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 13 01:13:25 2023
Info: Command: quartus_sta proc -c ProcesadorBase
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ProcesadorBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_clock[2] counter_clock[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -67.813
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -67.813     -9452.099 counter_clock[2] 
    Info (332119):   -64.330     -2579.074 CLOCK_50 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -2.695 CLOCK_50 
    Info (332119):     0.445         0.000 counter_clock[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -510.371 CLOCK_50 
    Info (332119):    -2.064      -217.382 counter_clock[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -24.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.669     -3413.418 counter_clock[2] 
    Info (332119):   -23.189      -774.948 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -1.725 CLOCK_50 
    Info (332119):     0.215         0.000 counter_clock[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -426.100 CLOCK_50 
    Info (332119):    -1.880      -179.800 counter_clock[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4598 megabytes
    Info: Processing ended: Thu Apr 13 01:13:26 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


