// Seed: 4119499266
module module_0 ();
  wire [{  1  {  1  }  }  -  (  -1  ) : -1  ==  -1] id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wire  id_2
    , id_6,
    output wand  id_3,
    output wand  id_4
);
  assign id_3 = (1 - -1'd0 ^ id_6);
  assign id_6 = -1'd0;
  module_0 modCall_1 ();
  assign id_4 = id_1;
endmodule
module module_2 #(
    parameter id_6 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  input logic [7:0] id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  bit [id_6 : 1] id_8;
  wire id_9;
  assign id_5 = id_7[id_6];
  wire id_10 = id_4;
  wire id_11;
  always_ff disable id_12;
  logic id_13;
  final begin : LABEL_0
    @(-1) id_8 = id_1;
  end
  module_0 modCall_1 ();
  logic id_14;
endmodule
