// Sail source code
:sail-doc: src/cheri/generated/riscv_RV64.json


///////////////////////////////////////////////////////////////////////////////
// Top-level CHERI definitions
///////////////////////////////////////////////////////////////////////////////

// Base CHERI extension (without the mode bit in capability format)
:cheri_base64_ext_name:    RV64Y
:cheri_base32_ext_name:    RV32Y
:cheri_base_ext_name:      {cheri_base32_ext_name}/{cheri_base64_ext_name}
// CHERI extension adding support for integer pointer mode (and mode bit)
:cheri_default_ext_name:   Zyhybrid
:cheri_priv_m_ext: Smy
:cheri_priv_m_reg_enable_ext: Smyre
:cheri_priv_m_dyn_xlen_ext: Smyvarxlen
:cheri_priv_s_ext: Ssy
:cheri_priv_h_ext: Shy
:cheri_priv_vmem_ext: Svy
:cheri_priv_debug_ext: Sdy
// Extension for CHERI CRG bits
:cheri_priv_crg_ext:          Svucrg
:cheri_priv_crg_load_tag_ext: Svucrglvt
ifdef::cheri_multilevel[]
// Extension for capability levels (flow control)
:cheri_0levels_ext_name:             Zy0lvl
:cheri_1levels_ext_name:             Zy1lvl
endif::[]

:ctag: capability tag
:ctag_title: Capability Tag

:cheri_int_mode_name: pass:quotes[_Integer Pointer Mode_]
:cheri_cap_mode_name: pass:quotes[_Capability Pointer Mode_]

// Extension for supporting lr/sc.[bh]
:lr_sc_bh_ext_name: Zabhlrsc
:sh4add_ext_name:   Zish4add

:c_cheri_base_ext_names:   C or Zca, {cheri_base_ext_name}
:c_cheri_default_ext_names: C or Zca, {cheri_default_ext_name}

:non-csrrw-or:  <<CSRRWI_CHERI>>, <<CSRRS_CHERI>>, <<CSRRSI_CHERI>>, <<CSRRC_CHERI>> or  <<CSRRCI_CHERI>>
:non-csrrw-and: <<CSRRWI_CHERI>>, <<CSRRS_CHERI>>, <<CSRRSI_CHERI>>, <<CSRRC_CHERI>> and <<CSRRCI_CHERI>>

:TAG_RESET_DCSR: The reset value of the {ctag} of this CSR is zero, the reset values of the metadata and address fields are UNSPECIFIED.
:TAG_RESET_MCSR: The reset value of the {ctag} of this CSR is zero, the reset values of the metadata and address fields are UNSPECIFIED.
:TAG_RESET_SCSR: At the start of the S-mode execution environment, the value of the {ctag} of this CSR is zero and the values of the metadata and address fields are UNSPECIFIED.
:REQUIRE_CRE_CSR: Explicit access to this CSR is illegal if <<section_cheri_disable,CHERI register and instruction access is disabled>> for the current privilege.
:REQUIRE_HYBRID_CSR: This CSR is only implemented if {cheri_default_ext_name} is implemented.

:CAP_MODE_VALUE: 0
:INT_MODE_VALUE: 1

///////////////////////////////////////////////////////////////////////////////
// Cap definitions
///////////////////////////////////////////////////////////////////////////////

:cap_rv32_sdp_width:    2
:cap_rv64_sdp_width:    4
:cap_rv32_mw_width:    10
:cap_rv64_mw_width:    14
:cap_rv32_perms_width:  5
//CL is not a permission, so 8 not 9
:cap_rv64_perms_width:  8
:cap_rv32_addr_width:  32
:cap_rv64_addr_width:  64
:cap_rv32_exp_width:    5
:cap_rv64_exp_width:    6

:cheri_excep_cause_pc:       32
:cheri_excep_cause_ld:       33
:cheri_excep_cause_st:       34
:cheri_excep_cause_pte_ld:   35
:cheri_excep_cause_pte_st:   36

:cheri_excep_name_pc:        CHERI Instruction Access Fault
:cheri_excep_name_ld:        CHERI Load Access Fault
:cheri_excep_name_st:        CHERI Store/AMO Access Fault
:cheri_excep_name_pte:       CHERI Page Fault
:cheri_excep_name_pte_ld:    CHERI Load Page Fault
:cheri_excep_name_pte_st:    CHERI Store/AMO Page Fault

:cheri_excep_desc_ytag:      Authorizing {ctag} is set to 0.
:cheri_excep_desc_seal:      Authorizing capability is sealed.
:cheri_excep_desc_perm:      Authorizing capability does not grant the necessary permissions.
:cheri_excep_desc_bnds:      At least one byte accessed is outside the authorizing capability bounds, or the bounds could not be decoded.
:cheri_excep_desc_intg:      Authorizing capability failed any <<section_cap_integrity,integrity>> check.

:cheri_excep_cause_ls_list:  {cheri_excep_cause_ld},{cheri_excep_cause_st}
:cheri_excep_cause_list:     {cheri_excep_cause_pc},{cheri_excep_cause_ls_list},{cheri_excep_cause_pte_ld},{cheri_excep_cause_pte_st}

:LOAD_CAP_NAME:          LY
:LOAD_CAP_NAME_LC:       ly
:C_LOAD_CAP_NAME:        C.LY
:C_LOAD_CAP_NAME_LC:     c.ly
:C_LOAD_CAP_SP_NAME:     C.LYSP
:C_LOAD_CAP_SP_NAME_LC:  c.lysp

:STORE_CAP_NAME:         SY
:STORE_CAP_NAME_LC:      sy
:C_STORE_CAP_NAME:       C.SY
:C_STORE_CAP_NAME_LC:    c.sy
:C_STORE_CAP_SP_NAME:    C.SYSP
:C_STORE_CAP_SP_NAME_LC: c.sysp

:AMOSWAP_CAP_NAME:    AMOSWAP.Y
:AMOSWAP_CAP_NAME_LC: amoswap.y
