Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/STUDIA/V semestr/UCISW/Lab_1/funkcja_1/fk_1_fk_1_sch_tb_isim_beh.exe -prj D:/STUDIA/V semestr/UCISW/Lab_1/funkcja_1/fk_1_fk_1_sch_tb_beh.prj work.fk_1_fk_1_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_1/funkcja_1/fk_1.vhf" into library work
Parsing VHDL file "D:/STUDIA/V semestr/UCISW/Lab_1/funkcja_1/fk_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3b3_v of entity AND3B3 [and3b3_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture behavioral of entity fk_1 [fk_1_default]
Compiling architecture behavioral of entity fk_1_fk_1_sch_tb
Time Resolution for simulation is 1ps.
Compiled 15 VHDL Units
Built simulation executable D:/STUDIA/V semestr/UCISW/Lab_1/funkcja_1/fk_1_fk_1_sch_tb_isim_beh.exe
Fuse Memory Usage: 50720 KB
Fuse CPU Usage: 968 ms
