\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR1}
\item 
uint16\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR2}
\item 
uint16\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ OAR1}
\item 
uint16\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ OAR2}
\item 
uint16\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SR1}
\item 
uint16\+\_\+t \textbf{ RESERVED5}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SR2}
\item 
uint16\+\_\+t \textbf{ RESERVED6}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CCR}
\item 
uint16\+\_\+t \textbf{ RESERVED7}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ TRISE}
\item 
uint16\+\_\+t \textbf{ RESERVED8}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\doxysubsection{Field Documentation}
\label{struct_i2_c___type_def_a7ac198788f460fa6379bceecab79c5f7} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CCR}

I2C Clock control register, Address offset\+: 0x1C \label{struct_i2_c___type_def_a61400ce239355b62aa25c95fcc18a5e1} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR1}

I2C Control register 1, Address offset\+: 0x00 \label{struct_i2_c___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR2}

I2C Control register 2, Address offset\+: 0x04 \label{struct_i2_c___type_def_a0a1acc0425516ff7969709d118b96a3b} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 \label{struct_i2_c___type_def_aaab934113da0a8bcacd1ffa148046569} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t OAR1}

I2C Own address register 1, Address offset\+: 0x08 \label{struct_i2_c___type_def_a692c0f6e38cde9ec1c3c50c36aa79817} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t OAR2}

I2C Own address register 2, Address offset\+: 0x0C \label{struct_i2_c___type_def_a149feba01f9c4a49570c6d88619f504f} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED0}

Reserved, 0x02 ~\newline
 \label{struct_i2_c___type_def_a8249a3955aace28d92109b391311eb30} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x06 ~\newline
 \label{struct_i2_c___type_def_a5573848497a716a9947fd87487709feb} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED2}

Reserved, 0x0A ~\newline
 \label{struct_i2_c___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED3}

Reserved, 0x0E ~\newline
 \label{struct_i2_c___type_def_aa0223808025f5bf9c056185038c9d545} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED4}

Reserved, 0x12 ~\newline
 \label{struct_i2_c___type_def_abd36010ac282682d1f3c641b183b1b6f} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED5}

Reserved, 0x16 ~\newline
 \label{struct_i2_c___type_def_aab502dde158ab7da8e7823d1f8a06edb} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED6}

Reserved, 0x1A ~\newline
 \label{struct_i2_c___type_def_ab1820c97e368d349f5f4121f015d9fab} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED7}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED7}

Reserved, 0x1E ~\newline
 \label{struct_i2_c___type_def_afc22764fbf9ee7ce28174d65d0260f18} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RESERVED8}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED8}

Reserved, 0x22 ~\newline
 \label{struct_i2_c___type_def_a1e79a16729e8d1032d9fe552d50dce41} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{SR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SR1}

I2C Status register 1, Address offset\+: 0x14 \label{struct_i2_c___type_def_a682809d3f8187cdefb9d615e89b67e65} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SR2}

I2C Status register 2, Address offset\+: 0x18 \label{struct_i2_c___type_def_a7fbb70132ee565bb179078b6ee20cc2b} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{TRISE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t TRISE}

I2C TRISE register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
