{
  "compiled": true,
  "elaborated": true,
  "sim_passed": null,
  "error_log": null,
  "generated_verilog": "// Generated by CIRCT firtool-1.62.0\nmodule TestRegSyntax(\n  input        clock,\n               reset,\n  input  [7:0] io_in,\n  output [7:0] io_out1,\n               io_out2\n);\n\n  reg [7:0] counter1;\n  reg [7:0] counter2;\n  always @(posedge clock) begin\n    counter1 <= io_in;\n    if (reset)\n      counter2 <= 8'h0;\n    else\n      counter2 <= io_in;\n  end // always @(posedge)\n  assign io_out1 = counter1;\n  assign io_out2 = counter2;\nendmodule\n\n",
  "full_stdout": "",
  "full_stderr": "[info] compiling 1 Scala source to /tmp/tmp9kb0rdul/out/mill-build/compile.dest/classes ...\n[info] done compiling\n[info] compiling 1 Scala source to /tmp/tmp9kb0rdul/out/chiselmodule/compile.dest/classes ...\n[info] done compiling\n",
  "stage": "passed",
  "timestamp": "2025-11-24T17:25:57.222262",
  "module_name": "TestRegSyntax"
}