<MODULE>
hello
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0010,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0050,NO
</SEGMENTS>

<LOCALS>
__str_0,R_CONST,0000,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,002E,0000
_UART0_Init,R_CSEG,0014,0000
_SYSCLK_Init,R_CSEG,000A,0000
_PORT_Init,R_CSEG,0000,0000
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
43 A4 10
75 E1 01
75 E2 40
22
43 A9 03
43 B2 03
75 EF 04
22
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
22
53 D9 BF
12 addr16(_PORT_Init;)  
12 addr16(_SYSCLK_Init;)  
12 addr16(_UART0_Init;)  
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
48 65 6C 6C 6F 2C 20 77 6F 72 6C 64 21 
0D
0A
00
</CODE>

<CODE AT 0003>
</CODE>
