
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015325                       # Number of seconds simulated
sim_ticks                                 15324754500                       # Number of ticks simulated
final_tick                                15324754500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202010                       # Simulator instruction rate (inst/s)
host_op_rate                                   370449                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106752529                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696496                       # Number of bytes of host memory used
host_seconds                                   143.55                       # Real time elapsed on the host
sim_insts                                    28999300                       # Number of instructions simulated
sim_ops                                      53179388                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1110                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3332647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1302990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4635637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3332647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3332647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3332647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1302990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4635637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001187250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  71040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15324666000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.995633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.093930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.445658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           77     33.62%     33.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     27.07%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     10.92%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      7.42%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.37%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.62%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.06%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.31%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      9.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          229                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3332647.188573233318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1302989.878239158774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28124000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11093000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35243.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35554.49                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     18404500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39217000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16580.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35330.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   13806005.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3677100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6705480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        19923210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3253920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3662310540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3701985180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.568971                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15309436500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       323500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15257326500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      12862250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     43689250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1056720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   542685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4248300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7794750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               276000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        19669560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5481600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3660440040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3705041415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.768403                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15306716000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       415000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15249532250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     14274750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      15049750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     43142750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8528183                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8528183                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1107482                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6441341                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  280806                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         6441341                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6440216                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1125                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8796174                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3304713                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           186                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            34                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11678256                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           351                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         30649510                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12064953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       51181365                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8528183                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6721022                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17418525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2215662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1647                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          258                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11677965                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                536645                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           30593528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.054194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.238559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13192663     43.12%     43.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   245035      0.80%     43.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3786001     12.38%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   364610      1.19%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2785047      9.10%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2255726      7.37%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   501883      1.64%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   602911      1.97%     77.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6859652     22.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             30593528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.278249                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.669892                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11186442                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2226840                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15399748                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                672667                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1107831                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               89405989                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1107831                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11855161                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2210979                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18798                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15201961                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                198798                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               84922851                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    79                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           111643268                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             181369138                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        108853432                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5172                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              71597611                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 40045657                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4205                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4221                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1461208                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9721720                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4318785                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1013845                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8873                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   76446934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  71256645                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14832                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        23267679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22989146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      30593528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.329141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.233946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10893557     35.61%     35.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2639537      8.63%     44.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3810267     12.45%     56.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2912685      9.52%     66.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4142114     13.54%     79.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2176158      7.11%     86.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3404202     11.13%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              536003      1.75%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               79005      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30593528                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  665981     99.47%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3518      0.53%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5505      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58578042     82.21%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    39      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  38      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  145      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 310      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9144233     12.83%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3526902      4.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             257      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            483      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               71256645                       # Type of FU issued
system.cpu.iq.rate                           2.324887                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      669559                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009396                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          173786267                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          99711059                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     68739593                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4942                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3806                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2264                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               71918211                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2488                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1093663                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2903277                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3444                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1976684                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1107831                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2222117                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2254                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            76447068                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                76                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9721720                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4318785                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2239                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         737020                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       566108                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1303128                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              69587312                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8796155                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1669333                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12100866                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6140834                       # Number of branches executed
system.cpu.iew.exec_stores                    3304711                       # Number of stores executed
system.cpu.iew.exec_rate                     2.270422                       # Inst execution rate
system.cpu.iew.wb_sent                       69025079                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      68741857                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47185486                       # num instructions producing a value
system.cpu.iew.wb_consumers                  57784238                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.242837                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.816581                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        23267685                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1107734                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27263596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.950564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.430170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10750844     39.43%     39.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5765919     21.15%     60.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1750995      6.42%     67.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4043770     14.83%     81.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       779239      2.86%     84.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       967783      3.55%     88.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       516500      1.89%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       783070      2.87%     93.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1905476      6.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27263596                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             28999300                       # Number of instructions committed
system.cpu.commit.committedOps               53179388                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9160544                       # Number of memory references committed
system.cpu.commit.loads                       6818443                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5313631                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2158                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  53177689                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167120                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          127      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         44017555     82.77%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              16      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             104      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             140      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            288      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6818357     12.82%     95.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2341674      4.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           86      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          427      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53179388                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1905476                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    101805193                       # The number of ROB reads
system.cpu.rob.rob_writes                   156237250                       # The number of ROB writes
system.cpu.timesIdled                             453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    28999300                       # Number of Instructions Simulated
system.cpu.committedOps                      53179388                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.056905                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.056905                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.946159                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.946159                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 84196420                       # number of integer regfile reads
system.cpu.int_regfile_writes                59575444                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4229                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1733                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  27488317                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 34072637                       # number of cc regfile writes
system.cpu.misc_regfile_reads                28052777                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           294.559735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10044274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          31886.584127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.559735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.287656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.287656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.305664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20089187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20089187                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7702024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7702024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2341935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2341935                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10043959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10043959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10043959                       # number of overall hits
system.cpu.dcache.overall_hits::total        10043959                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           310                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          477                       # number of overall misses
system.cpu.dcache.overall_misses::total           477                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25551500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13940500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13940500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     39492000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39492000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39492000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39492000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7702334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7702334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     10044436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10044436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10044436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10044436                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82424.193548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82424.193548                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83476.047904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83476.047904                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82792.452830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82792.452830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82792.452830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82792.452830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14052500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14052500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13504500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13504500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27557000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27557000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91846.405229                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91846.405229                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83361.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83361.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87482.539683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87482.539683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87482.539683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87482.539683                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.455828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11677632                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12846.679868                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   439.455828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.858312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23356837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23356837                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11676723                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11676723                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11676723                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11676723                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11676723                       # number of overall hits
system.cpu.icache.overall_hits::total        11676723                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1241                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1241                       # number of overall misses
system.cpu.icache.overall_misses::total          1241                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     93521996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93521996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     93521996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93521996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     93521996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93521996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11677964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11677964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11677964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11677964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11677964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11677964                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75360.190169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75360.190169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75360.190169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75360.190169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75360.190169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75360.190169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1980                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.icache.writebacks::total               453                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          331                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          331                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          331                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          331                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          331                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          910                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          910                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          910                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71485497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71485497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71485497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71485497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71485497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71485497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78555.491209                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78555.491209                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78555.491209                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78555.491209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78555.491209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78555.491209                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.346552                       # Cycle average of tags in use
system.l2.tags.total_refs                        1678                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.511712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       729.780056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       292.566496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.031200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.033875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     14542                       # Number of tag accesses
system.l2.tags.data_accesses                    14542                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          452                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              452                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst            111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                111                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                      114                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 111                       # number of overall hits
system.l2.overall_hits::.cpu.data                   3                       # number of overall hits
system.l2.overall_hits::total                     114                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 162                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              799                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             150                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                312                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1111                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               799                       # number of overall misses
system.l2.overall_misses::.cpu.data               312                       # number of overall misses
system.l2.overall_misses::total                  1111                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     13261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13261500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68937000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     13780500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13780500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     68937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     27042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         95979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68937000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     27042000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        95979000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          452                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          452                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1225                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878022                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.980392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980392                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.878022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906939                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906939                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81861.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81861.111111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86279.098874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86279.098874                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        91870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        91870                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86279.098874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86673.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86389.738974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86279.098874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86673.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86389.738974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            162                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          799                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          150                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1111                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12280500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12280500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     23922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84879000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     23922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84879000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.980392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980392                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.906939                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906939                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71861.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71861.111111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76291.614518                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76291.614518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        81870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        81870                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76291.614518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76673.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76398.739874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76291.614518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76673.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76398.739874                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                948                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        71040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        71040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1110                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1354500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5889750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15324754500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           910                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          153                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 107392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1221     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1294000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1363500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            472500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
