// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__228(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__228\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
              >> 1U));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__229(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__229\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer 
        = (((0xfcU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                      << 2U)) | (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                       >> 6U))) & (
                                                   (0xf8U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                       << 3U)) 
                                                   | (7U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                                         >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__s_input_reg_next));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_tr__DOT__next_state;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_tr__DOT__next_state;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token = 0xcU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token = 0xcU;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)) 
           | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer)))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer)))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty 
        = (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn)) 
            & ((0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn) 
                         << 7U)) | (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn) 
                                             >> 1U)))) 
           & ((0xc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                        << 6U)) | (0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_valid 
        = ((0xf7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_valid)) 
           | (8U & ((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                    << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_tr__DOT__next_state 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable)
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer 
        = (((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                       >> 7U))) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_tr__DOT__next_state 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable)
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer 
        = (((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                       >> 7U))) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer)))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer)))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer)))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin)) 
           | ((IData)((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask) 
                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer)))) 
              << 2U));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__230(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__230\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
              >> 1U));
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__231(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__231\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data[
                                              ((IData)(1U) 
                                               + (7U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data[
              (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_data[3U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                              ((IData)(1U) 
                                               + (7U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
              (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                           << 5U))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc 
            = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb 
            = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                             >> 0x1aU)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize 
            = (0x1fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                >> 0x10U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf 
            = (3U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                             >> 0x15U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ 
            = (3U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                             >> 8U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long 
            = (0xffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi 
            = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                             >> 0x1bU)));
        vlTOPp->__Vtableidx6 = (0xfU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                >> 0x1cU)));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc 
            = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                     >> 0x1aU));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize 
            = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                        >> 0x10U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                     >> 0x15U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                     >> 8U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long 
            = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                     >> 0x1bU));
        vlTOPp->__Vtableidx6 = (0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                        >> 0x1cU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs 
        = vlTOPp->__Vtable6_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs
        [vlTOPp->__Vtableidx6];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
            ? 0U : ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                     ? 1U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                              ? 3U : 0U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe)));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 0U;
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                            = 
                                                            (0xfU 
                                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (
                                                            (1U 
                                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt)))) {
                                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot) {
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot 
                                                                    = 
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                                         ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                                         : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data 
                    = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                         << 5U))) ? 0U
                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                            ((IData)(1U) + (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U))))) 
                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                          >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                       << 5U))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data 
                                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi = 0U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid 
                    = (1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf = 0U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf = 0U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_target) 
                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next = 0U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__s_input_reg_next 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg) 
              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode = 3U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                    ? 2U : 0U);
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                        ? 2U : 0U);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving = 1U;
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                    ? 3U : 0U);
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits 
                = (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done)
                             ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                                 ? 3U : 0U) : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                                                ? ((IData)(4U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits))
                                                : ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits)))));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last 
                = (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size));
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last 
                    = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid)
                    ? 1U : 2U);
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next 
                        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start)
                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid)
                                ? 1U : 2U) : 0U);
                } else {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next 
                            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid)
                                ? 1U : 2U);
                    }
                }
            } else {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next 
                            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid)
                                ? 1U : 2U);
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data;
                        }
                    }
                } else {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data;
                        }
                    }
                }
            } else {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data;
                        }
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 1U;
                        }
                    }
                } else {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 1U;
                        }
                    }
                }
            } else {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 1U;
                        }
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode = 3U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi)
                    ? 3U : 0U);
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi)
                    ? 3U : 0U);
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start) 
            & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_is_ful));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo3 
        = ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi) 
              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst)
                  ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                     >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))
                  : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                     >> (0x1fU & ((IData)(3U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo2 
        = ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi) 
              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst)
                  ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                     >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index) 
                                  - (IData)(1U)))) : 
                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                  >> (0x1fU & ((IData)(2U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo1 
        = ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi) 
              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst)
                  ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                     >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index) 
                                  - (IData)(2U)))) : 
                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                  >> (0x1fU & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo0 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi)
                     ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst)
                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                            >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index) 
                                         - (IData)(3U))))
                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                            >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))
                     : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg 
                        >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi 
                                = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi) 
                                              - (IData)(1U)));
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi)
                    ? 3U : 0U);
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits 
                    = (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done)
                                 ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi)
                                     ? 3U : 0U) : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi)
                                                    ? 
                                                   ((IData)(4U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits))
                                                    : 
                                                   ((IData)(1U) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits)))));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf 
                            = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf) 
                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                ? 0U : (3U & ((IData)(1U) 
                                              + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf))));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next 
                                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start)
                                    ? 1U : 0U);
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in = 1U;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last 
                = (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size));
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last 
                            = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last)));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf) 
                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken)
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_clken)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_tr__DOT__next_state 
        = (((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
            & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data_valid 
                    = ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy)) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful)
            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_done) 
                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_tx_done)) 
               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done) 
                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rx_done)))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_done) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data_valid) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy = 0U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy = 0U;
                }
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_tr__DOT__next_state 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable)
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__232(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__232\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__233(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__233\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
        } else {
            if ((1U & (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))) 
                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push)
               ? (((4U & ((~ (1U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                    >> 2U))) << 2U)) 
                   | (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
               : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                              >> 2U)) << 2U)) | (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga)) 
           | (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (7U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga 
        = ((0xeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga)) 
           | (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))));
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__234(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__234\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                              ((IData)(1U) 
                                               + (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
              (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
        = ((0xe3U >= (0xffU & ((IData)(0x39U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
            ? (0x1ffffffffffffffULL & (((0U == (0x1fU 
                                                & ((IData)(0x39U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x39U) 
                                                                         * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x39U) 
                                                        * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                       | (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                           ((IData)(1U) 
                                                            + 
                                                            (7U 
                                                             & (((IData)(0x39U) 
                                                                 * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                >> 5U)))])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                                ? 0x20U
                                                : ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x39U) 
                                                       * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                          | ((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                             (7U 
                                                              & (((IData)(0x39U) 
                                                                  * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                 >> 5U))])) 
                                             >> (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))))
            : 0ULL);
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add 
        = (0x1c000000U | (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                                              >> 0x24U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 2U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound4 
        = (0xfU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                           >> 0x20U)));
    if ((0xbU >= (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                          << 2U)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                              << 2U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound4) 
                  << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                              << 2U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound3 
        = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data);
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound3);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen = 7U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound2 
        = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                         >> 0x38U)));
    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound2) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound1 
        = vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add;
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound1);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xfffffff0fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xfffffff0fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__235(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__235\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
        } else {
            if ((1U & (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))) 
                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push)
               ? (((4U & ((~ (1U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                    >> 2U))) << 2U)) 
                   | (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
               : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                              >> 2U)) << 2U)) | (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga)) 
           | (2U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full)) 
                    << 1U)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (7U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga 
        = ((0xdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga)) 
           | (2U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                    << 1U)));
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__236(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__236\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                              ((IData)(1U) 
                                               + (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
              (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
        = ((0xe3U >= (0xffU & ((IData)(0x39U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
            ? (0x1ffffffffffffffULL & (((0U == (0x1fU 
                                                & ((IData)(0x39U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x39U) 
                                                                         * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x39U) 
                                                        * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                       | (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                           ((IData)(1U) 
                                                            + 
                                                            (7U 
                                                             & (((IData)(0x39U) 
                                                                 * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                >> 5U)))])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                                ? 0x20U
                                                : ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x39U) 
                                                       * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                          | ((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                             (7U 
                                                              & (((IData)(0x39U) 
                                                                  * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                 >> 5U))])) 
                                             >> (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))))
            : 0ULL);
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add 
        = (0x1c000000U | (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                                              >> 0x24U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 2U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound4 
        = (0xfU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                           >> 0x20U)));
    if ((0xbU >= (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                          << 2U)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                              << 2U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound4) 
                  << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                              << 2U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound3 
        = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data);
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound3);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen = 7U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound2 
        = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                         >> 0x38U)));
    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound2) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound1 
        = vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add;
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound1);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffffff0ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffffff0ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__237(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__237\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
        } else {
            if ((1U & (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))) 
                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push)
               ? (((4U & ((~ (1U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                    >> 2U))) << 2U)) 
                   | (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
               : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                              >> 2U)) << 2U)) | (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga)) 
           | (4U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full)) 
                    << 2U)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (7U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga 
        = ((0xbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga)) 
           | (4U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                    << 2U)));
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__238(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__238\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                              ((IData)(1U) 
                                               + (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
              (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
        = ((0xe3U >= (0xffU & ((IData)(0x39U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
            ? (0x1ffffffffffffffULL & (((0U == (0x1fU 
                                                & ((IData)(0x39U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x39U) 
                                                                         * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x39U) 
                                                        * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                       | (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                           ((IData)(1U) 
                                                            + 
                                                            (7U 
                                                             & (((IData)(0x39U) 
                                                                 * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                >> 5U)))])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                                ? 0x20U
                                                : ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x39U) 
                                                       * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                          | ((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                             (7U 
                                                              & (((IData)(0x39U) 
                                                                  * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                 >> 5U))])) 
                                             >> (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))))
            : 0ULL);
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add 
        = (0x1c000000U | (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                                              >> 0x24U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 2U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound4 
        = (0xfU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                           >> 0x20U)));
    if ((0xbU >= (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                          << 2U)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                              << 2U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound4) 
                  << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                              << 2U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound3 
        = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data);
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound3);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen = 7U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound2 
        = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                         >> 0x38U)));
    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound2) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound1 
        = vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add;
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound1);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xfffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xfffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__239(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__239\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
        } else {
            if ((1U & (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))) 
                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push)
               ? (((4U & ((~ (1U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                    >> 2U))) << 2U)) 
                   | (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
               : (((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                              >> 2U)) << 2U)) | (3U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2) 
                                        >> 2U))) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                   & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga)) 
           | (8U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full)) 
                    << 3U)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (7U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next 
            = ((3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga 
        = ((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga)) 
           | (8U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                    << 3U)));
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__240(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__240\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
        = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                             << 5U))) ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                              ((IData)(1U) 
                                               + (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
              (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
              >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                           << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
        = ((0xe3U >= (0xffU & ((IData)(0x39U) * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
            ? (0x1ffffffffffffffULL & (((0U == (0x1fU 
                                                & ((IData)(0x39U) 
                                                   * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x39U) 
                                                                         * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x39U) 
                                                        * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                       | (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                           ((IData)(1U) 
                                                            + 
                                                            (7U 
                                                             & (((IData)(0x39U) 
                                                                 * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                >> 5U)))])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr))))
                                                ? 0x20U
                                                : ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x39U) 
                                                       * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))) 
                                          | ((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram[
                                                             (7U 
                                                              & (((IData)(0x39U) 
                                                                  * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)) 
                                                                 >> 5U))])) 
                                             >> (0x1fU 
                                                 & ((IData)(0x39U) 
                                                    * (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr)))))))
            : 0ULL);
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add 
        = (0x1c000000U | (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                                              >> 0x24U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 0U;
    if (((0x1c010000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c090000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 2U;
    }
    if (((0x1a300000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a400000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1a000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1a040000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add) 
         & (0x1c010000U > vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound4 
        = (0xfU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                           >> 0x20U)));
    if ((0xbU >= (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                          << 2U)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                              << 2U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound4) 
                  << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                              << 2U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound3 
        = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data);
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound3);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen = 7U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound2 
        = (1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                         >> 0x38U)));
    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound2) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound1 
        = vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add;
    if ((0x5fU >= (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                            << 5U)))) {
        VL_ASSIGNSEL_WIII(32,(0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound1);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                        << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                        << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__241(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__241\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__242(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__242\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg;
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__243(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__243\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                        - (IData)(1U)));
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        } else {
                            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                 & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                            }
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                        - (IData)(1U)));
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xcU;
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
                            = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))
                                ? 6U : 0U);
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
                            = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))
                                ? 0U : 3U);
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                        } else {
                            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                 & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 7U;
                            } else {
                                if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                      & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                     & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                        } else {
                            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 5U;
                            }
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                        }
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 1U;
                        }
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                            } else {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 8U;
                                } else {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 1U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                                            } else {
                                                if (
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                     & (8U 
                                                        == 
                                                        (0xfU 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                            >> 4U))))) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 7U;
                                                } else {
                                                    if (
                                                        ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                         & (0xcU 
                                                            == 
                                                            (0xfU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                                >> 4U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xaU;
                                                    } else {
                                                        if (
                                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                             & (0xeU 
                                                                == 
                                                                (0xfU 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                                    >> 4U))))) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xbU;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__244(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__244\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                        - (IData)(1U)));
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        } else {
                            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                 & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                            }
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                            = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                        - (IData)(1U)));
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits 
                                = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits) 
                                            - (IData)(1U)));
                        }
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits = 8U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xcU;
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
                            = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))
                                ? 6U : 0U);
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS 
                            = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))
                                ? 0U : 3U);
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 4U;
                        } else {
                            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                 & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 7U;
                            } else {
                                if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                      & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits))) 
                                     & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num)))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                                }
                            }
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                        } else {
                            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                 & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 5U;
                            }
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                        }
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                         & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 1U;
                        }
                    }
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 2U;
                            } else {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 8U;
                                } else {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 1U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 3U;
                                            } else {
                                                if (
                                                    ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                     & (8U 
                                                        == 
                                                        (0xfU 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                            >> 4U))))) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 7U;
                                                } else {
                                                    if (
                                                        ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                         & (0xcU 
                                                            == 
                                                            (0xfU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                                >> 4U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xaU;
                                                    } else {
                                                        if (
                                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                                             & (0xeU 
                                                                == 
                                                                (0xfU 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                                    >> 4U))))) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS = 0xbU;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
}

VL_INLINE_OPT void Vcore_v_mcu::_multiclk__TOP__245(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_multiclk__TOP__245\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid_sync 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                  >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state_next 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state))
            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state))
                ? 0U : 3U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state))
                               ? 2U : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid_sync)
                                        ? 1U : 0U)));
}

VL_INLINE_OPT void Vcore_v_mcu::_combo__TOP__246(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_combo__TOP__246\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    WData/*127:0*/ __Vtemp7311[4];
    WData/*127:0*/ __Vtemp7312[4];
    WData/*127:0*/ __Vtemp7313[4];
    WData/*127:0*/ __Vtemp7314[4];
    WData/*127:0*/ __Vtemp7317[4];
    WData/*127:0*/ __Vtemp7318[4];
    WData/*127:0*/ __Vtemp7319[4];
    WData/*127:0*/ __Vtemp7320[4];
    WData/*127:0*/ __Vtemp7323[4];
    WData/*127:0*/ __Vtemp7324[4];
    WData/*127:0*/ __Vtemp7325[4];
    WData/*127:0*/ __Vtemp7326[4];
    WData/*127:0*/ __Vtemp7329[4];
    WData/*127:0*/ __Vtemp7330[4];
    WData/*127:0*/ __Vtemp7331[4];
    WData/*127:0*/ __Vtemp7332[4];
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[0U] 
        = ((0xffeU & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req)) 
                      << 1U)) | (1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req) 
                                          >> 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__r_priority;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                 [0U] | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [0U] >> 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [0U] >> 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 1U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 1U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 1U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 2U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 2U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 2U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 3U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 4U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 4U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 4U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 5U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 6U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 7U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 8U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 9U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [0U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [0U] 
                                                 >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [0U] >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 0xaU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [0U] >> 0xaU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [0U] >> 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 0xaU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [0U] >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [0U] >> 0xbU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [0U] >> 0xbU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [0U] >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [0U] >> 0xbU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [0U] >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [1U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                 [1U] | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [1U] >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [1U] >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 1U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 2U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 2U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 2U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 3U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 4U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 4U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 4U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 5U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 6U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 7U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 8U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 9U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [1U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [1U] 
                                                 >> 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [1U] >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 0xaU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [1U] >> 0xaU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [1U] >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 0xaU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [1U] >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [1U] >> 0xbU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [1U] >> 0xbU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [1U] >> 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [1U] >> 0xbU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [1U] >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [2U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                 [2U] | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [2U] >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [2U] >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 1U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 2U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 2U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 2U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 3U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound1) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound2) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 4U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 4U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 4U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                 [2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 5U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 6U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 7U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 8U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 9U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [2U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [2U] 
                                                 >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                 [2U] >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 0xaU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [2U] >> 0xaU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [2U] >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 0xaU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [2U] >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [2U] >> 0xbU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [2U] >> 0xbU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [2U] >> 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound3) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                  [2U] >> 0xbU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                   [2U] >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
            [3U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound4) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                 [3U] | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                         [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [3U] >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 1U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 1U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 2U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 2U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 3U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 3U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 4U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 4U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xfefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 5U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 5U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xfdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 6U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 6U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xfbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 7U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 7U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xf7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 8U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 8U) & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                 [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 9U) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                  [3U] >> 9U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                                 [3U] 
                                                 >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 0xaU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [3U] >> 0xaU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [3U] >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0xbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5 
        = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                  [3U] >> 0xbU) | ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                    [3U] >> 0xbU) & 
                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
                                    [3U] >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4U] 
        = ((0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
            [4U]) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT____Vlvbound5) 
                     << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_wdata_fw = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_en_ex) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_wdata_fw 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_result;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_en_ex) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_wdata_fw 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_result;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_access_ex) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_wdata_fw 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_rdata_int;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[1U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[3U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[6U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[8U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[9U] = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU] = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[3U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[6U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[8U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[9U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                             >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound5;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid = 0U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (0U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (1U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (2U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (3U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (4U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x10U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (5U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x20U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (6U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x40U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (7U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x80U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (8U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x100U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid) 
         & (9U == (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                             << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                          >> 7U)))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid 
            = (0x200U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3));
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 1U));
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 2U));
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 3U));
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 4U));
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 5U));
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x7bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 6U));
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x77fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 7U));
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x6ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 8U));
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x5ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 9U));
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3 
            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                     >> 4U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite 
            = ((0x3ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__apb_node_i__DOT____Vlvbound3) 
                  << 0xaU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_sdio_gen__BRA__0__KET____DOT__i_sdio__rstn_i 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_per_rst) 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)) 
               | (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
              | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
             | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
            | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
           | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
         | (0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)))) {
        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if ((3U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 0x25U;
                } else {
                    if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 6U;
                        }
                    } else {
                        if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                            if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target 
                                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_en)
                                        ? 0x25U : 7U);
                            } else {
                                if ((8U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                    if ((1U & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                          >> 0x1fU))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_len;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_crc)
                        ? 7U : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_bsy)
                                 ? 0xffU : 7U));
            }
        } else {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 7U;
                }
            } else {
                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_busy) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 7U;
                        }
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target = 7U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in 
        = (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_intx)
                    ? (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                               >> 0x20U)) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sddata)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if ((8U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x20U)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status 
                                                = (1U 
                                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_status));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
            } else {
                if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
                    }
                } else {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
                        } else {
                            if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
                                }
                            } else {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                        if ((0x3ffU 
                                             != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
                                        }
                                    }
                                } else {
                                    if ((1U & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                          >> 0x20U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                        if ((0x3ffU 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot = 1U;
                                        }
                                    } else {
                                        if ((1U & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                           >> 0x20U)))) {
                                            if ((0U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot = 1U;
                    }
                }
            } else {
                if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target 
                    = (0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_size));
            } else {
                if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 0xfU;
                    }
                } else {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 7U;
                        } else {
                            if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 0x1ffU;
                                }
                            } else {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                        if ((0x3ffU 
                                             != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 0x1ffU;
                                        }
                                    }
                                } else {
                                    if ((1U & (~ (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                          >> 0x20U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target 
                                            = (0x1ffU 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_size));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target = 0xfU;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status_sample = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status_sample = 1U;
            }
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if ((8U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x20U)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status_sample = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block_upd = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block_upd = 1U;
            }
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done)))) {
                                        if ((1U & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                           >> 0x20U)))) {
                                            if ((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block_upd = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block_upd = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_num;
            }
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done)))) {
                                        if ((1U & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                           >> 0x20U)))) {
                                            if ((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block) 
                                                        - (IData)(1U)));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block 
                            = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block) 
                                        - (IData)(1U)));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)) 
               | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
              | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
             | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
            | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
           | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) 
         | (9U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_rwn)
                        ? 9U : 2U);
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 4U;
            } else {
                if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 5U;
                    }
                } else {
                    if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 6U;
                        }
                    } else {
                        if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 7U;
                        } else {
                            if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 8U;
                                }
                            } else {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                        if ((0x3ffU 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 0U;
                                        }
                                    } else {
                                        if ((1U & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                           >> 0x20U)))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state 
                                                = (
                                                   (0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))
                                                    ? 0U
                                                    : 2U);
                                        }
                                    }
                                } else {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x20U)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 0U;
                                        }
                                    } else {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 0xbU;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 0xcU;
            }
        } else {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state 
                        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))
                            ? 0U : 9U);
                }
            } else {
                if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state = 0U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xbfffffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0x1cU)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x18U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0x1cU))) 
                                                                & ((2U 
                                                                    != 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0x1cU))) 
                                                                   & ((3U 
                                                                       == 
                                                                       (3U 
                                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                           >> 0x1cU))) 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
                                                                         >> 6U)))))))) 
                                           << 0x2eU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0x7fffffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0x1eU)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x19U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0x1eU))) 
                                                                & ((2U 
                                                                    != 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0x1eU))) 
                                                                   & ((3U 
                                                                       == 
                                                                       (3U 
                                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                           >> 0x1eU))) 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
                                                                         >> 7U)))))))) 
                                           << 0x2fU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffffffffbfffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                     << 4U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                       >> 0x1cU))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 9U))
                                                                : 
                                                               ((1U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                      << 4U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                        >> 0x1cU))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x23U))
                                                                 : 
                                                                ((2U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       << 4U) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                         >> 0x1cU))))
                                                                  ? (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                             >> 7U))
                                                                  : 
                                                                 ((3U 
                                                                   == 
                                                                   (3U 
                                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        << 4U) 
                                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                          >> 0x1cU)))) 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                     >> 7U)))))))) 
                                           << 0xeU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffffffff7fffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                     << 2U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                       >> 0x1eU))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0xaU))
                                                                : 
                                                               ((1U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                      << 2U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                        >> 0x1eU))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x25U))
                                                                 : 
                                                                ((2U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       << 2U) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                         >> 0x1eU))))
                                                                  ? (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                             >> 8U))
                                                                  : 
                                                                 ((3U 
                                                                   == 
                                                                   (3U 
                                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        << 2U) 
                                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[0U] 
                                                                          >> 0x1eU)))) 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                     >> 8U)))))))) 
                                           << 0xfU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xfffffff7ffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 0x1aU) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 6U))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0xbU))
                                                                : 
                                                               ((1U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 0x1aU) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 6U))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x2aU))
                                                                 : 
                                                                ((2U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                       << 0x1aU) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                         >> 6U))))
                                                                  ? (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                             >> 0xcU))
                                                                  : 
                                                                 ((3U 
                                                                   == 
                                                                   (3U 
                                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        << 0x1aU) 
                                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                          >> 6U)))) 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                     >> 0xcU)))))))) 
                                           << 0x13U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffffffefffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 0x18U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 8U))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0xcU))
                                                                : 
                                                               ((1U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 0x18U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 8U))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x2bU))
                                                                 : 
                                                                ((2U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                       << 0x18U) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                         >> 8U))))
                                                                  ? (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                             >> 0xdU))
                                                                  : 
                                                                 ((3U 
                                                                   == 
                                                                   (3U 
                                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        << 0x18U) 
                                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                          >> 8U)))) 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                     >> 0xdU)))))))) 
                                           << 0x14U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffffff7fffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 0x12U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 0xeU))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x16U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 0x12U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 0xeU)))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         << 0x12U) 
                                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                           >> 0xeU))))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x10U))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                          << 0x12U) 
                                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                            >> 0xeU)))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                       >> 0x10U)))))))) 
                                           << 0x17U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xfffffeffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 0x10U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 0x10U))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x17U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 0x10U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 0x10U)))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         << 0x10U) 
                                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                           >> 0x10U))))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x11U))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                          << 0x10U) 
                                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                            >> 0x10U)))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                       >> 0x11U)))))))) 
                                           << 0x18U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffffbfffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                  << 4U) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                    >> 0x1cU)))) 
                                                            & ((1U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 4U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 0x1cU))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x12U))
                                                                : 
                                                               ((2U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 4U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 0x1cU))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x17U))
                                                                 : 
                                                                ((3U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                       << 4U) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                         >> 0x1cU)))) 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                    >> 0x17U))))))) 
                                           << 0x1eU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffff7fffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                  << 2U) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                    >> 0x1eU)))) 
                                                            & ((1U 
                                                                == 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     << 2U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                       >> 0x1eU))))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x13U))
                                                                : 
                                                               ((2U 
                                                                 == 
                                                                 (3U 
                                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      << 2U) 
                                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                        >> 0x1eU))))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x18U))
                                                                 : 
                                                                ((3U 
                                                                  == 
                                                                  (3U 
                                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                       << 2U) 
                                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[1U] 
                                                                         >> 0x1eU)))) 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                    >> 0x18U))))))) 
                                           << 0x1fU));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xfff7ffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                 >> 6U))) 
                                                            & ((1U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 6U)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x14U))
                                                                : 
                                                               ((2U 
                                                                 == 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 6U)))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x1cU))
                                                                 : 
                                                                ((3U 
                                                                  == 
                                                                  (3U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      >> 6U))) 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                    >> 0x1cU))))))) 
                                           << 0x23U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffefffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           ((0U 
                                                             != 
                                                             (3U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                 >> 8U))) 
                                                            & ((1U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 8U)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x15U))
                                                                : 
                                                               ((2U 
                                                                 == 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 8U)))
                                                                 ? (IData)(
                                                                           (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                            >> 0x1dU))
                                                                 : 
                                                                ((3U 
                                                                  == 
                                                                  (3U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                      >> 8U))) 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                    >> 0x1dU))))))) 
                                           << 0x24U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffdfffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0xaU)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x23U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0xaU))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0xaU)))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x1eU))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         >> 0xaU))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                       >> 0x1eU)))))))) 
                                           << 0x25U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xffbfffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0xcU)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x1fU))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0xcU))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0xcU)))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x1fU))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         >> 0xcU))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U] 
                                                                       >> 0x1fU)))))))) 
                                           << 0x26U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xff7fffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0xeU)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x20U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0xeU))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0xeU)))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x20U))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         >> 0xeU))) 
                                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U]))))))) 
                                           << 0x27U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xfdffffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0x12U)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x21U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0x12U))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0x12U)))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x2cU))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         >> 0x12U))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
                                                                       >> 2U)))))))) 
                                           << 0x29U));
    vlTOPp->core_v_mcu__DOT__s_io_oe = ((0xfbffffffffffULL 
                                         & vlTOPp->core_v_mcu__DOT__s_io_oe) 
                                        | ((QData)((IData)(
                                                           (1U 
                                                            & ((0U 
                                                                == 
                                                                (3U 
                                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                    >> 0x14U)))
                                                                ? (IData)(
                                                                          (vlTOPp->core_v_mcu__DOT__s_perio_oe 
                                                                           >> 0x22U))
                                                                : 
                                                               ((1U 
                                                                 != 
                                                                 (3U 
                                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                     >> 0x14U))) 
                                                                & ((2U 
                                                                    == 
                                                                    (3U 
                                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                        >> 0x14U)))
                                                                    ? (IData)(
                                                                              (vlTOPp->core_v_mcu__DOT__s_apbio_oe 
                                                                               >> 0x2dU))
                                                                    : 
                                                                   ((3U 
                                                                     == 
                                                                     (3U 
                                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_padmux[2U] 
                                                                         >> 0x14U))) 
                                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U] 
                                                                       >> 3U)))))))) 
                                           << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__0__KET____DOT__i_spim__rstn_i 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_per_rst) 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 9U))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xaU))) << 
                      (0x1fU & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(2U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xbU))) << 
                      (0x1fU & ((IData)(2U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(3U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xcU))) << 
                      (0x1fU & ((IData)(3U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 9U))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xaU))) << 
                      (0x1fU & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(2U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xbU))) << 
                      (0x1fU & ((IData)(2U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(3U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0xcU))) << 
                      (0x1fU & ((IData)(3U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
               | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                 >> 0xaU))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_per_rst) 
                 >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x12U))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x13U))) << 
                      (0x1fU & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(2U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x14U))) << 
                      (0x1fU & ((IData)(2U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(3U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x15U))) << 
                      (0x1fU & ((IData)(3U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x12U))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x13U))) << 
                      (0x1fU & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(2U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x14U))) << 
                      (0x1fU & ((IData)(2U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(3U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))))) 
                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
                   | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                     >> 0x15U))) << 
                      (0x1fU & ((IData)(3U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx) 
               | ((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                 >> 0x13U))) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index)));
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken;
    }
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
            vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid 
                = ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                      >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)));
        }
    }
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
            vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid 
                = ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                      >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)));
        }
    }
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
            vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid 
                = ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                      >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)));
        }
    }
    vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
            vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid 
                = ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                      >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_d 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_d 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound6 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)));
                    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound6) 
                                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound5 
                = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)));
            if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                    = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vlvbound5) 
                          << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_d 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_d 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound6 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)));
                    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound6) 
                                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound5 
                = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)));
            if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                    = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vlvbound5) 
                          << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_d 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_d 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound6 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)));
                    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound6) 
                                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound5 
                = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)));
            if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                    = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vlvbound5) 
                          << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_soft_reset)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_d 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_d 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_q) {
            if (((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid) 
                    >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_q)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound6 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)));
                    if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound6) 
                                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
                    }
                }
            }
        }
    } else {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound5 
                = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)));
            if ((2U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req 
                    = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o))) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vlvbound5) 
                          << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o)));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (1U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (2U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (4U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules 
            = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o = 0U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[1U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[4U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[9U]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xaU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xbU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o = 4U;
    if (((0x1a300000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a400000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o = 3U;
    }
    if (((0x1a000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1a040000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o = 2U;
    }
    if (((0x1c008000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c010000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o = 1U;
    }
    if (((0x1c000000U <= vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]) 
         & (0x1c008000U > vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0xcU]))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[9U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xaU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xbU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xcU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__anyGnt 
        = (1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                     [3U] >> 0xbU) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p
                                      [3U] >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req) 
           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g
           [4U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll1_data 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid)
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U]
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll2_data 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid)
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U]
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll3_data 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid)
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U]
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_lo 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_lo_reg;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if (((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                   | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                  | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                 | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
               | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
              | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
             | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))) {
            if ((0U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                if ((4U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    if ((8U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                        if ((0xcU != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                            if ((0x10U == (0x3fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_lo 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U];
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_hi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_hi_reg;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if (((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                   | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                  | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                 | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
               | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
              | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
             | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))) {
            if ((0U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                if ((4U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    if ((8U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                        if ((0xcU != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                            if ((0x10U != (0x3fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                                if ((0x14U == (0x3fU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_hi 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U];
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_ns 
        = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
            ? 1U : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
                     ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
                         ? 1U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
                                  ? 1U : ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs)
                                           : 3U))) : 
                    ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
                      ? 1U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))
                               ? ((0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))
                                   ? ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs)
                                       : 2U) : (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                                   >> 8U) 
                                                  & (~ 
                                                     ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                                      >> 8U))) 
                                                 & ((0U 
                                                     != 
                                                     (0x7ffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                          << 0x17U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                            >> 9U)))) 
                                                    | (0x20U 
                                                       == 
                                                       (0x7fU 
                                                        & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                            << 0x1eU) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                              >> 2U))))))
                                                 ? 
                                                ((0U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs)
                                                  : 3U)
                                                 : 
                                                (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                                    >> 8U) 
                                                   & (~ 
                                                      ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                                       >> 8U))) 
                                                  & (0U 
                                                     == 
                                                     (0x7ffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                          << 0x17U) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                            >> 9U)))))
                                                  ? 4U
                                                  : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))))
                               : 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs) 
                  >> 3U)))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs)))) {
                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns = 1U;
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))) {
                    if ((0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
                        if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns = 1U;
                        }
                    } else {
                        if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                               >> 8U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                            >> 8U))) 
                             & ((0U != (0x7ffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                   << 0x17U) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                     >> 9U)))) 
                                | (0x20U == (0x7fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                   >> 2U))))))) {
                            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_hi = 0U;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if (((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                   | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                  | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                 | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
               | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
              | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
             | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))) {
            if ((0U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                if ((4U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    if ((8U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                        if ((0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_hi = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_lo = 0U;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if (((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                   | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                  | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                 | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
               | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
              | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
             | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))) {
            if ((0U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                if ((4U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    if ((8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_lo = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_rd_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_crf_rd_en) 
           | ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs) 
                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                   >> 8U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                              >> 8U)) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                            >> 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_lo = 0U;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if ((1U & (~ ((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                            | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                           | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                          | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                         | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                        | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                       | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                      | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))))) {
            if ((0x20U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_lo = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_hi = 0U;
    if ((0x80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
        if ((1U & (~ ((((((((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])) 
                            | (4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                           | (8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                          | (0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                         | (0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                        | (0x14U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                       | (0x18U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) 
                      | (0x1cU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])))))) {
            if ((0x20U != (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                if ((0x24U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_hi = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_wff_wr_en = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs) 
                  >> 3U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs))) {
                    if ((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
                                  >> 8U)))) {
                        if ((1U & (~ ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                        >> 8U) & (~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                                   >> 8U))) 
                                      & ((0U != (0x7ffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                     << 0x17U) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                       >> 9U)))) 
                                         | (0x20U == 
                                            (0x7fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                   >> 2U))))))))) {
                            if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                   >> 8U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                                >> 8U))) 
                                 & (0U == (0x7ffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                             << 0x17U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                               >> 9U)))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_wff_wr_en = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite))
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__write_ready)
            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__read_ready));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA = 0U;
    if ((1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                >> 7U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 7U))))) {
        if ((0U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg;
        } else {
            if ((4U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg;
            } else {
                if ((8U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count_reg;
                } else {
                    if ((0xcU == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count_reg;
                    } else {
                        if ((0x10U == (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_lo_reg;
                        } else {
                            if ((0x14U == (0x3fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_hi_reg;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->__Vtableidx142 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__slave_grant) 
                               << 5U) | ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                                   >> 6U)) 
                                         | ((8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                                   >> 7U)) 
                                            | ((4U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                                   >> 8U)) 
                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__slave_valid) 
                                                   << 1U) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__apb2per_newdebug_i__DOT__CS))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we 
        = vlTOPp->__Vtable142_core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we
        [vlTOPp->__Vtableidx142];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req 
        = vlTOPp->__Vtable142_core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req
        [vlTOPp->__Vtableidx142];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__apb2per_newdebug_i__PREADY 
        = vlTOPp->__Vtable142_core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__apb2per_newdebug_i__PREADY
        [vlTOPp->__Vtableidx142];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__apb2per_newdebug_i__DOT__NS 
        = vlTOPp->__Vtable142_core_v_mcu__DOT__i_soc_domain__DOT__apb2per_newdebug_i__DOT__NS
        [vlTOPp->__Vtableidx142];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr 
        = ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                     >> 2U))) ? (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                             >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 1U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 2U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 3U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 4U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 5U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 6U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 7U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 8U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_wr_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 9U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                             >> 2U))) ? (0x1fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                     >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_rd_addr 
        = ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                  & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                        >> 2U)))) ? (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                 >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 8U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 5U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 6U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 3U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 4U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 7U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 9U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 1U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr 
        = ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   >> 2U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                >> 2U)))) ? (0x1fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                   >> 2U)))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                        ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                           >> 0xfU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x20U & ((0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                                           << 1U)) 
                           ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc) 
                              << 5U))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x200U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x400U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x1000U & ((0xfffff000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                                             << 1U)) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc) 
                                << 0xcU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x2000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x4000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x8000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
    } else {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc 
                    = (0xfffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                                  << 1U));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc;
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                         >> 1U) ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                   >> 0xfU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x20U & ((0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                           << 1U)) 
                           ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc) 
                              << 5U))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x200U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x400U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x1000U & ((0xfffff000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                             << 1U)) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc) 
                                << 0xcU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x2000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x4000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x8000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc = 0U;
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc 
                    = (0xfffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                  << 1U));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                         >> 2U) ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                   >> 0xfU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x20U & ((0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                           << 1U)) 
                           ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc) 
                              << 5U))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x200U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x400U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x1000U & ((0xfffff000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                             << 1U)) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc) 
                                << 0xcU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x2000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x4000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x8000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc = 0U;
        } else {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc 
                    = (0xfffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                  << 1U));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                         >> 3U) ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                   >> 0xfU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                        << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x20U & ((0xffffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                           << 1U)) 
                           ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc) 
                              << 5U))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xffbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xff7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                           << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x200U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xfbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x400U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xf7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                            << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xefffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x1000U & ((0xfffff000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                             << 1U)) 
                             ^ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc) 
                                << 0xcU))));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xdfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x2000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0xbfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x4000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
            = ((0x7fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc)) 
               | (0x8000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                             << 1U)));
    } else {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc = 0U;
        } else {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc 
                    = (0xfffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                  << 1U));
            }
        }
    }
    vlTOPp->io_oe_o = ((0xffffffe00000ULL & vlTOPp->io_oe_o) 
                       | (IData)((IData)(((IData)(vlTOPp->stm_i)
                                           ? 0U : (0x1fffffU 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__s_io_oe))))));
    vlTOPp->io_oe_o = ((0xffffe03fffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x16U)))))) 
                          << 0x16U));
    vlTOPp->io_oe_o = ((0xff9fffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (3U & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                          >> 0x25U)))))) 
                          << 0x25U));
    vlTOPp->io_oe_o = ((0x7ffffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x2bU)))))) 
                          << 0x2bU));
    vlTOPp->io_oe_o = ((0xf87fffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 1U : 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                            >> 0x27U)))))) 
                          << 0x27U));
    vlTOPp->io_oe_o = ((0xfffe1fffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((0xfU & ((IData)(vlTOPp->stm_i)
                                                    ? 
                                                   (- (IData)(
                                                              (1U 
                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                                  >> 0xcU))))
                                                    : (IData)(
                                                              (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                               >> 0x1dU)))))) 
                          << 0x1dU));
    vlTOPp->io_oe_o = ((0xffe1ffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((0xfU & ((IData)(vlTOPp->stm_i)
                                                    ? 
                                                   (- (IData)(
                                                              (1U 
                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                                  >> 0xdU))))
                                                    : (IData)(
                                                              (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                               >> 0x21U)))))) 
                          << 0x21U));
    vlTOPp->io_oe_o = ((0xffffffdfffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((1U & ((IData)(vlTOPp->stm_i)
                                                  ? 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                  >> 0xfU)
                                                  : (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x15U)))))) 
                          << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx;
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf) 
                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha)
            ? ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi)) 
               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi) 
               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx;
            if ((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful)) 
                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful) 
                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf) 
                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha)
            ? ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi)) 
               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en))
            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi) 
               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid)
            ? ((3U & ((IData)(1U) + (3U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))
            : ((3U & ((IData)(1U) + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid)
            ? ((3U & ((IData)(1U) + (3U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))
            : ((3U & ((IData)(1U) + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid)
            ? ((3U & ((IData)(1U) + (3U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))
            : ((3U & ((IData)(1U) + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid)
            ? ((3U & ((IData)(1U) + (3U & ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))
            : ((3U & ((IData)(1U) + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
               == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
            } else {
                if ((0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            } else {
                if ((0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen))
                            ? ((0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])
                                ? 1U : 0U) : ((0x8000U 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])
                                               ? ((0x2000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])
                                                   ? 4U
                                                   : 2U)
                                               : ((0x2000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])
                                                   ? 3U
                                                   : 0U)))
                        : 0U);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            } else {
                if ((0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        if ((0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                        }
                    } else {
                        if ((0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                            if ((0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU])) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
            } else {
                if ((0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            } else {
                if ((0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen))
                            ? ((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])
                                ? 1U : 0U) : ((0x80U 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])
                                               ? ((0x20U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])
                                                   ? 4U
                                                   : 2U)
                                               : ((0x20U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])
                                                   ? 3U
                                                   : 0U)))
                        : 0U);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            } else {
                if ((0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        if ((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                        }
                    } else {
                        if ((0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                            if ((0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU])) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
            } else {
                if ((0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            } else {
                if ((0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen))
                            ? ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])
                                ? 1U : 0U) : ((0x80000000U 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])
                                               ? ((0x20000000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])
                                                   ? 4U
                                                   : 2U)
                                               : ((0x20000000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])
                                                   ? 3U
                                                   : 0U)))
                        : 0U);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            } else {
                if ((0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        if ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                        }
                    } else {
                        if ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                            if ((0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU])) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
            } else {
                if ((0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            } else {
                if ((0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 4U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS 
                    = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen))
                            ? ((0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])
                                ? 1U : 0U) : ((0x800000U 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])
                                               ? ((0x200000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])
                                                   ? 4U
                                                   : 2U)
                                               : ((0x200000U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])
                                                   ? 3U
                                                   : 0U)))
                        : 0U);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                if ((0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            } else {
                if ((0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        if ((0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                        }
                    } else {
                        if ((0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                            if ((0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU])) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS) 
                  >> 2U)))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__CS)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                        << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                        << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7ffffffff8ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7fffffffc7ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o)) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7ffffffe3fULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o)) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7ffffff1ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o)) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7fffff8fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o)) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7ffffc7fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o)) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7fffe3ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o)) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7fff1fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o)) 
              << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7ff8ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o)) 
              << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7fc7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o)) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x7e3fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o)) 
              << 0x1eU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0x71ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o)) 
              << 0x21U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
        = ((0xfffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o)) 
              << 0x24U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[9U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[0xaU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[0xbU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add[0xcU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3fffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[1U] 
                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0U] 
                                  >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3fffff3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3ffffcfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x30U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[2U] 
                       << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3ffff3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xc0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[3U] 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3fffcffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x300U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[4U] 
                        << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3fff3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[5U] 
                        << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3ffcfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x3000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[6U] 
                         << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3ff3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xc000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[7U] 
                         << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3fcffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x30000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[8U] 
                          << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3f3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xc0000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[9U] 
                          << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x3cfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x300000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xaU] 
                           << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0x33fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0xc00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xbU] 
                           << 0x14U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel) 
           | (0x3000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xcU] 
                            << 0x16U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination);
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 2U));
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 4U));
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 6U));
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 8U));
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 0xaU));
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 0xcU));
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 0xeU));
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination 
                     >> 0x10U));
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_dest));
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_dest) 
                     >> 2U));
    }
    if ((0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_dest) 
                     >> 4U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize);
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 2U));
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 4U));
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 6U));
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 8U));
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 0xaU));
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 0xcU));
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 0xeU));
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize 
                     >> 0x10U));
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_datasize));
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_datasize) 
                     >> 2U));
    }
    if ((0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_datasize) 
                     >> 4U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt 
        = ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements))
            ? 0U : (0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_ns 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_rd_en)
                  ? ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs))
                  : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_ns 
        = (3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_wr_en) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_rd_en))
                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs)
                  : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_wr_en)
                      ? ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))
                      : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_rd_en)
                          ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs) 
                             - (IData)(1U)) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_lo = 0U;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                >> 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_lo)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_lo = 1U;
    }
    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
          >> 6U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_prescaler_lo))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_lo = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo = 0U;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                >> 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_lo)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo = 1U;
    } else {
        if ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)) {
            if ((((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                   >> 4U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo)) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo = 1U;
            }
        } else {
            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                  >> 4U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_hi = 0U;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
                >> 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_hi)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_hi = 1U;
    }
    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
          >> 6U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_prescaler_hi))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_hi = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi = 0U;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
                >> 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_hi)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi = 1U;
    } else {
        if ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)) {
            if ((((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                   >> 4U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo)) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi = 1U;
            }
        } else {
            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
                  >> 4U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en 
        = (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs) 
              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                 >> 8U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                            >> 8U)) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                       >> 8U)) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_wff_wr_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready 
        = ((0x7feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__prdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        if ((0x10cU != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                            if (((0x380U <= (0xfffU 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                                 & (0x387U >= (0xfffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i = 4U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned) 
                       | ((IData)(1U) << (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU])));
            } else {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned 
                            = ((~ ((IData)(1U) << (1U 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU]))) 
                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__clear_resumeack) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned 
            = ((~ ((IData)(1U) << (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel))) 
               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned));
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned 
                            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned) 
                               | ((IData)(1U) << (1U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU])));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata = 0ULL;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we)))) {
            if ((0x300U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__resumereq) 
                           >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU])))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d = 0x5040006fULL;
                }
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmdbusy) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
                        = ((((0U == (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                              >> 0x18U))) 
                             & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                   >> 0x11U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q 
                                                  >> 0x12U))
                            ? 0x600006fULL : 0x380006fULL);
                }
            } else {
                if (((0x380U <= (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                     & (0x387U >= (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
                        = (((QData)((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q 
                                             >> (0x20U 
                                                 & (((IData)(1U) 
                                                     + 
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                      >> 3U)) 
                                                    << 5U))))) 
                            << 0x20U) | (QData)((IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q 
                                                         >> 
                                                         (0x20U 
                                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                             << 2U))))));
                } else {
                    if (((0x360U <= (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                         & (0x37fU >= (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
                            = (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[
                                                ((IData)(1U) 
                                                 + 
                                                 (6U 
                                                  & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                       >> 3U) 
                                                      - (IData)(4U)) 
                                                     << 1U)))])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[
                                                            (6U 
                                                             & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                                  >> 3U) 
                                                                 - (IData)(4U)) 
                                                                << 1U))])));
                    } else {
                        if (((0x338U <= (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                             & (0x35fU >= (0xfffU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
                                = (((QData)((IData)(
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[
                                                    ((IData)(1U) 
                                                     + 
                                                     (0xeU 
                                                      & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                           >> 3U) 
                                                          - (IData)(7U)) 
                                                         << 1U)))])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[
                                                                (0xeU 
                                                                 & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU] 
                                                                      >> 3U) 
                                                                     - (IData)(7U)) 
                                                                    << 1U))])));
                        } else {
                            if (((0x400U <= (0xfffU 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                                 & (0x7ffU >= (0xfffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                                if ((0U == (0xfffU 
                                            & ((0xff8U 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]) 
                                               - (IData)(0x400U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata 
                                        = (((~ (0xffULL 
                                                << 
                                                (8U 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel 
                                                    << 3U)))) 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata) 
                                           | ((QData)((IData)(
                                                              (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume) 
                                                                << 1U) 
                                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__go)))) 
                                              << (8U 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel 
                                                     << 3U))));
                                }
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__data_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        if ((0x10cU != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                            if (((0x380U <= (0xfffU 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                                 & (0x387U >= (0xfffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__data_valid = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        if ((0x10cU != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                            if (((0x380U <= (0xfffU 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                                 & (0x387U >= (0xfffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits 
                                    = ((0xffffffffffffff00ULL 
                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits) 
                                       | (IData)((IData)(
                                                         (0xffU 
                                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU]))));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits 
                                    = ((0xffffffffffff00ffULL 
                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU] 
                                                              >> 8U)))) 
                                          << 8U));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits 
                                    = ((0xffffffffff00ffffULL 
                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU] 
                                                              >> 0x10U)))) 
                                          << 0x10U));
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits 
                                    = ((0xffffffff00ffffffULL 
                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits) 
                                       | ((QData)((IData)(
                                                          (0xffU 
                                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU] 
                                                              >> 0x18U)))) 
                                          << 0x18U));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__going = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__going = 1U;
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned) 
                       | ((IData)(1U) << (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU])));
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we) {
            if ((0x100U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                if ((0x104U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                    if ((0x108U != (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                        if ((0x10cU == (0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready 
        = ((0x3ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__apb2per_newdebug_i__PREADY) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_rd_addr))
            ? ((0xfffffe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit) 
               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cg))
            : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_rd_addr))
                ? ((0xfffffe00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit) 
                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_rst))
                : ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_rd_addr))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt
                    : 0U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_cam_gen__BRA__0__KET____DOT__i_camera_if__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_cam_gen__BRA__0__KET____DOT__i_camera_if__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_vsync_polarity)
                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_size
                                 : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur)
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll
                                 : (0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                         ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? 0U : ((0x20U 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                  >> 2U)) 
                                              | ((0x10U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_datasize) 
                                                     << 1U) 
                                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_continuous)))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? ((0xfff00000U 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_cam_gen__BRA__0__KET____DOT__i_camera_if__cfg_data_o) 
                                         | (0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                               >> 0xcU)))
                                      : (0x7ffffU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                          >> 5U)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                         ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst)
                                           : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al) 
                                               << 1U) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy)))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   >> 1U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                >> 2U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                      >> 0x18U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                 << 0xeU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                   >> 0x12U)))))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                   << 1U)) 
                                         | ((0x10U 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                      >> 0x10U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                 << 0x14U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                   >> 0xcU))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                         ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst)
                                           : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al) 
                                               << 1U) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy)))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   >> 2U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                >> 3U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                      >> 0xcU))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                                 << 0x1bU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                   >> 5U)))))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                >> 1U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                      >> 4U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                 << 1U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                   >> 0x1fU))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? 0U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status)))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : (4U | ((0x20U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   << 1U)) 
                                               | ((0x10U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en)) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                      >> 0x10U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                 << 0x14U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                   >> 0xcU))))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   << 3U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                << 2U)) 
                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize) 
                                                << 1U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                      >> 8U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                 << 0x1aU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                   >> 6U)))))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                   << 3U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                << 2U)) 
                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize) 
                                                << 1U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                      >> 8U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                 << 0x1aU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                   >> 6U))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? 0U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status)))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : (4U | ((0x20U 
                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending)) 
                                               | ((0x10U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                      >> 1U)) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                      >> 4U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                 << 1U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                   >> 0x1fU))))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   << 2U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                << 1U)) 
                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize) 
                                                << 1U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                      >> 0x1cU))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                 << 7U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                   >> 0x19U)))))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                   << 2U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                << 1U)) 
                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize) 
                                                << 1U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous)))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                      >> 0x1cU))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                 << 7U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                   >> 0x19U))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
            ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                ? 0U : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                         ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                           ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_status) 
                                               << 0x10U) 
                                              | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_err) 
                                                  << 1U) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_eot)))
                                           : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_valid) 
                                               << 8U) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_data))))))
            : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                    ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[3U]
                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[2U])
                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[1U]
                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[0U]))
                    : 0U) : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? 0U : ((0x20U 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                  >> 3U)) 
                                              | ((0x10U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                     >> 4U)) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_continuous))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? ((0xfff00000U 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o) 
                                         | (0xfffffU 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U]))
                                      : (0x7ffffU & 
                                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                           << 8U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                           >> 0x18U)))))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? 0U : ((0x20U 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                  >> 1U)) 
                                              | ((0x10U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                     >> 2U)) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_continuous))))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? ((0xfff00000U 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o) 
                                         | (0xfffffU 
                                            & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                << 8U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                  >> 0x18U))))
                                      : (0x7ffffU & 
                                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                           << 0xeU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                             >> 0x12U))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o = 0U;
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                = ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                    ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                                      ? 0U : ((0xfffffffeU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_done)))));
        } else {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                    = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                            ? 0U : ((0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_mode)))
                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                            ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_counter)
                            : ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_datasize))));
            } else {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_counter);
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_en_counter) 
                                  << 0x1fU));
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_threshold;
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg1
                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg0);
                }
            }
        }
    } else {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_use_signed));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_bypass) 
                                  << 1U));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffff0ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_mode) 
                                  << 8U));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xffe0ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_shift) 
                                  << 0x10U));
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len2 
                                        >> 1U)));
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                           | ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                               ? (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len1 
                                        >> 1U)) : (1U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len0 
                                                      >> 1U))));
                }
            } else {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_datasize) 
                                        >> 1U)));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffcffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_mode) 
                                            << 7U)));
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_start_addr 
                                        >> 1U)));
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                           | (0xfffffU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2 
                                                      >> 0x14U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                      >> 0x14U)))));
                }
            }
        } else {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0xfffffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U))));
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize) 
                                        >> 2U)));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffcffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0x300U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode) 
                                            << 6U)));
                    }
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                            ? ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0x7ffffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr 
                                                      >> 0x13U))))
                            : ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2))));
                }
            } else {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                           | (0xfffffU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))));
                } else {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffcffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0x300U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode) 
                                            << 8U)));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize)));
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o 
                            = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o) 
                               | (0x7ffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr)));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                  >> 4U)))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                          >> 2U)))) {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                  >> 4U)))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid)))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en) 
                                     << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en))
                                 : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity) 
                                     << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow)))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div) 
                                     << 0x10U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx) 
                                                   << 9U) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx) 
                                                      << 8U) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo) 
                                                         << 5U) 
                                                        | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en) 
                                                            << 4U) 
                                                           | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits) 
                                                               << 3U) 
                                                              | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits) 
                                                                  << 1U) 
                                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en))))))))
                                 : (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_status_sync) 
                                          >> 2U)))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                << 4U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o) 
                                    | (0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U]))
                                 : (0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U])))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                << 4U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o) 
                                    | (0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U]))
                                 : (0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U]))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                  >> 4U)))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                          >> 2U)))) {
                if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                  >> 4U)))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
            ? 0U : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                     ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? 0U : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid)))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en) 
                                     << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en))
                                 : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity) 
                                     << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow)))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div) 
                                     << 0x10U) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx) 
                                                   << 9U) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx) 
                                                      << 8U) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo) 
                                                         << 5U) 
                                                        | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en) 
                                                            << 4U) 
                                                           | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits) 
                                                               << 3U) 
                                                              | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits) 
                                                                  << 1U) 
                                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en))))))))
                                 : (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_status_sync) 
                                          >> 2U)))))
                     : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                         ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                                   << 4U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                                << 3U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U] 
                                                      >> 0x14U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                 << 0xdU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U] 
                                                   >> 0x13U)))))
                         : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? 0U : ((0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                                   << 4U)) 
                                         | ((0x10U 
                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                                << 3U)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous))))
                             : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr))
                                 ? ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o) 
                                    | (0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U] 
                                                      >> 0x14U))))
                                 : (0x7ffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                 << 0xdU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U] 
                                                   >> 0x13U))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_rx_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_rx_data 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 1U;
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay = 1U;
                    }
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data_valid) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 1U;
                    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data 
                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)) 
                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        } else {
                            if (((0xffffU & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)))) 
                                 == (0xffffU & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        }
                    } else {
                        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data 
                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)) 
                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        } else {
                            if (((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data) 
                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        }
                    }
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready = 1U;
                        if ((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num)) 
                              & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                         >> 0x20U))) 
                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 1U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status 
                                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result)
                                    ? 1U : 2U);
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 1U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 0U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay = 0U;
                        } else {
                            if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                               >> 0x20U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 1U;
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
                                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num) 
                                                  - (IData)(1U)));
                            }
                        }
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 1U;
                    }
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 1U;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
                                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 1U;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status = 0U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__s_perio_out = ((0x7fffffffe00fULL 
                                             & vlTOPp->core_v_mcu__DOT__s_perio_out) 
                                            | ((QData)((IData)(
                                                               (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo3_o) 
                                                                 << 8U) 
                                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo2_o) 
                                                                    << 7U) 
                                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo1_o) 
                                                                       << 6U) 
                                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo0_o) 
                                                                          << 5U) 
                                                                         | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn3_o) 
                                                                             << 4U) 
                                                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn2_o) 
                                                                                << 3U) 
                                                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn1_o) 
                                                                                << 2U) 
                                                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn0_o) 
                                                                                << 1U) 
                                                                                | (1U 
                                                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                                                                 ? 
                                                                                (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))))))))))))) 
                                               << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 1U;
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay = 1U;
                    }
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 1U;
                    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data 
                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)) 
                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        } else {
                            if (((0xffffU & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)))) 
                                 == (0xffffU & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        }
                    } else {
                        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type))) {
                            if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data 
                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk)) 
                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        } else {
                            if (((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data) 
                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 1U;
                            }
                        }
                    }
                }
            }
        } else {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready = 1U;
                        if ((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num)) 
                              & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                         >> 0x20U))) 
                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 1U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status 
                                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result)
                                    ? 1U : 2U);
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result = 1U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result = 0U;
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay = 0U;
                        } else {
                            if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                               >> 0x20U)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 1U;
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
                                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num) 
                                                  - (IData)(1U)));
                            }
                        }
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready = 1U;
                    }
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt = 1U;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num 
                                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status = 1U;
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status = 0U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__s_perio_out = ((0x7fffffc01fffULL 
                                             & vlTOPp->core_v_mcu__DOT__s_perio_out) 
                                            | ((QData)((IData)(
                                                               (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo3_o) 
                                                                 << 8U) 
                                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo2_o) 
                                                                    << 7U) 
                                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo1_o) 
                                                                       << 6U) 
                                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo0_o) 
                                                                          << 5U) 
                                                                         | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn3_o) 
                                                                             << 4U) 
                                                                            | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn2_o) 
                                                                                << 3U) 
                                                                               | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn1_o) 
                                                                                << 2U) 
                                                                                | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn0_o) 
                                                                                << 1U) 
                                                                                | (1U 
                                                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                                                                 ? 
                                                                                (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))))))))))))) 
                                               << 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_gnt 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_gnt)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
    __Vtemp7311[0U] = (IData)((0x2000000000000ULL | 
                               (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                 << 0x2aU) | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                               << 0x29U) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                 << 8U)))));
    __Vtemp7311[1U] = ((0xfffc0000U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                 << 0x24U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                    << 4U) 
                                                   | (QData)((IData)(
                                                                     (0xfU 
                                                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                       << 0x12U)) | (IData)(
                                                            ((0x2000000000000ULL 
                                                              | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                                                  << 0x2aU) 
                                                                 | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                                                     << 0x29U) 
                                                                    | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                                       << 8U)))) 
                                                             >> 0x20U)));
    __Vtemp7311[2U] = ((0x3ffffU & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                    >> 0xeU)) | (0xfffc0000U 
                                                 & ((IData)(
                                                            ((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                               << 0x24U) 
                                                              | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                                  << 4U) 
                                                                 | (QData)((IData)(
                                                                                (0xfU 
                                                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                                             >> 0x20U)) 
                                                    << 0x12U)));
    __Vtemp7311[3U] = (0x3ffffU & ((IData)(((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                            >> 0x20U)) 
                                   >> 0xeU));
    VL_EXTEND_WW(117,114, __Vtemp7312, __Vtemp7311);
    __Vtemp7313[0U] = __Vtemp7312[0U];
    __Vtemp7313[1U] = __Vtemp7312[1U];
    __Vtemp7313[2U] = __Vtemp7312[2U];
    __Vtemp7313[3U] = (0x400000U | __Vtemp7312[3U]);
    VL_EXTEND_WW(128,120, __Vtemp7314, __Vtemp7313);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
        = ((0x3fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU]) 
           | (0xffc00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                              << 0x17U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                           << 0x16U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1eU] 
        = ((0x3fffffU & (0x20000U | ((0x380000U & (
                                                   __Vtemp7314[0U] 
                                                   << 0x13U)) 
                                     | ((0x3fffffU 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                                            >> 9U)) 
                                        | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                           >> 0xaU))))) 
           | (0xffc00000U & (__Vtemp7314[0U] << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
        = ((0x3fffffU & ((0x7ffffU & (__Vtemp7314[0U] 
                                      >> 0xdU)) | (0x380000U 
                                                   & (__Vtemp7314[1U] 
                                                      << 0x13U)))) 
           | (0xffc00000U & (__Vtemp7314[1U] << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U] 
        = ((0x3fffffU & ((0x7ffffU & (__Vtemp7314[1U] 
                                      >> 0xdU)) | (0x380000U 
                                                   & (__Vtemp7314[2U] 
                                                      << 0x13U)))) 
           | (0xffc00000U & (__Vtemp7314[2U] << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
        = ((0x3fffffU & ((0x7ffffU & (__Vtemp7314[2U] 
                                      >> 0xdU)) | (0x380000U 
                                                   & (__Vtemp7314[3U] 
                                                      << 0x13U)))) 
           | (0xffc00000U & (__Vtemp7314[3U] << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x22U] 
        = ((0x3fffffU & ((0x380000U & ((IData)((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                       << 0x13U)) | 
                         (0x7ffffU & (__Vtemp7314[3U] 
                                      >> 0xdU)))) | 
           (0xffc00000U & ((IData)((QData)((IData)(
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                           << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
        = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U]) 
           | (0x3fffffU & ((0x7ffffU & ((IData)((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                        >> 0xdU)) | 
                           (0x380000U & ((IData)(((QData)((IData)(
                                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                  >> 0x20U)) 
                                         << 0x13U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_gnt 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_gnt)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
    __Vtemp7317[0U] = (IData)((0x2000000000000ULL | 
                               (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                 << 0x2aU) | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                               << 0x29U) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                 << 8U)))));
    __Vtemp7317[1U] = ((0xfffc0000U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                 << 0x24U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                    << 4U) 
                                                   | (QData)((IData)(
                                                                     (0xfU 
                                                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                       << 0x12U)) | (IData)(
                                                            ((0x2000000000000ULL 
                                                              | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                                                  << 0x2aU) 
                                                                 | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                                                     << 0x29U) 
                                                                    | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                                       << 8U)))) 
                                                             >> 0x20U)));
    __Vtemp7317[2U] = ((0x3ffffU & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                    >> 0xeU)) | (0xfffc0000U 
                                                 & ((IData)(
                                                            ((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                               << 0x24U) 
                                                              | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                                  << 4U) 
                                                                 | (QData)((IData)(
                                                                                (0xfU 
                                                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                                             >> 0x20U)) 
                                                    << 0x12U)));
    __Vtemp7317[3U] = (0x3ffffU & ((IData)(((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                            >> 0x20U)) 
                                   >> 0xeU));
    VL_EXTEND_WW(117,114, __Vtemp7318, __Vtemp7317);
    __Vtemp7319[0U] = __Vtemp7318[0U];
    __Vtemp7319[1U] = __Vtemp7318[1U];
    __Vtemp7319[2U] = __Vtemp7318[2U];
    __Vtemp7319[3U] = (0x400000U | __Vtemp7318[3U]);
    VL_EXTEND_WW(128,120, __Vtemp7320, __Vtemp7319);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
        = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U]) 
           | (0xfff00000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                              << 0x15U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                           << 0x14U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x24U] 
        = ((0xfffffU & (0x8000U | ((0xe0000U & (__Vtemp7320[0U] 
                                                << 0x11U)) 
                                   | ((0xfffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                                                   >> 0xbU)) 
                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                         >> 0xcU))))) 
           | (0xfff00000U & (__Vtemp7320[0U] << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
        = ((0xfffffU & ((0x1ffffU & (__Vtemp7320[0U] 
                                     >> 0xfU)) | (0xe0000U 
                                                  & (__Vtemp7320[1U] 
                                                     << 0x11U)))) 
           | (0xfff00000U & (__Vtemp7320[1U] << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U] 
        = ((0xfffffU & ((0x1ffffU & (__Vtemp7320[1U] 
                                     >> 0xfU)) | (0xe0000U 
                                                  & (__Vtemp7320[2U] 
                                                     << 0x11U)))) 
           | (0xfff00000U & (__Vtemp7320[2U] << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
        = ((0xfffffU & ((0x1ffffU & (__Vtemp7320[2U] 
                                     >> 0xfU)) | (0xe0000U 
                                                  & (__Vtemp7320[3U] 
                                                     << 0x11U)))) 
           | (0xfff00000U & (__Vtemp7320[3U] << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x28U] 
        = ((0xfffffU & ((0xe0000U & ((IData)((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                     << 0x11U)) | (0x1ffffU 
                                                   & (__Vtemp7320[3U] 
                                                      >> 0xfU)))) 
           | (0xfff00000U & ((IData)((QData)((IData)(
                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                             << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
        = ((0xfffc0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U]) 
           | (0xfffffU & ((0x1ffffU & ((IData)((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                       >> 0xfU)) | 
                          (0xe0000U & ((IData)(((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                >> 0x20U)) 
                                       << 0x11U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_gnt 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_gnt)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
    __Vtemp7323[0U] = (IData)((0x2000000000000ULL | 
                               (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                 << 0x2aU) | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                               << 0x29U) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                 << 8U)))));
    __Vtemp7323[1U] = ((0xfffc0000U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                 << 0x24U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                    << 4U) 
                                                   | (QData)((IData)(
                                                                     (0xfU 
                                                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                       << 0x12U)) | (IData)(
                                                            ((0x2000000000000ULL 
                                                              | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                                                  << 0x2aU) 
                                                                 | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                                                     << 0x29U) 
                                                                    | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                                       << 8U)))) 
                                                             >> 0x20U)));
    __Vtemp7323[2U] = ((0x3ffffU & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                    >> 0xeU)) | (0xfffc0000U 
                                                 & ((IData)(
                                                            ((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                               << 0x24U) 
                                                              | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                                  << 4U) 
                                                                 | (QData)((IData)(
                                                                                (0xfU 
                                                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                                             >> 0x20U)) 
                                                    << 0x12U)));
    __Vtemp7323[3U] = (0x3ffffU & ((IData)(((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                            >> 0x20U)) 
                                   >> 0xeU));
    VL_EXTEND_WW(117,114, __Vtemp7324, __Vtemp7323);
    __Vtemp7325[0U] = __Vtemp7324[0U];
    __Vtemp7325[1U] = __Vtemp7324[1U];
    __Vtemp7325[2U] = __Vtemp7324[2U];
    __Vtemp7325[3U] = (0x400000U | __Vtemp7324[3U]);
    VL_EXTEND_WW(128,120, __Vtemp7326, __Vtemp7325);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
        = ((0x3ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U]) 
           | (0xfffc0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                              << 0x13U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                           << 0x12U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2aU] 
        = ((0x3ffffU & (0x2000U | ((0x38000U & (__Vtemp7326[0U] 
                                                << 0xfU)) 
                                   | ((0x3ffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                                                   >> 0xdU)) 
                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                         >> 0xeU))))) 
           | (0xfffc0000U & (__Vtemp7326[0U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
        = ((0x3ffffU & ((0x7fffU & (__Vtemp7326[0U] 
                                    >> 0x11U)) | (0x38000U 
                                                  & (__Vtemp7326[1U] 
                                                     << 0xfU)))) 
           | (0xfffc0000U & (__Vtemp7326[1U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU] 
        = ((0x3ffffU & ((0x7fffU & (__Vtemp7326[1U] 
                                    >> 0x11U)) | (0x38000U 
                                                  & (__Vtemp7326[2U] 
                                                     << 0xfU)))) 
           | (0xfffc0000U & (__Vtemp7326[2U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
        = ((0x3ffffU & ((0x7fffU & (__Vtemp7326[2U] 
                                    >> 0x11U)) | (0x38000U 
                                                  & (__Vtemp7326[3U] 
                                                     << 0xfU)))) 
           | (0xfffc0000U & (__Vtemp7326[3U] << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2eU] 
        = ((0x3ffffU & ((0x38000U & ((IData)((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                     << 0xfU)) | (0x7fffU 
                                                  & (__Vtemp7326[3U] 
                                                     >> 0x11U)))) 
           | (0xfffc0000U & ((IData)((QData)((IData)(
                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                             << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU]) 
           | (0x3ffffU & ((0x7fffU & ((IData)((QData)((IData)(
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                      >> 0x11U)) | 
                          (0x38000U & ((IData)(((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                >> 0x20U)) 
                                       << 0xfU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_gnt 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_gnt)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
    __Vtemp7329[0U] = (IData)((0x2000000000000ULL | 
                               (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                 << 0x2aU) | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                               << 0x29U) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                 << 8U)))));
    __Vtemp7329[1U] = ((0xfffc0000U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                 << 0x24U) 
                                                | (((QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                    << 4U) 
                                                   | (QData)((IData)(
                                                                     (0xfU 
                                                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                       << 0x12U)) | (IData)(
                                                            ((0x2000000000000ULL 
                                                              | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o)) 
                                                                  << 0x2aU) 
                                                                 | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__b_ready_o)) 
                                                                     << 0x29U) 
                                                                    | ((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                                       << 8U)))) 
                                                             >> 0x20U)));
    __Vtemp7329[2U] = ((0x3ffffU & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be))))))) 
                                    >> 0xeU)) | (0xfffc0000U 
                                                 & ((IData)(
                                                            ((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                                               << 0x24U) 
                                                              | (((QData)((IData)(
                                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                                  << 4U) 
                                                                 | (QData)((IData)(
                                                                                (0xfU 
                                                                                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                                             >> 0x20U)) 
                                                    << 0x12U)));
    __Vtemp7329[3U] = (0x3ffffU & ((IData)(((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o)) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U])) 
                                                 << 4U) 
                                                | (QData)((IData)(
                                                                  (0xfU 
                                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be)))))) 
                                            >> 0x20U)) 
                                   >> 0xeU));
    VL_EXTEND_WW(117,114, __Vtemp7330, __Vtemp7329);
    __Vtemp7331[0U] = __Vtemp7330[0U];
    __Vtemp7331[1U] = __Vtemp7330[1U];
    __Vtemp7331[2U] = __Vtemp7330[2U];
    __Vtemp7331[3U] = (0x400000U | __Vtemp7330[3U]);
    VL_EXTEND_WW(128,120, __Vtemp7332, __Vtemp7331);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU]) 
           | (0xffff0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                              << 0x11U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                           << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x30U] 
        = ((0xffffU & (0x800U | ((0xe000U & (__Vtemp7332[0U] 
                                             << 0xdU)) 
                                 | ((0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o) 
                                                >> 0xfU)) 
                                    | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o) 
                                       >> 0x10U))))) 
           | (0xffff0000U & (__Vtemp7332[0U] << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
        = ((0xffffU & ((0x1fffU & (__Vtemp7332[0U] 
                                   >> 0x13U)) | (0xe000U 
                                                 & (__Vtemp7332[1U] 
                                                    << 0xdU)))) 
           | (0xffff0000U & (__Vtemp7332[1U] << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U] 
        = ((0xffffU & ((0x1fffU & (__Vtemp7332[1U] 
                                   >> 0x13U)) | (0xe000U 
                                                 & (__Vtemp7332[2U] 
                                                    << 0xdU)))) 
           | (0xffff0000U & (__Vtemp7332[2U] << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
        = ((0xffffU & ((0x1fffU & (__Vtemp7332[2U] 
                                   >> 0x13U)) | (0xe000U 
                                                 & (__Vtemp7332[3U] 
                                                    << 0xdU)))) 
           | (0xffff0000U & (__Vtemp7332[3U] << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x34U] 
        = ((0xffffU & ((0xe000U & ((IData)((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                   << 0xdU)) | (0x1fffU 
                                                & (__Vtemp7332[3U] 
                                                   >> 0x13U)))) 
           | (0xffff0000U & ((IData)((QData)((IData)(
                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                             << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
        = ((0xffffc000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U]) 
           | (0xffffU & ((0x1fffU & ((IData)((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]))) 
                                     >> 0x13U)) | (0xe000U 
                                                   & ((IData)(
                                                              ((QData)((IData)(
                                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U])) 
                                                               >> 0x20U)) 
                                                      << 0xdU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt 
        = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt)) 
           | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                    >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt 
        = ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                    >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vlvbound10 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                 >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ch_gnt 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vlvbound10;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count_reg;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_lo) 
         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_prescaler_lo))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count = 0U;
    } else {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_lo) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count 
                = ((IData)(1U) + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count_reg);
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count_reg;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count = 0U;
    } else {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_lo) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U];
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_lo) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count 
                    = ((IData)(1U) + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count_reg);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count_reg;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_hi) 
         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_prescaler_hi))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count = 0U;
    } else {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_hi) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count 
                = ((IData)(1U) + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count_reg);
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count_reg;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count = 0U;
    } else {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_hi) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U];
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_hi) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count 
                    = ((IData)(1U) + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count_reg);
            }
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_wff_wr_en) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
            = (0x7fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
            = ((0x80ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data) 
               | ((QData)((IData)((0x7fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                               >> 2U))))) 
                  << 0x20U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
            = (0xff00000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
    } else {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en) 
             & (0U == (0x7ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                  << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                               >> 9U)))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                = (0x8000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                = ((0x80ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data) 
                   | ((QData)((IData)((0x7fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                                   >> 2U))))) 
                      << 0x20U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                = ((0xff00000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data) 
                   | (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[8U])));
        } else {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en) 
                 & ((0U != (0x7ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                       >> 9U)))) | 
                    (0x20U == (0x7fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U] 
                                           >> 2U))))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = (0x8000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = (0x2000000000ULL | (0x80ffffffffULL 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = ((0xff00000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data) 
                       | (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[8U])));
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = (0x7fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = (0x80ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                    = (0xff00000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data);
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_ns 
        = (1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_en) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs) 
                      >> 1U)) | ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs)) 
                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_wff_wr_en) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en)))) 
                 | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_27_wr_en)
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                     : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_cs))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_0__fifo_wr_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_wff_wr_en) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q;
    if ((((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_req_valid)) 
         & (2U == (3U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                 >> 0x20U)))))) {
        if ((((((((((4U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U)))) 
                    & (5U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                   | (0x10U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                 >> 0x22U))))) 
                  | (0x11U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) 
                 | (0x12U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                | (0x16U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))) 
               | (0x17U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U))))) 
              | (0x18U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U))))) 
             | ((0x20U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U)))) 
                & (0x27U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))))) {
            if (((4U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                          >> 0x22U)))) 
                 & (5U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U)))))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmdbusy)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d 
                        = (((~ (0xffffffffULL << (0x20U 
                                                  & ((IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                              >> 0x22U)) 
                                                     << 5U)))) 
                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d) 
                           | ((QData)((IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q))) 
                              << (0x20U & ((IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U)) 
                                           << 5U))));
                }
            }
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__data_valid) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q;
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
            if ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned) 
                       >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = 0U;
            }
        } else {
            if ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                       >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = 0U;
            }
        }
    } else {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__going) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = 3U;
            }
        } else {
            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q) 
                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                     >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel))) 
                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = 1U;
            }
            if ((1U & (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__resumereq) 
                          >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)) 
                         & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                               >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)))) 
                        & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__haltreq) 
                              >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)))) 
                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                          >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d = 2U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q)))) {
            if ((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q) 
                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                              >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel))) 
                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror_valid = 1U;
                }
            }
        }
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror_valid = 1U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror_valid = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q) 
                  >> 1U)))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q)))) {
            if ((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q) 
                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                              >> (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel))) 
                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command)))))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror = 4U;
                }
            }
        }
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror = 2U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror = 3U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready = 0U;
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready));
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 1U));
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 2U));
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 3U));
    }
    if ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 4U));
    }
    if ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 5U));
    }
    if ((0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 6U));
    }
    if ((0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 7U));
    }
    if ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 8U));
    }
    if ((0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 9U));
    }
    if ((0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready 
            = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready) 
                     >> 0xaU));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_cam_gen__BRA__0__KET____DOT__i_camera_if__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_tr__DOT__next_state 
        = (((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
            & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_in_valid 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay)
                  ? (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty))))
                  : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready) 
                        & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_tr__DOT__next_state 
        = (((~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
            & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
            ? ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                         << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                          >> 7U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_in_valid 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay)
                  ? (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty))))
                  : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready) 
                        & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof;
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof;
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                >> 1U))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof;
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof;
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof;
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w 
                = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                    == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))
                    ? 0U : (0xfffffU & ((IData)(1U) 
                                        + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w)));
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w 
                    = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                           == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))
                        ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))
                                 ? 0U : (0xfffffU & 
                                         ((IData)(1U) 
                                          + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w))));
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w 
                        = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                               == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))
                            ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                     == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))
                                     ? 0U : (0xfffffU 
                                             & ((IData)(1U) 
                                                + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w))));
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w 
                            = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                   == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))
                                ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                         == (0xfffffU 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))
                                         ? 0U : (0xfffffU 
                                                 & ((IData)(1U) 
                                                    + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w))));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof_next = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof_next = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof_next = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l = 0U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l 
                            = (0xfffffU & ((IData)(1U) 
                                           + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l));
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l = 0U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l 
                                = (0xfffffU & ((IData)(1U) 
                                               + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l));
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l = 0U;
                        } else {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l 
                                    = (0xfffffU & ((IData)(1U) 
                                                   + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_startaddr = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_startaddr = 1U;
                    }
                }
            }
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_startaddr = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                 != (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer = 1U;
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer = 1U;
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                 != (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         != (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             != (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))))) {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 != (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                        } else {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0)))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                >> 1U))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w 
                = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                    == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                            >> 0x14U))))
                    ? 0U : (0xfffffU & ((IData)(1U) 
                                        + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w)));
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w 
                    = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U)))) 
                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                           == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                   >> 0x14U)))))
                        ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U))))
                                 ? 0U : (0xfffffU & 
                                         ((IData)(1U) 
                                          + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w))));
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w 
                        = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U)))) 
                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                       >> 0x14U)))))
                            ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                     == (0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                             >> 0x14U))))
                                     ? 0U : (0xfffffU 
                                             & ((IData)(1U) 
                                                + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w))));
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w 
                            = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U)))) 
                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                   == (0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                           >> 0x14U)))))
                                ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                         == (0xfffffU 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                        >> 0x14U))))
                                         ? 0U : (0xfffffU 
                                                 & ((IData)(1U) 
                                                    + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w))));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof_next = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                       >> 0x14U)))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                         >> 0x14U)))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof_next = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                           >> 0x14U)))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                             >> 0x14U)))))))) {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof_next = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                >> 1U))) {
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                 == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                         >> 0x14U))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                              >> 0x14U)))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                >> 0x14U)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                  >> 0x14U)))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                    >> 0x14U)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                              >> 0x14U)))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                >> 0x14U)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l = 0U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l 
                            = (0xfffffU & ((IData)(1U) 
                                           + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l));
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                  >> 0x14U)))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                    >> 0x14U)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l = 0U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l 
                                = (0xfffffU & ((IData)(1U) 
                                               + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l));
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l = 0U;
                        } else {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l 
                                    = (0xfffffU & ((IData)(1U) 
                                                   + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_startaddr = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                       >> 0x14U)))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                         >> 0x14U)))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_startaddr = 1U;
                    }
                }
            }
        } else {
            if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))))) {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_startaddr = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                >> 1U))) {
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                 != (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                         >> 0x14U))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                       >> 0x14U)))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                         >> 0x14U)))))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer = 1U;
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                           >> 0x14U)))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                             >> 0x14U)))))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer = 1U;
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 0U;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                >> 1U))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                 != (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                         >> 0x14U))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                               == (0xfffffU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                       >> 0x14U)))) 
                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                         >> 0x14U)))))))) {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         != (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                    if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                   == (0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                           >> 0x14U)))) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                     == (0xfffffU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                             >> 0x14U)))))))) {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             != (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                        if ((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                       == (0xfffffU 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                         == (0xfffffU 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))))) {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 != (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 0U;
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                    >> 1U))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                      == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                              >> 0x14U)))) 
                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                        == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                >> 0x14U)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                } else {
                    if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                         == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                 >> 0x14U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                    }
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                        >> 1U))) {
                    if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                          == (0xfffffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                  >> 0x14U)))) 
                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                            == (0xfffffU & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                    >> 0x14U)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                    } else {
                        if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                             == (0xfffffU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                     >> 0x14U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                        }
                    }
                }
            } else {
                if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                            >> 1U))) {
                        if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                              == (0xfffffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                      >> 0x14U)))) 
                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l 
                                == (0xfffffU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                        >> 0x14U)))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                        } else {
                            if ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w 
                                 == (0xfffffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                         >> 0x14U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
}
