[View]
Entity=ddr_tb_cfg
Architecture=
TopLevelType=2
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top.vhd]
File Time Lo=-54736128
File Time Hi=29869442
Enabled=1
State=Compiled
SIM.FUNC.INDEX=0
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_backend_fifos_0.vhd]
File Time Lo=-364816384
File Time Hi=29868828
Enabled=1
State=Compiled
SIM.FUNC.INDEX=1
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_controller_iobs_0.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=2
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_data_path_0.vhd]
File Time Lo=-1619783680
File Time Hi=29868829
Enabled=1
State=Compiled
SIM.FUNC.INDEX=3
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_data_path_iobs_0.vhd]
File Time Lo=1043886592
File Time Hi=29869248
Enabled=1
State=Compiled
SIM.FUNC.INDEX=4
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_data_tap_inc.vhd]
File Time Lo=-1414750976
File Time Hi=29868830
Enabled=1
State=Compiled
SIM.FUNC.INDEX=5
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_data_write_0.vhd]
File Time Lo=665249024
File Time Hi=29868831
Enabled=1
State=Compiled
SIM.FUNC.INDEX=6
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_ddr_controller_0.vhd]
File Time Lo=642378496
File Time Hi=29869049
Enabled=1
State=Compiled
SIM.FUNC.INDEX=7
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_idelay_ctrl.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=8
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_infrastructure.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=9
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_infrastructure_iobs_0.vhd]
File Time Lo=1305508352
File Time Hi=29871438
Enabled=1
State=Compiled
SIM.FUNC.INDEX=10
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_iobs_0.vhd]
File Time Lo=1065379840
File Time Hi=29868835
Enabled=1
State=Compiled
SIM.FUNC.INDEX=11
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_pattern_compare8.vhd]
File Time Lo=-1332781312
File Time Hi=29869196
Enabled=1
State=Compiled
SIM.FUNC.INDEX=12
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_RAM_D_0.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=13
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_rd_data_0.vhd]
File Time Lo=1377022464
File Time Hi=29869191
Enabled=1
State=Compiled
SIM.FUNC.INDEX=14
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_rd_data_fifo_0.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=15
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_rd_wr_addr_fifo_0.vhd]
File Time Lo=-504554752
File Time Hi=29868836
Enabled=1
State=Compiled
SIM.FUNC.INDEX=16
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_tap_ctrl_0.vhd]
File Time Lo=315445248
File Time Hi=29868837
Enabled=1
State=Compiled
SIM.FUNC.INDEX=17
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_tap_logic_0.vhd]
File Time Lo=-899522048
File Time Hi=29868837
Enabled=1
State=Compiled
SIM.FUNC.INDEX=18
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_top_0.vhd]
File Time Lo=-1339638016
File Time Hi=29869445
Enabled=1
State=Compiled
SIM.FUNC.INDEX=19
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_user_interface_0.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=20
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_v4_dm_iob.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=21
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_v4_dq_iob.vhd]
File Time Lo=963886592
File Time Hi=29869248
Enabled=1
State=Compiled
SIM.FUNC.INDEX=22
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_v4_dqs_iob.vhd]
File Time Lo=-1469456640
File Time Hi=29868839
Enabled=1
State=Compiled
SIM.FUNC.INDEX=23
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_wr_data_fifo_16.vhd]
File Time Lo=84945152
File Time Hi=29864388
Enabled=1
State=Compiled
SIM.FUNC.INDEX=24
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\ddr_block.bde]
File Time Lo=1600075264
File Time Hi=29863016
Enabled=1
State=Compiled
SIM.FUNC.INDEX=26
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\ddr_top_minimod.vhd]
File Time Lo=-14736128
File Time Hi=29869442
Enabled=1
State=Compiled
SIM.FUNC.INDEX=27
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\DDR_Interface_FSM.vhd]
File Time Lo=-1952329984
File Time Hi=29863553
Enabled=1
State=Compiled
SIM.FUNC.INDEX=28
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\User-Interface\DDR_Interface.vhd]
File Time Lo=30515968
File Time Hi=29865017
Enabled=1
State=Compiled
SIM.FUNC.INDEX=29
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\intf_acces_gen_minimod.vhd]
File Time Lo=-1362496512
File Time Hi=29864771
Enabled=1
State=Compiled
SIM.FUNC.INDEX=33
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\wav_ml405.awf]
File Time Lo=1844592640
File Time Hi=29871410
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\adr_gen.vhd]
File Time Lo=-999131904
File Time Hi=29871448
Enabled=1
State=Modified
SIM.FUNC.INDEX=34
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\dat_gen.vhd]
File Time Lo=1833248256
File Time Hi=29786364
Enabled=1
State=Compiled
SIM.FUNC.INDEX=35
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\dat_path.vhd]
File Time Lo=1107860224
File Time Hi=29866006
Enabled=1
State=Compiled
SIM.FUNC.INDEX=36
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\ddr_test_sm.asf]
File Time Lo=-532139776
File Time Hi=29866005
Enabled=1
State=Compiled
SIM.FUNC.INDEX=37
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\ddr_tester.bde]
File Time Lo=1239060736
File Time Hi=29861609
Enabled=1
State=Compiled
SIM.FUNC.INDEX=38
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Tester\mctrl_iface.vhd]
File Time Lo=1479060736
File Time Hi=29861609
Enabled=1
State=Compiled
SIM.FUNC.INDEX=39
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\UCF\ML405\ML405.ucf]
File Time Lo=1361129728
File Time Hi=29871457
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\Model\mt46v32m8.vhd]
File Time Lo=-1612561920
File Time Hi=29864769
Enabled=1
State=Compiled
SIM.FUNC.INDEX=41
SIM.FUNC.INCLUDED=1
[file:.\compile.do]
File Time Lo=-980440064
File Time Hi=29871408
Enabled=1
State=Modified
[file:D:\telops\Common_HDL\DDR_Ctrl\src\NGC\ddr_wrapper_128d_26a_r0_minimod.vhd]
File Time Lo=405263872
File Time Hi=29869443
Enabled=1
State=Compiled
SIM.FUNC.INDEX=40
SIM.FUNC.INCLUDED=1
[file:.\compile\ddr_test_sm.vhd]
Generated=TRUE
File Time Lo=-2130505472
File Time Hi=29871406
Enabled=1
State=Compiled
[file:.\compile\ddr_tester.vhd]
Generated=TRUE
File Time Lo=-2090505472
File Time Hi=29871406
Enabled=1
State=Compiled
[file:.\compile\ddr_block.vhd]
Generated=TRUE
File Time Lo=-2070505472
File Time Hi=29871406
Enabled=1
State=Compiled
[file:D:\telops\Common_HDL\DDR_Ctrl\src\MIG_minimodule\mem_interface_top_parameters_0_200MHz.vhd]
File Time Lo=4592640
File Time Hi=29871410
Enabled=1
State=Compiled
SIM.FUNC.INDEX=25
SIM.FUNC.INCLUDED=1
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_tb_ml405.vhd]
File Time Lo=1227438080
File Time Hi=29864770
Enabled=1
State=Compiled
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_tb_cfg_ml405.vhd]
File Time Lo=-1404747264
File Time Hi=29868983
Enabled=1
State=Compiled
[file:D:\telops\Common_HDL\DDR_Ctrl\src\TestBench\ddr_mig_ml405.vhd]
File Time Lo=-1735407360
File Time Hi=29871409
Enabled=1
State=Warning
[file:.\synthesis\ddr_mig.vhd]
File Time Lo=290541056
File Time Hi=29871439
Enabled=1
State=Modified
LIB=ml_405_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
