onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate /RISC_V_Single_Cycle_TB/reset_tb
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -expand -group ALU -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/Zero_o
add wave -noupdate -expand -group ALU -itemcolor Cyan -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -group RegisterfileUnit /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Reg_Write_i
add wave -noupdate -group RegisterfileUnit -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i
add wave -noupdate -group RegisterfileUnit -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i
add wave -noupdate -group RegisterfileUnit -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i
add wave -noupdate -group RegisterfileUnit -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Data_i
add wave -noupdate -group RegisterfileUnit -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_1_o
add wave -noupdate -group RegisterfileUnit -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_2_o
add wave -noupdate -expand -group {PROGRAM MEM} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -expand -group {PROGRAM MEM} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
add wave -noupdate -expand -group {PROGRAM COUNTER} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC
add wave -noupdate -expand -group {PROGRAM COUNTER} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -expand -group {CONTROL UNIT} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -expand -group {CONTROL UNIT} -color Pink /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/JalR_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Brown /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Jal_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Cyan /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Orange /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Magenta /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -expand -group DataMem /RISC_V_Single_Cycle_TB/DUV/Data_memory/Mem_Write_i
add wave -noupdate -expand -group DataMem /RISC_V_Single_Cycle_TB/DUV/Data_memory/Mem_Read_i
add wave -noupdate -expand -group DataMem -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o
add wave -noupdate -expand -group DataMem -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i
add wave -noupdate -expand -group DataMem -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i
add wave -noupdate -expand -group IMM_UNIT /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/op_i
add wave -noupdate -expand -group IMM_UNIT /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i
add wave -noupdate -expand -group IMM_UNIT -radix unsigned /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o
add wave -noupdate -group zero /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_zero/enable
add wave -noupdate -group zero /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_zero/DataInput
add wave -noupdate -group zero /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_zero/DataOutput
add wave -noupdate -expand -group ra /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/enable
add wave -noupdate -expand -group ra -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataInput
add wave -noupdate -expand -group ra -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -expand -group sp /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/enable
add wave -noupdate -expand -group sp -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput
add wave -noupdate -expand -group sp -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
add wave -noupdate -group gp /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_gp/enable
add wave -noupdate -group gp -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_gp/DataInput
add wave -noupdate -group gp -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_gp/DataOutput
add wave -noupdate -group a0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/enable
add wave -noupdate -group a0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/DataInput
add wave -noupdate -group a0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a0/DataOutput
add wave -noupdate -group a1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a1/enable
add wave -noupdate -group a1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a1/DataInput
add wave -noupdate -group a1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a1/DataOutput
add wave -noupdate -group a2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a2/enable
add wave -noupdate -group a2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a2/DataInput
add wave -noupdate -group a2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a2/DataOutput
add wave -noupdate -group a3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a3/enable
add wave -noupdate -group a3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a3/DataInput
add wave -noupdate -group a3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a3/DataOutput
add wave -noupdate -expand -group s0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/enable
add wave -noupdate -expand -group s0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataInput
add wave -noupdate -expand -group s0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -group s1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/enable
add wave -noupdate -group s1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataInput
add wave -noupdate -group s1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -expand -group s2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/enable
add wave -noupdate -expand -group s2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataInput
add wave -noupdate -expand -group s2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -expand -group s3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/enable
add wave -noupdate -expand -group s3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataInput
add wave -noupdate -expand -group s3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -expand -group s4 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s4/enable
add wave -noupdate -expand -group s4 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s4/DataInput
add wave -noupdate -expand -group s4 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s4/DataOutput
add wave -noupdate -group t0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/enable
add wave -noupdate -group t0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataInput
add wave -noupdate -group t0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -expand -group t1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/enable
add wave -noupdate -expand -group t1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataInput
add wave -noupdate -expand -group t1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -expand -group t2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataInput
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -expand -group t3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/enable
add wave -noupdate -expand -group t3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataInput
add wave -noupdate -expand -group t3 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -group t4 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/enable
add wave -noupdate -group t4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataInput
add wave -noupdate -group t4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataOutput
add wave -noupdate -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/enable
add wave -noupdate -group t5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataInput
add wave -noupdate -group t5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[23]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[22]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[21]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[20]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[19]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[18]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[17]}
add wave -noupdate -expand -group Tower_C -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[16]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[15]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[14]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[13]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[12]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[11]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[10]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[9]}
add wave -noupdate -expand -group Tower_B -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[8]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[6]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[5]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[4]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[3]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[2]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[1]}
add wave -noupdate -expand -group Tower_A -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[0]}
add wave -noupdate -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[254]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[253]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[79]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[78]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[254]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[253]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[79]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[78]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[18]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[17]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[16]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[15]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[14]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[13]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[12]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[11]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[10]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[9]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[8]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[7]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[6]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[5]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[4]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[3]} {-radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/ram[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/ram
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {11 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 163
configure wave -valuecolwidth 116
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {41 ps}
