#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cf7ef0d1b0 .scope module, "full_adder_tb" "full_adder_tb" 2 1;
 .timescale 0 0;
v000001cf7efa4670_0 .var "a", 0 0;
v000001cf7efa4490_0 .var "b", 0 0;
v000001cf7efa4710_0 .net "carry", 0 0, L_000001cf7efa4bd0;  1 drivers
v000001cf7efa3d10_0 .var "cin", 0 0;
v000001cf7efa4530_0 .net "sum", 0 0, L_000001cf7efa4ee0;  1 drivers
S_000001cf7ef0d340 .scope module, "fa1" "full_adder" 2 4, 3 8 0, S_000001cf7ef0d1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_000001cf7efa4bd0 .functor OR 1, L_000001cf7efa4d20, L_000001cf7efa4e00, C4<0>, C4<0>;
v000001cf7ef54280_0 .net "a", 0 0, v000001cf7efa4670_0;  1 drivers
v000001cf7ef54320_0 .net "b", 0 0, v000001cf7efa4490_0;  1 drivers
v000001cf7ef543c0_0 .net "carry", 0 0, L_000001cf7efa4bd0;  alias, 1 drivers
v000001cf7ef54460_0 .net "carry1", 0 0, L_000001cf7efa4d20;  1 drivers
v000001cf7efa39f0_0 .net "carry2", 0 0, L_000001cf7efa4e00;  1 drivers
v000001cf7efa3db0_0 .net "cin", 0 0, v000001cf7efa3d10_0;  1 drivers
v000001cf7efa4030_0 .net "sum", 0 0, L_000001cf7efa4ee0;  alias, 1 drivers
v000001cf7efa40d0_0 .net "sum1", 0 0, L_000001cf7ef465b0;  1 drivers
S_000001cf7ef557c0 .scope module, "h1" "half_adder" 3 12, 3 1 0, S_000001cf7ef0d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001cf7ef465b0 .functor XOR 1, v000001cf7efa4670_0, v000001cf7efa4490_0, C4<0>, C4<0>;
L_000001cf7efa4d20 .functor AND 1, v000001cf7efa4670_0, v000001cf7efa4490_0, C4<1>, C4<1>;
v000001cf7ef46510_0 .net "a", 0 0, v000001cf7efa4670_0;  alias, 1 drivers
v000001cf7ef22b70_0 .net "b", 0 0, v000001cf7efa4490_0;  alias, 1 drivers
v000001cf7ef0d4d0_0 .net "carry", 0 0, L_000001cf7efa4d20;  alias, 1 drivers
v000001cf7ef0d570_0 .net "sum", 0 0, L_000001cf7ef465b0;  alias, 1 drivers
S_000001cf7ef55950 .scope module, "h2" "half_adder" 3 13, 3 1 0, S_000001cf7ef0d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_000001cf7efa4ee0 .functor XOR 1, L_000001cf7ef465b0, v000001cf7efa3d10_0, C4<0>, C4<0>;
L_000001cf7efa4e00 .functor AND 1, L_000001cf7ef465b0, v000001cf7efa3d10_0, C4<1>, C4<1>;
v000001cf7ef55ae0_0 .net "a", 0 0, L_000001cf7ef465b0;  alias, 1 drivers
v000001cf7ef55b80_0 .net "b", 0 0, v000001cf7efa3d10_0;  alias, 1 drivers
v000001cf7ef54140_0 .net "carry", 0 0, L_000001cf7efa4e00;  alias, 1 drivers
v000001cf7ef541e0_0 .net "sum", 0 0, L_000001cf7efa4ee0;  alias, 1 drivers
    .scope S_000001cf7ef0d1b0;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cf7ef0d1b0 {0 0 0};
    %vpi_call 2 8 "$monitor", "a=%b b=%b cin=%b sum=%b carry=%b", v000001cf7efa4670_0, v000001cf7efa4490_0, v000001cf7efa3d10_0, v000001cf7efa4530_0, v000001cf7efa4710_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa4490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf7efa3d10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
