{
	"author": ["Zhichun Zhu", "Zhao Zhang"],
	"booktitle": "HPCA",
	"crossref": "conf/hpca/2005",
	"dblpkey": "conf/hpca/ZhuZ05",
	"doi": "10.1109/HPCA.2005.2",
	"ee": ["http://dx.doi.org/10.1109/HPCA.2005.2", "http://doi.ieeecomputersociety.org/10.1109/HPCA.2005.2"],
	"pages": "213-224",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["a", "perform", "comparison", "of", "dram", "memori", "system", "optim", "for", "smt", "processor"],
	"tag": ["comparison", "memory management", "optimisation", "performance", "smt"],
	"title": "A Performance Comparison of DRAM Memory System Optimizations for SMT Processors",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2005
}