uvmf:
  interfaces:
    "decode_in":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
        - name: "op_t"
          type: "enum bit [3:0] {ADD=4'b0001, AND=4'b0101, NOT=4'b1001, LD=4'b0010, LDR=4'b0110, LDI=4'b1010, LEA=4'b1110, ST=4'b0011, STR=4'b0111, STI=4'b1011, BR=4'b0000, JMP=4'b1100}"
        - name: "enable_decode_t"
          type: "enum bit {DECODE_DISABLED = 'b0, DECODE_ENABLED='b1}"
        - name: "reg_t"
          type: "bit [2:0]"       
        - name: "im_t"
          type: "bit"       
        - name: "baser_t"
          type: "bit [2:0]"       
        - name: "pcoffset9_t"
          type: "bit [8:0]"       
        - name: "pcoffset6_t"
          type: "bit [5:0]"       
        - name: "imm5_t"
          type: "bit [4:0]"       
        - name: "n_t"
          type: "bit"       
        - name: "z_t"
          type: "bit"       
        - name: "p_t"
          type: "bit"       
      ports: 
        - name: "enable_decode"   
          width: "1"        
          dir: "output" 
        - name: "Instr_dout"   
          width: "16"        
          dir: "output" 
        - name: "npc_in"   
          width: "16"        
          dir: "output" 
        - name: "psr"   
          width: "3"        
          dir: "output" 
      transaction_vars:
        - name: "enable_decode"
          type: "enable_decode_t" 
          isrand: "False"
          iscompare: "False"
        - name: "opcode"  
          type: "op_t"
          isrand: "True"
          iscompare: "False" 
        - name: "sr1"  
          type: "reg_t"
          isrand: "True"
          iscompare: "False" 
        - name: "sr2"  
          type: "reg_t"
          isrand: "True"
          iscompare: "False" 
        - name: "dr"  
          type: "reg_t"
          isrand: "True"
          iscompare: "False" 
        - name: "im"  
          type: "im_t"
          isrand: "True"
          iscompare: "False" 
        - name: "baser"  
          type: "baser_t"
          isrand: "True"
          iscompare: "False" 
        - name: "pcoffset9"  
          type: "pcoffset9_t"
          isrand: "True"
          iscompare: "False" 
        - name: "pcoffset6"  
          type: "pcoffset6_t"
          isrand: "True"
          iscompare: "False" 
        - name: "imm5"  
          type: "imm5_t"
          isrand: "True"
          iscompare: "False" 
        - name: "n"  
          type: "n_t"
          isrand: "True"
          iscompare: "False" 
        - name: "z"  
          type: "z_t"
          isrand: "True"
          iscompare: "False" 
        - name: "p"  
          type: "p_t"
          isrand: "True"
          iscompare: "False" 
        - name: "instruction"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "True" 
        - name: "npc_in"  
          type: "bit [15:0]"
          isrand: "True"
          iscompare: "True" 
        - name: "psr"  
          type: "bit [2:0]"
          isrand: "False"
          iscompare: "True" 
      transaction_constraints:
        - name: "valid_opcode_c"
          value: "{opcode inside {ADD, AND, NOT, LD, LDR, LDI, LEA, ST, STR, STI, BR, JMP};}"
        - name: "valid_Instr_dout_dr_c"
          value: "{dr inside {[0:7]};}"
        - name: "valid_Instr_dout_sr1_c"
          value: "{sr1 inside {[0:7]};}"
        - name: "valid_Instr_dout_sr2_c"
          value: "{sr2 inside {[0:7]};}"
