OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 128 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_encoder_4
Die area:                 ( 0 0 ) ( 108001 108001 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     440877
Number of terminals:      365
Number of snets:          2
Number of nets:           33149

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 231.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1457730.
[INFO DRT-0033] V1 shape region query size = 1189774.
[INFO DRT-0033] M2 shape region query size = 40755.
[INFO DRT-0033] V2 shape region query size = 10395.
[INFO DRT-0033] M3 shape region query size = 20790.
[INFO DRT-0033] V3 shape region query size = 6930.
[INFO DRT-0033] M4 shape region query size = 17583.
[INFO DRT-0033] V4 shape region query size = 6930.
[INFO DRT-0033] M5 shape region query size = 7217.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 730 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 221 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 32794 groups.
#scanned instances     = 440877
#unique  instances     = 227
#stdCellGenAp          = 8204
#stdCellValidPlanarAp  = 83
#stdCellValidViaAp     = 6476
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 101467
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:22, elapsed time = 00:00:25, memory = 1220.83 (MB), peak = 1220.83 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     298040

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 200 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 200 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 91465.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 78843.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 61956.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 27598.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 3334.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 657.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 156755 vertical wires in 4 frboxes and 107098 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 15196 vertical wires in 4 frboxes and 12386 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:06, memory = 2197.24 (MB), peak = 2197.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2208.75 (MB), peak = 2208.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 8107.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:10, memory = 8382.45 (MB).
    Completing 30% with 1077 violations.
    elapsed time = 00:00:22, memory = 11620.05 (MB).
    Completing 40% with 1077 violations.
    elapsed time = 00:00:28, memory = 10416.61 (MB).
    Completing 50% with 1077 violations.
    elapsed time = 00:00:32, memory = 8957.18 (MB).
    Completing 60% with 2032 violations.
    elapsed time = 00:00:56, memory = 12926.66 (MB).
    Completing 70% with 2032 violations.
    elapsed time = 00:00:59, memory = 10945.51 (MB).
    Completing 80% with 2611 violations.
    elapsed time = 00:01:20, memory = 14517.80 (MB).
    Completing 90% with 2611 violations.
    elapsed time = 00:01:26, memory = 12255.83 (MB).
    Completing 100% with 3329 violations.
    elapsed time = 00:01:37, memory = 9755.69 (MB).
[INFO DRT-0199]   Number of violations = 14173.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
Corner Spacing       0      0      0      0      0      2      0      0      0      0      0      0
Cut Spacing          0      0      1      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0    170      0     21      0     13      0      2      0
EOL                  0    407      0      7      0      9      0      2      0      1      0      0
Metal Spacing       91    351      0     71      0     46      0     11      0      6      0      1
Min Width            0      1      0      0      0      0      0      0      0      0      0      0
NS Metal            24      0      0      0      0      0      0      0      0      0      0      0
Recheck              0   4157      0   4826      0   1637      0    209      0     14      0      1
Rect Only            0      2      0      0      0      0      0      0      0      0      0      0
Short                1    211      2    120      0     85      2      4      0     32      0      0
eolKeepOut           0   1392      0     37      0    183      0      9      0     12      0      0
[INFO DRT-0267] cpu time = 00:20:41, elapsed time = 00:01:39, memory = 10190.90 (MB), peak = 14657.80 (MB)
Total wire length = 152878 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16755 um.
Total wire length on LAYER M3 = 68023 um.
Total wire length on LAYER M4 = 56196 um.
Total wire length on LAYER M5 = 7545 um.
Total wire length on LAYER M6 = 4345 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 279191.
Up-via summary (total 279191):.

-----------------
 Active         0
     M1    100915
     M2    119970
     M3     49838
     M4      7031
     M5      1371
     M6        66
     M7         0
     M8         0
     M9         0
-----------------
           279191


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14173 violations.
    elapsed time = 00:00:19, memory = 15051.29 (MB).
    Completing 20% with 14173 violations.
    elapsed time = 00:00:23, memory = 13164.46 (MB).
    Completing 30% with 9399 violations.
    elapsed time = 00:00:46, memory = 16945.41 (MB).
    Completing 40% with 9399 violations.
    elapsed time = 00:00:53, memory = 14611.59 (MB).
    Completing 50% with 9399 violations.
    elapsed time = 00:00:58, memory = 12551.43 (MB).
    Completing 60% with 6011 violations.
    elapsed time = 00:01:23, memory = 17476.35 (MB).
    Completing 70% with 6011 violations.
    elapsed time = 00:01:28, memory = 14749.97 (MB).
    Completing 80% with 2917 violations.
    elapsed time = 00:01:53, memory = 18062.99 (MB).
    Completing 90% with 2917 violations.
    elapsed time = 00:02:00, memory = 16203.81 (MB).
    Completing 100% with 264 violations.
    elapsed time = 00:02:11, memory = 12597.77 (MB).
[INFO DRT-0199]   Number of violations = 9164.
Viol/Layer          M2     M3     V3     M4     V4     M5     V5     M6     M7
Corner Spacing       4      4      0      0      0      0      0      0      0
CutSpcTbl            0      0     40      0      5      0      1      0      0
EOL                 35      1      0      5      0      1      0      1      0
Metal Spacing        5     21      0      6      0      0      0      4      0
Min Width            0      3      0      0      0      0      0      0      0
Recheck           1782   3922      0   2805      0    331      0     60      3
Short               24     14      0     15      0      0      0      0      0
eolKeepOut          36      3      0     27      0      3      0      3      0
[INFO DRT-0267] cpu time = 00:28:39, elapsed time = 00:02:13, memory = 12618.77 (MB), peak = 18166.58 (MB)
Total wire length = 152212 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16802 um.
Total wire length on LAYER M3 = 67652 um.
Total wire length on LAYER M4 = 55886 um.
Total wire length on LAYER M5 = 7520 um.
Total wire length on LAYER M6 = 4340 um.
Total wire length on LAYER M7 = 11 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 275969.
Up-via summary (total 275969):.

-----------------
 Active         0
     M1    100914
     M2    118073
     M3     48375
     M4      7211
     M5      1352
     M6        44
     M7         0
     M8         0
     M9         0
-----------------
           275969


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9164 violations.
    elapsed time = 00:00:21, memory = 18354.51 (MB).
    Completing 20% with 9164 violations.
    elapsed time = 00:00:28, memory = 14837.20 (MB).
    Completing 30% with 6501 violations.
    elapsed time = 00:00:51, memory = 18587.44 (MB).
    Completing 40% with 6501 violations.
    elapsed time = 00:00:59, memory = 16837.11 (MB).
    Completing 50% with 6501 violations.
    elapsed time = 00:01:04, memory = 13146.33 (MB).
    Completing 60% with 3959 violations.
    elapsed time = 00:01:32, memory = 17963.27 (MB).
    Completing 70% with 3959 violations.
    elapsed time = 00:01:37, memory = 15453.89 (MB).
    Completing 80% with 2698 violations.
    elapsed time = 00:02:03, memory = 19043.52 (MB).
    Completing 90% with 2698 violations.
    elapsed time = 00:02:12, memory = 17544.87 (MB).
    Completing 100% with 1017 violations.
    elapsed time = 00:02:23, memory = 13675.29 (MB).
[INFO DRT-0199]   Number of violations = 9035.
Viol/Layer          M2     M3     V3     M4     V4     M5     M6     M7
Corner Spacing       0      1      0      0      0      0      0      0
CutSpcTbl            0      0      6      0      1      0      0      0
EOL                 11      1      0      2      0      0      0      0
Metal Spacing        3      1      0      0      0      0      1      0
Min Width            1      0      0      1      0      0      0      0
Recheck           1801   3955      0   2775      0    377     60      3
Short                5      3      0      3      0      0      0      0
eolKeepOut          18      0      0      6      0      0      0      0
[INFO DRT-0267] cpu time = 00:30:26, elapsed time = 00:02:26, memory = 13689.84 (MB), peak = 19276.89 (MB)
Total wire length = 151894 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16731 um.
Total wire length on LAYER M3 = 67419 um.
Total wire length on LAYER M4 = 55935 um.
Total wire length on LAYER M5 = 7479 um.
Total wire length on LAYER M6 = 4320 um.
Total wire length on LAYER M7 = 8 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 274970.
Up-via summary (total 274970):.

-----------------
 Active         0
     M1    100918
     M2    117348
     M3     48450
     M4      6886
     M5      1314
     M6        54
     M7         0
     M8         0
     M9         0
-----------------
           274970


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9035 violations.
    elapsed time = 00:00:12, memory = 18586.39 (MB).
    Completing 20% with 9035 violations.
    elapsed time = 00:00:15, memory = 16488.34 (MB).
    Completing 30% with 6356 violations.
    elapsed time = 00:00:31, memory = 19804.19 (MB).
    Completing 40% with 6356 violations.
    elapsed time = 00:00:35, memory = 18358.35 (MB).
    Completing 50% with 6356 violations.
    elapsed time = 00:00:37, memory = 14946.85 (MB).
    Completing 60% with 4633 violations.
    elapsed time = 00:00:55, memory = 19479.74 (MB).
    Completing 70% with 4633 violations.
    elapsed time = 00:00:57, memory = 17042.66 (MB).
    Completing 80% with 1742 violations.
    elapsed time = 00:01:17, memory = 20041.64 (MB).
    Completing 90% with 1742 violations.
    elapsed time = 00:01:19, memory = 17479.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:29, memory = 14695.70 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M2
Recheck              3
[INFO DRT-0267] cpu time = 00:17:32, elapsed time = 00:01:29, memory = 14701.70 (MB), peak = 20325.21 (MB)
Total wire length = 151894 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16739 um.
Total wire length on LAYER M3 = 67419 um.
Total wire length on LAYER M4 = 55935 um.
Total wire length on LAYER M5 = 7476 um.
Total wire length on LAYER M6 = 4315 um.
Total wire length on LAYER M7 = 7 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 274924.
Up-via summary (total 274924):.

-----------------
 Active         0
     M1    100918
     M2    117353
     M3     48406
     M4      6883
     M5      1312
     M6        52
     M7         0
     M8         0
     M9         0
-----------------
           274924


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 14701.70 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 14701.70 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 14701.70 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 14701.70 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 14701.70 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 14701.70 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 14701.70 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 14701.70 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 14701.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 14701.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 14701.70 (MB), peak = 20325.21 (MB)
Total wire length = 151894 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16739 um.
Total wire length on LAYER M3 = 67419 um.
Total wire length on LAYER M4 = 55935 um.
Total wire length on LAYER M5 = 7476 um.
Total wire length on LAYER M6 = 4315 um.
Total wire length on LAYER M7 = 7 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 274924.
Up-via summary (total 274924):.

-----------------
 Active         0
     M1    100918
     M2    117353
     M3     48406
     M4      6883
     M5      1312
     M6        52
     M7         0
     M8         0
     M9         0
-----------------
           274924


[INFO DRT-0198] Complete detail routing.
Total wire length = 151894 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16739 um.
Total wire length on LAYER M3 = 67419 um.
Total wire length on LAYER M4 = 55935 um.
Total wire length on LAYER M5 = 7476 um.
Total wire length on LAYER M6 = 4315 um.
Total wire length on LAYER M7 = 7 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 274924.
Up-via summary (total 274924):.

-----------------
 Active         0
     M1    100918
     M2    117353
     M3     48406
     M4      6883
     M5      1312
     M6        52
     M7         0
     M8         0
     M9         0
-----------------
           274924


[INFO DRT-0267] cpu time = 01:37:28, elapsed time = 00:07:51, memory = 14701.70 (MB), peak = 20325.21 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 8:32.38[h:]min:sec. CPU time: user 5725.96 sys 476.58 (1210%). Peak memory: 20813016KB.
