// Seed: 765261260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output tri id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_9;
  always @* id_3 += -1'b0 - 1;
  logic id_10;
  ;
  wire id_11;
  assign id_6 = -1;
  always id_10[-1 :-1'h0] <= id_8;
  wire id_12;
  logic [-1 : {  1  ,  -1  }] id_13;
  ;
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input uwire id_8,
    output tri id_9,
    output supply1 id_10,
    input tri id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input uwire id_16,
    output tri0 id_17,
    output supply0 id_18,
    output wand id_19,
    output tri id_20,
    input supply1 id_21,
    input supply1 id_22
);
  and primCall (
      id_20, id_15, id_13, id_2, id_21, id_4, id_8, id_1, id_16, id_7, id_11, id_22, id_6
  );
  wire id_24;
  ;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
