{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721996641021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721996641034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 21:23:58 2024 " "Processing started: Fri Jul 26 21:23:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721996641034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721996641034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_nano_ptmch -c DE0_Nano " "Command: quartus_sta de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721996641035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721996642069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721996644376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721996644376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996644530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996644530 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721996645312 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721996645655 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1721996645655 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645745 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645790 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645819 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645869 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721996645885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721996645885 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996645885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1721996645887 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645895 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645943 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721996645965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996646151 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721996646154 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721996646216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721996646551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721996646551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.259 " "Worst-case setup slack is -4.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.259            -123.207 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -4.259            -123.207 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876              -7.455 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -1.876              -7.455 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741              -9.752 SPI_CLK  " "   -1.741              -9.752 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.675               0.000 CLK50M  " "   16.675               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.321               0.000 altera_reserved_tck  " "   46.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996646558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.307               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.313               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK50M  " "    0.344               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 SPI_CLK  " "    0.378               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996646623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.622 " "Worst-case recovery slack is -1.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.622             -58.741 SPI_CLK  " "   -1.622             -58.741 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.823               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.823               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.497               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.497               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.276               0.000 CLK50M  " "   18.276               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.280               0.000 altera_reserved_tck  " "   48.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996646665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.728 " "Worst-case removal slack is 0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 CLK50M  " "    0.728               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.247               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 SPI_CLK  " "    1.284               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.326               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996646692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.866 " "Worst-case minimum pulse width slack is 2.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.866               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 SPI_CLK  " "    4.596               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.743               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.577               0.000 CLK50M  " "    9.577               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.540               0.000 altera_reserved_tck  " "   49.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996646713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996646713 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721996647329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721996647407 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996647407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721996647440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721996647526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721996649008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996649511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721996649660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721996649660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.649 " "Worst-case setup slack is -3.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649            -104.996 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -3.649            -104.996 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -6.189 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -1.592              -6.189 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494              -8.275 SPI_CLK  " "   -1.494              -8.275 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.051               0.000 CLK50M  " "   17.051               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.747               0.000 altera_reserved_tck  " "   46.747               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996649674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK50M  " "    0.299               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.301               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.306               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 SPI_CLK  " "    0.343               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996649726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.385 " "Worst-case recovery slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385             -50.265 SPI_CLK  " "   -1.385             -50.265 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.308               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.308               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.980               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.980               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.471               0.000 CLK50M  " "   18.471               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.513               0.000 altera_reserved_tck  " "   48.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996649758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 CLK50M  " "    0.671               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.122               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.206               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 SPI_CLK  " "    1.241               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996649785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.868 " "Worst-case minimum pulse width slack is 2.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 SPI_CLK  " "    4.596               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.742               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.586               0.000 CLK50M  " "    9.586               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996649806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996649806 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721996650465 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721996650505 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996650505 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721996650535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996650886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721996650919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721996650919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.853 " "Worst-case setup slack is -1.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853             -51.371 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.853             -51.371 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -1.397 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.517              -1.397 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -2.077 SPI_CLK  " "   -0.412              -2.077 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.112               0.000 CLK50M  " "   18.112               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.197               0.000 altera_reserved_tck  " "   48.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996650937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996650937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.151               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.153               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK50M  " "    0.179               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 SPI_CLK  " "    0.196               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996651005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.532 " "Worst-case recovery slack is -0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532             -18.478 SPI_CLK  " "   -0.532             -18.478 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.609               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.609               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.346               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.346               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.004               0.000 CLK50M  " "   19.004               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.314               0.000 altera_reserved_tck  " "   49.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996651043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLK50M  " "    0.392               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 SPI_CLK  " "    0.657               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.692               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.733               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996651097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.877 " "Worst-case minimum pulse width slack is 2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.273               0.000 SPI_CLK  " "    4.273               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.751               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.244               0.000 CLK50M  " "    9.244               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721996651133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721996651133 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721996651912 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721996651952 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721996651952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721996652760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721996652766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721996653200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 21:24:13 2024 " "Processing ended: Fri Jul 26 21:24:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721996653200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721996653200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721996653200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721996653200 ""}
