

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 22:02:18 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_25 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4169|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   272|       0|    1493|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    1531|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   272|    1531|    5779|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    10|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U41         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U43         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_9_4_63_1_1_U44         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U45         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U46         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U47         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U48         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U49         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U50         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U51         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U52         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U53         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U54         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U40         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U42         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 272|  0|1493|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_942_p2         |         +|   0|  0|   12|           4|           3|
    |add_ln43_1_fu_776_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln43_2_fu_782_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln43_fu_723_p2         |         +|   0|  0|   12|           4|           2|
    |add_ln50_10_fu_1495_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_12_fu_1536_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln50_2_fu_1230_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_4_fu_1301_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_6_fu_1371_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_8_fu_1440_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln50_fu_822_p2         |         +|   0|  0|  128|         128|         128|
    |arr_16_fu_828_p2           |         +|   0|  0|  128|         128|         128|
    |arr_17_fu_1236_p2          |         +|   0|  0|  128|         128|         128|
    |arr_18_fu_1307_p2          |         +|   0|  0|  128|         128|         128|
    |arr_19_fu_1377_p2          |         +|   0|  0|  128|         128|         128|
    |arr_20_fu_1446_p2          |         +|   0|  0|  128|         128|         128|
    |arr_21_fu_1501_p2          |         +|   0|  0|  128|         128|         128|
    |arr_22_fu_1542_p2          |         +|   0|  0|  128|         128|         128|
    |arr_fu_996_p2              |         +|   0|  0|  135|         128|         128|
    |sub_ln34_1_fu_701_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_2_fu_717_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_894_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_910_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_936_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_6_fu_643_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_7_fu_659_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_8_fu_852_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_9_fu_868_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_675_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln39_fu_536_p2         |         -|   0|  0|   10|           1|           3|
    |and_ln50_10_fu_1434_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_11_fu_1489_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_1_fu_802_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_2_fu_816_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln50_3_fu_1211_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_4_fu_1224_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_5_fu_1282_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_6_fu_1295_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_7_fu_1352_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_8_fu_1365_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_9_fu_1421_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_fu_991_p2         |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_520_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln50_10_fu_926_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln50_1_fu_649_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_2_fu_665_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_3_fu_691_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_4_fu_707_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_5_fu_788_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_6_fu_842_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_7_fu_858_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_8_fu_884_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_9_fu_900_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_fu_633_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln34_1_fu_834_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_fu_606_p3      |    select|   0|  0|    5|           1|           3|
    |select_ln50_10_fu_1358_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_11_fu_1414_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_12_fu_1427_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_13_fu_1482_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_1_fu_1186_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln50_2_fu_984_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_3_fu_794_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_4_fu_808_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln50_5_fu_1204_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_6_fu_1217_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_7_fu_1275_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_8_fu_1288_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_9_fu_1345_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_fu_614_p3      |    select|   0|  0|   62|           1|          63|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 4169|        3821|        3944|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add30_184_fu_142         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |arr_10_fu_154            |   9|          2|  128|        256|
    |arr_11_fu_158            |   9|          2|  128|        256|
    |arr_12_fu_162            |   9|          2|  128|        256|
    |arr_13_fu_166            |   9|          2|  128|        256|
    |arr_14_fu_170            |   9|          2|  128|        256|
    |arr_15_fu_174            |   9|          2|  128|        256|
    |arr_8_fu_146             |   9|          2|  128|        256|
    |arr_9_fu_150             |   9|          2|  128|        256|
    |i_fu_178                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1159|       2318|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add30_184_fu_142         |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |arr_10_fu_154            |  128|   0|  128|          0|
    |arr_11_fu_158            |  128|   0|  128|          0|
    |arr_12_fu_162            |  128|   0|  128|          0|
    |arr_13_fu_166            |  128|   0|  128|          0|
    |arr_14_fu_170            |  128|   0|  128|          0|
    |arr_15_fu_174            |  128|   0|  128|          0|
    |arr_8_fu_146             |  128|   0|  128|          0|
    |arr_9_fu_150             |  128|   0|  128|          0|
    |conv45_cast_reg_1871     |   64|   0|  128|         64|
    |i_fu_178                 |    4|   0|    4|          0|
    |icmp_ln50_10_reg_2001    |    1|   0|    1|          0|
    |icmp_ln50_1_reg_1905     |    1|   0|    1|          0|
    |icmp_ln50_2_reg_1915     |    1|   0|    1|          0|
    |icmp_ln50_3_reg_1925     |    1|   0|    1|          0|
    |icmp_ln50_4_reg_1935     |    1|   0|    1|          0|
    |icmp_ln50_5_reg_1956     |    1|   0|    1|          0|
    |icmp_ln50_6_reg_1961     |    1|   0|    1|          0|
    |icmp_ln50_7_reg_1971     |    1|   0|    1|          0|
    |icmp_ln50_8_reg_1981     |    1|   0|    1|          0|
    |icmp_ln50_9_reg_1991     |    1|   0|    1|          0|
    |mul_ln50_reg_1890        |  128|   0|  128|          0|
    |sub_ln34_1_reg_1930      |    4|   0|    4|          0|
    |sub_ln34_2_reg_1940      |    4|   0|    4|          0|
    |sub_ln34_3_reg_1986      |    4|   0|    4|          0|
    |sub_ln34_4_reg_1996      |    4|   0|    4|          0|
    |sub_ln34_5_reg_2006      |    4|   0|    4|          0|
    |sub_ln34_6_reg_1900      |    4|   0|    4|          0|
    |sub_ln34_7_reg_1910      |    4|   0|    4|          0|
    |sub_ln34_8_reg_1966      |    4|   0|    4|          0|
    |sub_ln34_9_reg_1976      |    4|   0|    4|          0|
    |sub_ln34_reg_1920        |    4|   0|    4|          0|
    |tmp_19_reg_1895          |    1|   0|    1|          0|
    |zext_ln43_2_reg_1946     |   64|   0|  128|         64|
    |zext_ln43_reg_1880       |   64|   0|  128|         64|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1531|   0| 1723|        192|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_2_reload           |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_4_reload           |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_6_reload           |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_8_reload           |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload             |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_2_reload           |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_4_reload           |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_6_reload           |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|conv45                    |   in|   64|     ap_none|                         conv45|        scalar|
|arg2_r_7_cast             |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast             |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast             |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast             |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast             |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast             |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast             |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast             |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg1_r_1_reload           |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_3_reload           |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_5_reload           |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_7_reload           |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_1_reload           |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_3_reload           |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_5_reload           |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_7_reload           |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|add55_3_192_out           |  out|  128|      ap_vld|                add55_3_192_out|       pointer|
|add55_3_192_out_ap_vld    |  out|    1|      ap_vld|                add55_3_192_out|       pointer|
|add55_391_out             |  out|  128|      ap_vld|                  add55_391_out|       pointer|
|add55_391_out_ap_vld      |  out|    1|      ap_vld|                  add55_391_out|       pointer|
|add55_2_190_out           |  out|  128|      ap_vld|                add55_2_190_out|       pointer|
|add55_2_190_out_ap_vld    |  out|    1|      ap_vld|                add55_2_190_out|       pointer|
|add55_289_out             |  out|  128|      ap_vld|                  add55_289_out|       pointer|
|add55_289_out_ap_vld      |  out|    1|      ap_vld|                  add55_289_out|       pointer|
|add55_155_188_out         |  out|  128|      ap_vld|              add55_155_188_out|       pointer|
|add55_155_188_out_ap_vld  |  out|    1|      ap_vld|              add55_155_188_out|       pointer|
|add55_15587_out           |  out|  128|      ap_vld|                add55_15587_out|       pointer|
|add55_15587_out_ap_vld    |  out|    1|      ap_vld|                add55_15587_out|       pointer|
|add55_17186_out           |  out|  128|      ap_vld|                add55_17186_out|       pointer|
|add55_17186_out_ap_vld    |  out|    1|      ap_vld|                add55_17186_out|       pointer|
|add5585_out               |  out|  128|      ap_vld|                    add5585_out|       pointer|
|add5585_out_ap_vld        |  out|    1|      ap_vld|                    add5585_out|       pointer|
|add30_184_out             |  out|  128|      ap_vld|                  add30_184_out|       pointer|
|add30_184_out_ap_vld      |  out|    1|      ap_vld|                  add30_184_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

