

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Mar  7 16:29:29 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        accel
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  107995|  107995|  107996|  107996|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1  |      10|      10|         2|          -|          -|     5|    no    |
        |- LOAD_W_1    |    2580|    2580|       258|          -|          -|    10|    no    |
        | + LOAD_W_2   |     256|     256|         2|          -|          -|   128|    no    |
        |- LOAD_I_1    |    2064|    2064|       258|          -|          -|     8|    no    |
        | + LOAD_I_2   |     256|     256|         2|          -|          -|   128|    no    |
        |- L1_L2       |  103200|  103200|      1290|          -|          -|    80|    no    |
        | + L3         |    1286|    1286|        12|          5|          1|   256|    yes   |
        |- STORE_O_1   |     136|     136|        17|          -|          -|     8|    no    |
        | + STORE_O_2  |      15|      15|         3|          -|          -|     5|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    557|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      5|     384|    751|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    579|
|Register         |        -|      -|     945|     64|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      5|    1329|   1951|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |mmult_hw_CONTROL_BUS_s_axi_U  |mmult_hw_CONTROL_BUS_s_axi  |        0|      0|   36|   40|
    |mmult_hw_fadd_32nbkb_U1       |mmult_hw_fadd_32nbkb        |        0|      2|  205|  390|
    |mmult_hw_fmul_32ncud_U2       |mmult_hw_fmul_32ncud        |        0|      3|  143|  321|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      5|  384|  751|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |in_buf_U      |mmult_hw_in_buf      |        4|  0|   0|  2048|   32|     1|        65536|
    |offset_buf_U  |mmult_hw_offset_buf  |        2|  0|   0|    10|   32|     1|          320|
    |out_buf_U     |mmult_hw_out_buf     |        2|  0|   0|    80|   32|     1|         2560|
    |weight_buf_U  |mmult_hw_weight_buf  |        8|  0|   0|  2560|   32|     1|        81920|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                     |       16|  0|   0|  4698|  128|     4|       150336|
    +--------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_665_p2                       |     +    |      0|  0|  13|           2|           4|
    |i_2_fu_677_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_780_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_889_p2                       |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_1039_p2                      |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_883_p2       |     +    |      0|  0|  15|           7|           1|
    |indvars_iv_next1_fu_732_p2          |     +    |      0|  0|  18|          11|           8|
    |indvars_iv_next6_fu_835_p2          |     +    |      0|  0|  19|          12|           8|
    |indvars_iv_next_fu_1139_p2          |     +    |      0|  0|  15|           6|           3|
    |is_idx_5_fu_786_p2                  |     +    |      0|  0|  19|          12|           8|
    |is_idx_6_fu_810_p2                  |     +    |      0|  0|  19|           1|          12|
    |j_1_fu_726_p2                       |     +    |      0|  0|  16|           2|           9|
    |j_2_fu_829_p2                       |     +    |      0|  0|  16|           2|           9|
    |j_3_fu_1133_p2                      |     +    |      0|  0|  13|           4|           2|
    |j_4_fu_1028_p2                      |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_992_p2                       |     +    |      0|  0|  16|           9|           1|
    |os_idx_2_fu_1045_p2                 |     +    |      0|  0|  15|           6|           3|
    |tmp_11_fu_707_p2                    |     +    |      0|  0|  18|           1|          11|
    |tmp_14_fu_717_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_27_fu_955_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_629_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_35_fu_975_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_36_fu_1121_p2                   |     +    |      0|  0|  15|           6|           1|
    |tmp_41_fu_820_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_47_fu_1075_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_48_fu_1002_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp_49_fu_1012_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp_50_fu_1091_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_51_fu_1111_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_683_p2                     |     +    |      0|  0|  18|          11|           8|
    |in_stream_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1033_p2                |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_986_p2                 |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_fu_895_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |exitcond5_fu_623_p2                 |   icmp   |      0|  0|   1|           3|           3|
    |exitcond6_fu_671_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |exitcond7_fu_804_p2                 |   icmp   |      0|  0|   6|          12|          12|
    |exitcond8_fu_774_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |exitcond9_fu_701_p2                 |   icmp   |      0|  0|   6|          11|          11|
    |exitcond_flatten_fu_877_p2          |   icmp   |      0|  0|   4|           7|           7|
    |exitcond_fu_1081_p2                 |   icmp   |      0|  0|   3|           6|           6|
    |ifzero_fu_1022_p2                   |   icmp   |      0|  0|   5|           9|          10|
    |in_stream_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |last_assign_fu_1127_p2              |   icmp   |      0|  0|   3|           6|           6|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state25                    |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_756_p2                    |    or    |      0|  0|   8|           8|           1|
    |tmp_25_fu_859_p2                    |    or    |      0|  0|   8|           8|           1|
    |tmp_32_fu_1101_p2                   |    or    |      0|  0|   4|           4|           1|
    |tmp_8_fu_654_p2                     |    or    |      0|  0|   4|           4|           1|
    |j5_mid2_fu_901_p3                   |  select  |      0|  0|   4|           1|           1|
    |tmp_19_mid2_v_fu_909_p3             |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 557|         327|         292|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  105|         22|    1|         22|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |i1_reg_388                    |    9|          2|    4|          8|
    |i2_reg_445                    |    9|          2|    4|          8|
    |i4_reg_501                    |    9|          2|    4|          8|
    |i6_reg_568                    |    9|          2|    4|          8|
    |i_reg_353                     |    9|          2|    4|          8|
    |in_buf_address0               |   15|          3|   11|         33|
    |in_stream_TDATA_blk_n         |    9|          2|    1|          2|
    |in_stream_data_V_0_data_out   |    9|          2|   64|        128|
    |in_stream_data_V_0_state      |   15|          3|    2|          6|
    |in_stream_dest_V_0_state      |   15|          3|    2|          6|
    |indvar_flatten_reg_490        |    9|          2|    7|         14|
    |indvars_iv1_reg_376           |    9|          2|   11|         22|
    |indvars_iv5_reg_433           |    9|          2|   12|         24|
    |indvars_iv_reg_544            |    9|          2|    6|         12|
    |is_idx_1_reg_400              |    9|          2|   11|         22|
    |is_idx_2_reg_423              |    9|          2|   11|         22|
    |is_idx_3_reg_457              |    9|          2|   12|         24|
    |is_idx_4_reg_480              |    9|          2|   12|         24|
    |is_idx_reg_365                |    9|          2|    3|          6|
    |j3_reg_469                    |    9|          2|    9|         18|
    |j5_reg_512                    |    9|          2|    4|          8|
    |j7_reg_589                    |    9|          2|    4|          8|
    |j_reg_412                     |    9|          2|    9|         18|
    |k_phi_fu_527_p4               |    9|          2|    9|         18|
    |k_reg_523                     |    9|          2|    9|         18|
    |offset_buf_address0           |   15|          3|    4|         12|
    |os_idx_1_reg_579              |    9|          2|    6|         12|
    |os_idx_reg_556                |    9|          2|    6|         12|
    |out_buf_address0              |   15|          3|    7|         21|
    |out_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |    9|          2|   64|        128|
    |out_stream_data_V_1_state     |   15|          3|    2|          6|
    |out_stream_dest_V_1_state     |   15|          3|    2|          6|
    |out_stream_id_V_1_state       |   15|          3|    2|          6|
    |out_stream_keep_V_1_state     |   15|          3|    2|          6|
    |out_stream_last_V_1_data_out  |    9|          2|    1|          2|
    |out_stream_last_V_1_state     |   15|          3|    2|          6|
    |out_stream_strb_V_1_state     |   15|          3|    2|          6|
    |out_stream_user_V_1_state     |   15|          3|    2|          6|
    |tmp1_phi_fu_537_p4            |    9|          2|   32|         64|
    |tmp1_reg_534                  |    9|          2|   32|         64|
    |weight_buf_address0           |   15|          3|   12|         36|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  579|        123|  411|        894|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |exitcond2_reg_1315             |   1|   0|    1|          0|
    |i1_reg_388                     |   4|   0|    4|          0|
    |i2_reg_445                     |   4|   0|    4|          0|
    |i4_reg_501                     |   4|   0|    4|          0|
    |i6_reg_568                     |   4|   0|    4|          0|
    |i_2_reg_1178                   |   4|   0|    4|          0|
    |i_3_reg_1224                   |   4|   0|    4|          0|
    |i_5_reg_1367                   |   4|   0|    4|          0|
    |i_reg_353                      |   4|   0|    4|          0|
    |ifzero_reg_1334                |   1|   0|    1|          0|
    |in_buf_load_reg_1338           |  32|   0|   32|          0|
    |in_stream_data_V_0_payload_A   |  64|   0|   64|          0|
    |in_stream_data_V_0_payload_B   |  64|   0|   64|          0|
    |in_stream_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_stream_data_V_0_state       |   2|   0|    2|          0|
    |in_stream_dest_V_0_state       |   2|   0|    2|          0|
    |indvar_flatten_next_reg_1270   |   7|   0|    7|          0|
    |indvar_flatten_reg_490         |   7|   0|    7|          0|
    |indvars_iv1_reg_376            |  11|   0|   11|          0|
    |indvars_iv5_reg_433            |  12|   0|   12|          0|
    |indvars_iv_reg_544             |   6|   0|    6|          0|
    |is_idx_1_reg_400               |  11|   0|   11|          0|
    |is_idx_2_reg_423               |  11|   0|   11|          0|
    |is_idx_3_reg_457               |  12|   0|   12|          0|
    |is_idx_4_reg_480               |  12|   0|   12|          0|
    |is_idx_5_reg_1229              |  12|   0|   12|          0|
    |is_idx_6_reg_1242              |  12|   0|   12|          0|
    |is_idx_reg_365                 |   3|   0|    3|          0|
    |j3_reg_469                     |   9|   0|    9|          0|
    |j5_mid2_reg_1275               |   4|   0|    4|          0|
    |j5_reg_512                     |   4|   0|    4|          0|
    |j7_reg_589                     |   4|   0|    4|          0|
    |j_1_reg_1211                   |   9|   0|    9|          0|
    |j_2_reg_1257                   |   9|   0|    9|          0|
    |j_3_reg_1406                   |   4|   0|    4|          0|
    |j_reg_412                      |   9|   0|    9|          0|
    |k_1_reg_1319                   |   9|   0|    9|          0|
    |k_reg_523                      |   9|   0|    9|          0|
    |last_assign_reg_1401           |   1|   0|    1|          0|
    |os_idx_1_reg_579               |   6|   0|    6|          0|
    |os_idx_2_reg_1372              |   6|   0|    6|          0|
    |os_idx_reg_556                 |   6|   0|    6|          0|
    |out_buf_addr_2_reg_1305        |   7|   0|    7|          0|
    |out_stream_data_V_1_payload_A  |  64|   0|   64|          0|
    |out_stream_data_V_1_payload_B  |  64|   0|   64|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    |tmp1_reg_534                   |  32|   0|   32|          0|
    |tmp_11_reg_1196                |  11|   0|   11|          0|
    |tmp_14_cast_reg_1234           |   4|   0|   13|          9|
    |tmp_14_reg_1201                |  13|   0|   13|          0|
    |tmp_18_reg_1206                |   8|   0|    8|          0|
    |tmp_19_mid2_v_reg_1282         |   4|   0|    4|          0|
    |tmp_26_cast_reg_1295           |   4|   0|   13|          9|
    |tmp_2_reg_1165                 |   3|   0|    3|          0|
    |tmp_36_reg_1396                |   6|   0|    6|          0|
    |tmp_39_reg_1348                |  32|   0|   32|          0|
    |tmp_40_reg_1353                |  32|   0|   32|          0|
    |tmp_41_reg_1247                |  13|   0|   13|          0|
    |tmp_42_reg_1252                |   8|   0|    8|          0|
    |tmp_44_cast_reg_1300           |   4|   0|   13|          9|
    |tmp_47_reg_1377                |   7|   0|    8|          1|
    |tmp_5_cast_reg_1188            |   4|   0|   13|          9|
    |tmp_s_reg_1183                 |  11|   0|   11|          0|
    |weight_buf_load_reg_1343       |  32|   0|   32|          0|
    |exitcond2_reg_1315             |  64|  32|    1|          0|
    |ifzero_reg_1334                |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 945|  64|  856|         37|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      mmult_hw     | return value |
|in_stream_TDATA            |  in |   64|    axis    |  in_stream_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TDEST            |  in |    5|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TKEEP            |  in |    8|    axis    |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB            |  in |    8|    axis    |  in_stream_strb_V |    pointer   |
|in_stream_TUSER            |  in |    4|    axis    |  in_stream_user_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  in_stream_last_V |    pointer   |
|in_stream_TID              |  in |    5|    axis    |   in_stream_id_V  |    pointer   |
|out_stream_TDATA           | out |   64|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TDEST           | out |    5|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TKEEP           | out |    8|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB           | out |    8|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER           | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID             | out |    5|    axis    |  out_stream_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

