// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [15:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_1147_p2;
wire   [0:0] icmp_ln252_fu_1162_p2;
reg    ap_predicate_op48_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_3444;
reg   [0:0] icmp_ln248_reg_3444_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_3488;
reg   [0:0] icmp_ln289_reg_3488_pp0_iter3_reg;
reg    ap_predicate_op685_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [12:0] p_ZL7threshs_0_q0;
wire   [3:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [11:0] p_ZL7threshs_1_q0;
wire   [3:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [11:0] p_ZL7threshs_2_q0;
wire   [3:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [11:0] p_ZL7threshs_3_q0;
wire   [3:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [11:0] p_ZL7threshs_4_q0;
wire   [3:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [11:0] p_ZL7threshs_5_q0;
wire   [3:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [11:0] p_ZL7threshs_6_q0;
wire   [3:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [11:0] p_ZL7threshs_7_q0;
wire   [3:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [11:0] p_ZL7threshs_8_q0;
wire   [3:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [11:0] p_ZL7threshs_9_q0;
wire   [3:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [11:0] p_ZL7threshs_10_q0;
wire   [3:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [11:0] p_ZL7threshs_11_q0;
wire   [3:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [11:0] p_ZL7threshs_12_q0;
wire   [3:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [11:0] p_ZL7threshs_13_q0;
wire   [3:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [11:0] p_ZL7threshs_14_q0;
wire   [3:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [11:0] p_ZL7threshs_15_q0;
wire   [3:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [11:0] p_ZL7threshs_16_q0;
wire   [3:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [10:0] p_ZL7threshs_17_q0;
wire   [3:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [10:0] p_ZL7threshs_18_q0;
wire   [3:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [10:0] p_ZL7threshs_19_q0;
wire   [3:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [10:0] p_ZL7threshs_20_q0;
wire   [3:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [10:0] p_ZL7threshs_21_q0;
wire   [3:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [10:0] p_ZL7threshs_22_q0;
wire   [3:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [10:0] p_ZL7threshs_23_q0;
wire   [3:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [9:0] p_ZL7threshs_24_q0;
wire   [3:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [9:0] p_ZL7threshs_25_q0;
wire   [3:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [9:0] p_ZL7threshs_26_q0;
wire   [3:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [9:0] p_ZL7threshs_27_q0;
wire   [3:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [8:0] p_ZL7threshs_28_q0;
wire   [3:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [8:0] p_ZL7threshs_29_q0;
wire   [3:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [7:0] p_ZL7threshs_30_q0;
wire   [3:0] p_ZL7threshs_31_address0;
reg    p_ZL7threshs_31_ce0;
wire   [6:0] p_ZL7threshs_31_q0;
wire   [3:0] p_ZL7threshs_32_address0;
reg    p_ZL7threshs_32_ce0;
wire   [5:0] p_ZL7threshs_32_q0;
wire   [3:0] p_ZL7threshs_33_address0;
reg    p_ZL7threshs_33_ce0;
wire   [5:0] p_ZL7threshs_33_q0;
wire   [3:0] p_ZL7threshs_34_address0;
reg    p_ZL7threshs_34_ce0;
wire   [7:0] p_ZL7threshs_34_q0;
wire   [3:0] p_ZL7threshs_35_address0;
reg    p_ZL7threshs_35_ce0;
wire   [5:0] p_ZL7threshs_35_q0;
wire   [3:0] p_ZL7threshs_36_address0;
reg    p_ZL7threshs_36_ce0;
wire   [8:0] p_ZL7threshs_36_q0;
wire   [3:0] p_ZL7threshs_37_address0;
reg    p_ZL7threshs_37_ce0;
wire   [8:0] p_ZL7threshs_37_q0;
wire   [3:0] p_ZL7threshs_38_address0;
reg    p_ZL7threshs_38_ce0;
wire   [7:0] p_ZL7threshs_38_q0;
wire   [3:0] p_ZL7threshs_39_address0;
reg    p_ZL7threshs_39_ce0;
wire   [4:0] p_ZL7threshs_39_q0;
wire   [3:0] p_ZL7threshs_40_address0;
reg    p_ZL7threshs_40_ce0;
wire   [9:0] p_ZL7threshs_40_q0;
wire   [3:0] p_ZL7threshs_41_address0;
reg    p_ZL7threshs_41_ce0;
wire   [9:0] p_ZL7threshs_41_q0;
wire   [3:0] p_ZL7threshs_42_address0;
reg    p_ZL7threshs_42_ce0;
wire   [9:0] p_ZL7threshs_42_q0;
wire   [3:0] p_ZL7threshs_43_address0;
reg    p_ZL7threshs_43_ce0;
wire   [9:0] p_ZL7threshs_43_q0;
wire   [3:0] p_ZL7threshs_44_address0;
reg    p_ZL7threshs_44_ce0;
wire   [8:0] p_ZL7threshs_44_q0;
wire   [3:0] p_ZL7threshs_45_address0;
reg    p_ZL7threshs_45_ce0;
wire   [7:0] p_ZL7threshs_45_q0;
wire   [3:0] p_ZL7threshs_46_address0;
reg    p_ZL7threshs_46_ce0;
wire   [6:0] p_ZL7threshs_46_q0;
wire   [3:0] p_ZL7threshs_47_address0;
reg    p_ZL7threshs_47_ce0;
wire   [10:0] p_ZL7threshs_47_q0;
wire   [3:0] p_ZL7threshs_48_address0;
reg    p_ZL7threshs_48_ce0;
wire   [10:0] p_ZL7threshs_48_q0;
wire   [3:0] p_ZL7threshs_49_address0;
reg    p_ZL7threshs_49_ce0;
wire   [10:0] p_ZL7threshs_49_q0;
wire   [3:0] p_ZL7threshs_50_address0;
reg    p_ZL7threshs_50_ce0;
wire   [10:0] p_ZL7threshs_50_q0;
wire   [3:0] p_ZL7threshs_51_address0;
reg    p_ZL7threshs_51_ce0;
wire   [10:0] p_ZL7threshs_51_q0;
wire   [3:0] p_ZL7threshs_52_address0;
reg    p_ZL7threshs_52_ce0;
wire   [10:0] p_ZL7threshs_52_q0;
wire   [3:0] p_ZL7threshs_53_address0;
reg    p_ZL7threshs_53_ce0;
wire   [10:0] p_ZL7threshs_53_q0;
wire   [3:0] p_ZL7threshs_54_address0;
reg    p_ZL7threshs_54_ce0;
wire   [10:0] p_ZL7threshs_54_q0;
wire   [3:0] p_ZL7threshs_55_address0;
reg    p_ZL7threshs_55_ce0;
wire   [9:0] p_ZL7threshs_55_q0;
wire   [3:0] p_ZL7threshs_56_address0;
reg    p_ZL7threshs_56_ce0;
wire   [9:0] p_ZL7threshs_56_q0;
wire   [3:0] p_ZL7threshs_57_address0;
reg    p_ZL7threshs_57_ce0;
wire   [9:0] p_ZL7threshs_57_q0;
wire   [3:0] p_ZL7threshs_58_address0;
reg    p_ZL7threshs_58_ce0;
wire   [9:0] p_ZL7threshs_58_q0;
wire   [3:0] p_ZL7threshs_59_address0;
reg    p_ZL7threshs_59_ce0;
wire   [8:0] p_ZL7threshs_59_q0;
wire   [3:0] p_ZL7threshs_60_address0;
reg    p_ZL7threshs_60_ce0;
wire   [8:0] p_ZL7threshs_60_q0;
wire   [3:0] p_ZL7threshs_61_address0;
reg    p_ZL7threshs_61_ce0;
wire   [7:0] p_ZL7threshs_61_q0;
wire   [3:0] p_ZL7threshs_62_address0;
reg    p_ZL7threshs_62_ce0;
wire   [5:0] p_ZL7threshs_62_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_3444_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_3444_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_3444_pp0_iter2_reg;
wire   [11:0] tmp_fu_1195_p10;
wire   [11:0] tmp_2_fu_1217_p1;
wire   [2:0] trunc_ln256_fu_1221_p1;
wire   [0:0] icmp_ln271_fu_1268_p2;
reg   [0:0] icmp_ln271_reg_3473;
reg   [0:0] icmp_ln271_reg_3473_pp0_iter1_reg;
wire   [5:0] local_temp_V_fu_1274_p1;
reg  signed [5:0] local_temp_V_reg_3478;
reg  signed [5:0] local_temp_V_1_reg_3483;
wire   [0:0] icmp_ln289_fu_1294_p2;
reg   [0:0] icmp_ln289_reg_3488_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_3488_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_3492;
wire   [12:0] add_ln886_fu_1391_p2;
reg   [12:0] add_ln886_reg_3497;
wire   [0:0] icmp_ln1085_fu_1486_p2;
reg   [0:0] icmp_ln1085_reg_3817;
wire   [0:0] icmp_ln1085_1_fu_1496_p2;
reg   [0:0] icmp_ln1085_1_reg_3822;
wire   [0:0] icmp_ln1085_2_fu_1506_p2;
reg   [0:0] icmp_ln1085_2_reg_3827;
wire   [0:0] icmp_ln1085_3_fu_1516_p2;
reg   [0:0] icmp_ln1085_3_reg_3832;
wire   [0:0] icmp_ln1085_4_fu_1526_p2;
reg   [0:0] icmp_ln1085_4_reg_3837;
wire   [0:0] icmp_ln1085_5_fu_1536_p2;
reg   [0:0] icmp_ln1085_5_reg_3842;
wire   [0:0] icmp_ln1085_6_fu_1546_p2;
reg   [0:0] icmp_ln1085_6_reg_3847;
wire   [0:0] icmp_ln1085_15_fu_1716_p2;
reg   [0:0] icmp_ln1085_15_reg_3852;
wire   [0:0] icmp_ln1085_16_fu_1726_p2;
reg   [0:0] icmp_ln1085_16_reg_3857;
wire   [0:0] icmp_ln1085_17_fu_1736_p2;
reg   [0:0] icmp_ln1085_17_reg_3862;
wire   [0:0] icmp_ln1085_18_fu_1746_p2;
reg   [0:0] icmp_ln1085_18_reg_3867;
wire   [0:0] icmp_ln1085_19_fu_1756_p2;
reg   [0:0] icmp_ln1085_19_reg_3872;
wire   [0:0] icmp_ln1085_20_fu_1766_p2;
reg   [0:0] icmp_ln1085_20_reg_3877;
wire   [0:0] icmp_ln1085_21_fu_1776_p2;
reg   [0:0] icmp_ln1085_21_reg_3882;
wire   [0:0] icmp_ln1085_22_fu_1786_p2;
reg   [0:0] icmp_ln1085_22_reg_3887;
wire   [0:0] icmp_ln1085_23_fu_1796_p2;
reg   [0:0] icmp_ln1085_23_reg_3892;
wire   [0:0] icmp_ln1085_24_fu_1806_p2;
reg   [0:0] icmp_ln1085_24_reg_3897;
wire   [0:0] icmp_ln1085_25_fu_1816_p2;
reg   [0:0] icmp_ln1085_25_reg_3902;
wire   [0:0] icmp_ln1085_26_fu_1826_p2;
reg   [0:0] icmp_ln1085_26_reg_3907;
wire   [0:0] icmp_ln1085_27_fu_1836_p2;
reg   [0:0] icmp_ln1085_27_reg_3912;
wire   [0:0] icmp_ln1085_28_fu_1846_p2;
reg   [0:0] icmp_ln1085_28_reg_3917;
wire   [0:0] icmp_ln1085_29_fu_1856_p2;
reg   [0:0] icmp_ln1085_29_reg_3922;
wire   [0:0] icmp_ln1085_30_fu_1866_p2;
reg   [0:0] icmp_ln1085_30_reg_3927;
wire   [1:0] add_ln886_8_fu_2572_p2;
reg   [1:0] add_ln886_8_reg_3932;
wire   [1:0] add_ln886_9_fu_2578_p2;
reg   [1:0] add_ln886_9_reg_3937;
wire   [1:0] add_ln886_11_fu_2584_p2;
reg   [1:0] add_ln886_11_reg_3942;
wire   [1:0] add_ln886_12_fu_2590_p2;
reg   [1:0] add_ln886_12_reg_3947;
wire   [1:0] add_ln886_32_fu_2596_p2;
reg   [1:0] add_ln886_32_reg_3952;
wire   [1:0] add_ln886_33_fu_2602_p2;
reg   [1:0] add_ln886_33_reg_3957;
wire   [1:0] add_ln886_35_fu_2608_p2;
reg   [1:0] add_ln886_35_reg_3962;
wire   [1:0] add_ln886_36_fu_2614_p2;
reg   [1:0] add_ln886_36_reg_3967;
wire   [1:0] add_ln886_39_fu_2620_p2;
reg   [1:0] add_ln886_39_reg_3972;
wire   [1:0] add_ln886_40_fu_2626_p2;
reg   [1:0] add_ln886_40_reg_3977;
wire   [1:0] add_ln886_42_fu_2632_p2;
reg   [1:0] add_ln886_42_reg_3982;
wire   [1:0] add_ln886_43_fu_2638_p2;
reg   [1:0] add_ln886_43_reg_3987;
wire   [1:0] add_ln886_47_fu_2644_p2;
reg   [1:0] add_ln886_47_reg_3992;
wire   [1:0] add_ln886_48_fu_2650_p2;
reg   [1:0] add_ln886_48_reg_3997;
wire   [1:0] add_ln886_50_fu_2656_p2;
reg   [1:0] add_ln886_50_reg_4002;
wire   [1:0] add_ln886_51_fu_2662_p2;
reg   [1:0] add_ln886_51_reg_4007;
wire   [1:0] add_ln886_54_fu_2668_p2;
reg   [1:0] add_ln886_54_reg_4012;
wire   [1:0] add_ln886_55_fu_2674_p2;
reg   [1:0] add_ln886_55_reg_4017;
wire   [1:0] add_ln886_57_fu_2680_p2;
reg   [1:0] add_ln886_57_reg_4022;
wire   [1:0] add_ln886_58_fu_2686_p2;
reg   [1:0] add_ln886_58_reg_4027;
wire   [5:0] add_ln886_15_fu_3002_p2;
reg   [5:0] add_ln886_15_reg_4032;
wire   [4:0] add_ln886_30_fu_3148_p2;
reg   [4:0] add_ln886_30_reg_4037;
wire   [5:0] add_ln886_62_fu_3342_p2;
reg   [5:0] add_ln886_62_reg_4042;
wire   [11:0] ap_phi_reg_pp0_iter0_inElem_reg_1106;
reg   [11:0] ap_phi_reg_pp0_iter1_inElem_reg_1106;
wire   [63:0] idxprom2_i_fu_1397_p1;
reg   [31:0] sf_fu_220;
wire   [31:0] sf_1_fu_1288_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [15:0] i_fu_224;
wire   [15:0] i_2_fu_1153_p2;
reg   [15:0] ap_sig_allocacmp_i_1;
reg   [15:0] accu_V_1_fu_228;
wire   [15:0] accu_V_fu_1476_p2;
reg   [11:0] inputBuf_V_fu_232;
reg   [11:0] inputBuf_V_1_fu_236;
reg   [11:0] inputBuf_V_2_fu_240;
reg   [11:0] inputBuf_V_3_fu_244;
reg   [11:0] inputBuf_V_4_fu_248;
reg   [11:0] inputBuf_V_5_fu_252;
reg   [11:0] inputBuf_V_6_fu_256;
reg   [11:0] inputBuf_V_7_fu_260;
reg   [31:0] nf_1_fu_264;
wire   [31:0] nf_2_fu_1320_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1308_p2;
wire   [0:0] icmp_ln301_fu_1314_p2;
wire   [5:0] r_V_fu_1343_p1;
wire   [5:0] ret_V_fu_1354_p0;
wire  signed [11:0] ret_V_fu_1354_p2;
wire   [5:0] r_V_1_fu_1364_p4;
wire   [5:0] ret_V_1_fu_1381_p0;
wire  signed [11:0] ret_V_1_fu_1381_p2;
wire  signed [12:0] sext_ln674_fu_1360_p1;
wire  signed [12:0] sext_ln886_fu_1387_p1;
wire  signed [15:0] sext_ln886_1_fu_1473_p1;
wire   [15:0] select_ln271_fu_1466_p3;
wire  signed [15:0] sext_ln1085_fu_1482_p1;
wire  signed [15:0] sext_ln1085_1_fu_1492_p1;
wire  signed [15:0] sext_ln1085_2_fu_1502_p1;
wire  signed [15:0] sext_ln1085_3_fu_1512_p1;
wire  signed [15:0] sext_ln1085_4_fu_1522_p1;
wire  signed [15:0] sext_ln1085_5_fu_1532_p1;
wire  signed [15:0] sext_ln1085_6_fu_1542_p1;
wire  signed [15:0] sext_ln1085_7_fu_1552_p1;
wire   [0:0] icmp_ln1085_7_fu_1556_p2;
wire   [0:0] xor_ln1085_7_fu_1562_p2;
wire  signed [15:0] sext_ln1085_8_fu_1572_p1;
wire   [0:0] icmp_ln1085_8_fu_1576_p2;
wire   [0:0] xor_ln1085_8_fu_1582_p2;
wire  signed [15:0] sext_ln1085_9_fu_1592_p1;
wire   [0:0] icmp_ln1085_9_fu_1596_p2;
wire   [0:0] xor_ln1085_9_fu_1602_p2;
wire  signed [15:0] sext_ln1085_10_fu_1612_p1;
wire   [0:0] icmp_ln1085_10_fu_1616_p2;
wire   [0:0] xor_ln1085_10_fu_1622_p2;
wire  signed [15:0] sext_ln1085_11_fu_1632_p1;
wire   [0:0] icmp_ln1085_11_fu_1636_p2;
wire   [0:0] xor_ln1085_11_fu_1642_p2;
wire  signed [15:0] sext_ln1085_12_fu_1652_p1;
wire   [0:0] icmp_ln1085_12_fu_1656_p2;
wire   [0:0] xor_ln1085_12_fu_1662_p2;
wire  signed [15:0] sext_ln1085_13_fu_1672_p1;
wire   [0:0] icmp_ln1085_13_fu_1676_p2;
wire   [0:0] xor_ln1085_13_fu_1682_p2;
wire  signed [15:0] sext_ln1085_14_fu_1692_p1;
wire   [0:0] icmp_ln1085_14_fu_1696_p2;
wire   [0:0] xor_ln1085_14_fu_1702_p2;
wire  signed [15:0] sext_ln1085_15_fu_1712_p1;
wire  signed [15:0] sext_ln1085_16_fu_1722_p1;
wire  signed [15:0] sext_ln1085_17_fu_1732_p1;
wire  signed [15:0] sext_ln1085_18_fu_1742_p1;
wire  signed [15:0] sext_ln1085_19_fu_1752_p1;
wire  signed [15:0] sext_ln1085_20_fu_1762_p1;
wire  signed [15:0] sext_ln1085_21_fu_1772_p1;
wire  signed [15:0] sext_ln1085_22_fu_1782_p1;
wire  signed [15:0] sext_ln1085_23_fu_1792_p1;
wire  signed [15:0] sext_ln1085_24_fu_1802_p1;
wire  signed [15:0] sext_ln1085_25_fu_1812_p1;
wire  signed [15:0] sext_ln1085_26_fu_1822_p1;
wire  signed [15:0] sext_ln1085_27_fu_1832_p1;
wire  signed [15:0] sext_ln1085_28_fu_1842_p1;
wire  signed [15:0] sext_ln1085_29_fu_1852_p1;
wire  signed [15:0] sext_ln1085_30_fu_1862_p1;
wire  signed [15:0] sext_ln1085_31_fu_1872_p1;
wire   [0:0] icmp_ln1085_31_fu_1876_p2;
wire   [0:0] xor_ln1085_31_fu_1882_p2;
wire   [15:0] zext_ln1085_fu_1892_p1;
wire   [0:0] icmp_ln1085_32_fu_1896_p2;
wire   [0:0] xor_ln1085_32_fu_1902_p2;
wire  signed [6:0] sext_ln1085_32_fu_1912_p1;
wire   [15:0] zext_ln1085_1_fu_1916_p1;
wire   [0:0] icmp_ln1085_33_fu_1920_p2;
wire   [0:0] xor_ln1085_33_fu_1926_p2;
wire   [15:0] zext_ln1085_2_fu_1936_p1;
wire   [0:0] icmp_ln1085_34_fu_1940_p2;
wire   [0:0] xor_ln1085_34_fu_1946_p2;
wire  signed [7:0] sext_ln1085_33_fu_1956_p1;
wire   [15:0] zext_ln1085_3_fu_1960_p1;
wire   [0:0] icmp_ln1085_35_fu_1964_p2;
wire   [0:0] xor_ln1085_35_fu_1970_p2;
wire   [15:0] zext_ln1085_4_fu_1980_p1;
wire   [0:0] icmp_ln1085_36_fu_1984_p2;
wire   [0:0] xor_ln1085_36_fu_1990_p2;
wire   [15:0] zext_ln1085_5_fu_2000_p1;
wire   [0:0] icmp_ln1085_37_fu_2004_p2;
wire   [0:0] xor_ln1085_37_fu_2010_p2;
wire  signed [8:0] sext_ln1085_34_fu_2020_p1;
wire   [15:0] zext_ln1085_6_fu_2024_p1;
wire   [0:0] icmp_ln1085_38_fu_2028_p2;
wire   [0:0] xor_ln1085_38_fu_2034_p2;
wire  signed [8:0] sext_ln1085_35_fu_2044_p1;
wire   [15:0] zext_ln1085_7_fu_2048_p1;
wire   [0:0] icmp_ln1085_39_fu_2052_p2;
wire   [0:0] xor_ln1085_39_fu_2058_p2;
wire   [15:0] zext_ln1085_8_fu_2068_p1;
wire   [0:0] icmp_ln1085_40_fu_2072_p2;
wire   [0:0] xor_ln1085_40_fu_2078_p2;
wire   [15:0] zext_ln1085_9_fu_2088_p1;
wire   [0:0] icmp_ln1085_41_fu_2092_p2;
wire   [0:0] xor_ln1085_41_fu_2098_p2;
wire   [15:0] zext_ln1085_10_fu_2108_p1;
wire   [0:0] icmp_ln1085_42_fu_2112_p2;
wire   [0:0] xor_ln1085_42_fu_2118_p2;
wire   [15:0] zext_ln1085_11_fu_2128_p1;
wire   [0:0] icmp_ln1085_43_fu_2132_p2;
wire   [0:0] xor_ln1085_43_fu_2138_p2;
wire  signed [9:0] sext_ln1085_36_fu_2148_p1;
wire   [15:0] zext_ln1085_12_fu_2152_p1;
wire   [0:0] icmp_ln1085_44_fu_2156_p2;
wire   [0:0] xor_ln1085_44_fu_2162_p2;
wire  signed [9:0] sext_ln1085_37_fu_2172_p1;
wire   [15:0] zext_ln1085_13_fu_2176_p1;
wire   [0:0] icmp_ln1085_45_fu_2180_p2;
wire   [0:0] xor_ln1085_45_fu_2186_p2;
wire  signed [9:0] sext_ln1085_38_fu_2196_p1;
wire   [15:0] zext_ln1085_14_fu_2200_p1;
wire   [0:0] icmp_ln1085_46_fu_2204_p2;
wire   [0:0] xor_ln1085_46_fu_2210_p2;
wire   [15:0] zext_ln1085_15_fu_2220_p1;
wire   [0:0] icmp_ln1085_47_fu_2224_p2;
wire   [0:0] xor_ln1085_47_fu_2230_p2;
wire   [15:0] zext_ln1085_16_fu_2240_p1;
wire   [0:0] icmp_ln1085_48_fu_2244_p2;
wire   [0:0] xor_ln1085_48_fu_2250_p2;
wire   [15:0] zext_ln1085_17_fu_2260_p1;
wire   [0:0] icmp_ln1085_49_fu_2264_p2;
wire   [0:0] xor_ln1085_49_fu_2270_p2;
wire   [15:0] zext_ln1085_18_fu_2280_p1;
wire   [0:0] icmp_ln1085_50_fu_2284_p2;
wire   [0:0] xor_ln1085_50_fu_2290_p2;
wire   [15:0] zext_ln1085_19_fu_2300_p1;
wire   [0:0] icmp_ln1085_51_fu_2304_p2;
wire   [0:0] xor_ln1085_51_fu_2310_p2;
wire   [15:0] zext_ln1085_20_fu_2320_p1;
wire   [0:0] icmp_ln1085_52_fu_2324_p2;
wire   [0:0] xor_ln1085_52_fu_2330_p2;
wire   [15:0] zext_ln1085_21_fu_2340_p1;
wire   [0:0] icmp_ln1085_53_fu_2344_p2;
wire   [0:0] xor_ln1085_53_fu_2350_p2;
wire   [15:0] zext_ln1085_22_fu_2360_p1;
wire   [0:0] icmp_ln1085_54_fu_2364_p2;
wire   [0:0] xor_ln1085_54_fu_2370_p2;
wire  signed [10:0] sext_ln1085_39_fu_2380_p1;
wire   [15:0] zext_ln1085_23_fu_2384_p1;
wire   [0:0] icmp_ln1085_55_fu_2388_p2;
wire   [0:0] xor_ln1085_55_fu_2394_p2;
wire  signed [10:0] sext_ln1085_40_fu_2404_p1;
wire   [15:0] zext_ln1085_24_fu_2408_p1;
wire   [0:0] icmp_ln1085_56_fu_2412_p2;
wire   [0:0] xor_ln1085_56_fu_2418_p2;
wire  signed [10:0] sext_ln1085_41_fu_2428_p1;
wire   [15:0] zext_ln1085_25_fu_2432_p1;
wire   [0:0] icmp_ln1085_57_fu_2436_p2;
wire   [0:0] xor_ln1085_57_fu_2442_p2;
wire  signed [10:0] sext_ln1085_42_fu_2452_p1;
wire   [15:0] zext_ln1085_26_fu_2456_p1;
wire   [0:0] icmp_ln1085_58_fu_2460_p2;
wire   [0:0] xor_ln1085_58_fu_2466_p2;
wire  signed [10:0] sext_ln1085_43_fu_2476_p1;
wire   [15:0] zext_ln1085_27_fu_2480_p1;
wire   [0:0] icmp_ln1085_59_fu_2484_p2;
wire   [0:0] xor_ln1085_59_fu_2490_p2;
wire  signed [10:0] sext_ln1085_44_fu_2500_p1;
wire   [15:0] zext_ln1085_28_fu_2504_p1;
wire   [0:0] icmp_ln1085_60_fu_2508_p2;
wire   [0:0] xor_ln1085_60_fu_2514_p2;
wire  signed [10:0] sext_ln1085_45_fu_2524_p1;
wire   [15:0] zext_ln1085_29_fu_2528_p1;
wire   [0:0] icmp_ln1085_61_fu_2532_p2;
wire   [0:0] xor_ln1085_61_fu_2538_p2;
wire  signed [10:0] sext_ln1085_46_fu_2548_p1;
wire   [15:0] zext_ln1085_30_fu_2552_p1;
wire   [0:0] icmp_ln1085_62_fu_2556_p2;
wire   [0:0] xor_ln1085_62_fu_2562_p2;
wire   [1:0] zext_ln218_6_fu_1568_p1;
wire   [1:0] zext_ln218_7_fu_1588_p1;
wire   [1:0] zext_ln218_8_fu_1608_p1;
wire   [1:0] zext_ln218_9_fu_1628_p1;
wire   [1:0] zext_ln218_10_fu_1648_p1;
wire   [1:0] zext_ln218_11_fu_1668_p1;
wire   [1:0] zext_ln218_12_fu_1688_p1;
wire   [1:0] zext_ln218_13_fu_1708_p1;
wire   [1:0] zext_ln218_30_fu_1888_p1;
wire   [1:0] zext_ln218_31_fu_1908_p1;
wire   [1:0] zext_ln218_32_fu_1932_p1;
wire   [1:0] zext_ln218_33_fu_1952_p1;
wire   [1:0] zext_ln218_34_fu_1976_p1;
wire   [1:0] zext_ln218_35_fu_1996_p1;
wire   [1:0] zext_ln218_36_fu_2016_p1;
wire   [1:0] zext_ln218_37_fu_2040_p1;
wire   [1:0] zext_ln218_38_fu_2064_p1;
wire   [1:0] zext_ln218_39_fu_2084_p1;
wire   [1:0] zext_ln218_40_fu_2104_p1;
wire   [1:0] zext_ln218_41_fu_2124_p1;
wire   [1:0] zext_ln218_42_fu_2144_p1;
wire   [1:0] zext_ln218_43_fu_2168_p1;
wire   [1:0] zext_ln218_44_fu_2192_p1;
wire   [1:0] zext_ln218_45_fu_2216_p1;
wire   [1:0] zext_ln218_46_fu_2236_p1;
wire   [1:0] zext_ln218_47_fu_2256_p1;
wire   [1:0] zext_ln218_48_fu_2276_p1;
wire   [1:0] zext_ln218_49_fu_2296_p1;
wire   [1:0] zext_ln218_50_fu_2316_p1;
wire   [1:0] zext_ln218_51_fu_2336_p1;
wire   [1:0] zext_ln218_52_fu_2356_p1;
wire   [1:0] zext_ln218_53_fu_2376_p1;
wire   [1:0] zext_ln218_54_fu_2400_p1;
wire   [1:0] zext_ln218_55_fu_2424_p1;
wire   [1:0] zext_ln218_56_fu_2448_p1;
wire   [1:0] zext_ln218_57_fu_2472_p1;
wire   [1:0] zext_ln218_58_fu_2496_p1;
wire   [1:0] zext_ln218_59_fu_2520_p1;
wire   [1:0] zext_ln218_60_fu_2544_p1;
wire   [1:0] zext_ln886_fu_2568_p1;
wire   [0:0] xor_ln1085_fu_2697_p2;
wire   [0:0] xor_ln1085_1_fu_2710_p2;
wire   [0:0] xor_ln1085_2_fu_2719_p2;
wire   [0:0] xor_ln1085_3_fu_2728_p2;
wire   [0:0] xor_ln1085_4_fu_2737_p2;
wire   [0:0] xor_ln1085_5_fu_2746_p2;
wire   [0:0] xor_ln1085_6_fu_2755_p2;
wire   [0:0] xor_ln1085_15_fu_2764_p2;
wire   [0:0] xor_ln1085_16_fu_2773_p2;
wire   [0:0] xor_ln1085_17_fu_2782_p2;
wire   [0:0] xor_ln1085_18_fu_2791_p2;
wire   [0:0] xor_ln1085_19_fu_2800_p2;
wire   [0:0] xor_ln1085_20_fu_2809_p2;
wire   [0:0] xor_ln1085_21_fu_2818_p2;
wire   [0:0] xor_ln1085_22_fu_2827_p2;
wire   [0:0] xor_ln1085_23_fu_2836_p2;
wire   [0:0] xor_ln1085_24_fu_2845_p2;
wire   [0:0] xor_ln1085_25_fu_2854_p2;
wire   [0:0] xor_ln1085_26_fu_2863_p2;
wire   [0:0] xor_ln1085_27_fu_2872_p2;
wire   [0:0] xor_ln1085_28_fu_2881_p2;
wire   [0:0] xor_ln1085_29_fu_2890_p2;
wire   [0:0] xor_ln1085_30_fu_2899_p2;
wire   [1:0] zext_ln218_fu_2715_p1;
wire   [1:0] zext_ln218_1_fu_2724_p1;
wire   [1:0] add_ln886_2_fu_2908_p2;
wire   [5:0] zext_ln886_1_fu_2914_p1;
wire   [5:0] result_V_fu_2702_p3;
wire   [1:0] zext_ln218_2_fu_2733_p1;
wire   [1:0] zext_ln218_3_fu_2742_p1;
wire   [1:0] add_ln886_4_fu_2924_p2;
wire   [1:0] zext_ln218_4_fu_2751_p1;
wire   [1:0] zext_ln218_5_fu_2760_p1;
wire   [1:0] add_ln886_5_fu_2934_p2;
wire   [2:0] zext_ln886_3_fu_2940_p1;
wire   [2:0] zext_ln886_2_fu_2930_p1;
wire   [2:0] add_ln886_6_fu_2944_p2;
wire   [5:0] zext_ln886_4_fu_2950_p1;
wire   [5:0] add_ln886_3_fu_2918_p2;
wire   [2:0] zext_ln886_6_fu_2963_p1;
wire   [2:0] zext_ln886_5_fu_2960_p1;
wire   [2:0] add_ln886_10_fu_2966_p2;
wire   [2:0] zext_ln886_9_fu_2979_p1;
wire   [2:0] zext_ln886_8_fu_2976_p1;
wire   [2:0] add_ln886_13_fu_2982_p2;
wire   [3:0] zext_ln886_10_fu_2988_p1;
wire   [3:0] zext_ln886_7_fu_2972_p1;
wire   [3:0] add_ln886_14_fu_2992_p2;
wire   [5:0] zext_ln886_11_fu_2998_p1;
wire   [5:0] add_ln886_7_fu_2954_p2;
wire   [1:0] zext_ln218_14_fu_2769_p1;
wire   [1:0] zext_ln218_15_fu_2778_p1;
wire   [1:0] add_ln886_16_fu_3008_p2;
wire   [1:0] zext_ln218_16_fu_2787_p1;
wire   [1:0] zext_ln218_17_fu_2796_p1;
wire   [1:0] add_ln886_17_fu_3018_p2;
wire   [2:0] zext_ln886_13_fu_3024_p1;
wire   [2:0] zext_ln886_12_fu_3014_p1;
wire   [2:0] add_ln886_18_fu_3028_p2;
wire   [1:0] zext_ln218_18_fu_2805_p1;
wire   [1:0] zext_ln218_19_fu_2814_p1;
wire   [1:0] add_ln886_19_fu_3038_p2;
wire   [1:0] zext_ln218_20_fu_2823_p1;
wire   [1:0] zext_ln218_21_fu_2832_p1;
wire   [1:0] add_ln886_20_fu_3048_p2;
wire   [2:0] zext_ln886_16_fu_3054_p1;
wire   [2:0] zext_ln886_15_fu_3044_p1;
wire   [2:0] add_ln886_21_fu_3058_p2;
wire   [3:0] zext_ln886_17_fu_3064_p1;
wire   [3:0] zext_ln886_14_fu_3034_p1;
wire   [3:0] add_ln886_22_fu_3068_p2;
wire   [1:0] zext_ln218_22_fu_2841_p1;
wire   [1:0] zext_ln218_23_fu_2850_p1;
wire   [1:0] add_ln886_23_fu_3078_p2;
wire   [1:0] zext_ln218_24_fu_2859_p1;
wire   [1:0] zext_ln218_25_fu_2868_p1;
wire   [1:0] add_ln886_24_fu_3088_p2;
wire   [2:0] zext_ln886_20_fu_3094_p1;
wire   [2:0] zext_ln886_19_fu_3084_p1;
wire   [2:0] add_ln886_25_fu_3098_p2;
wire   [1:0] zext_ln218_26_fu_2877_p1;
wire   [1:0] zext_ln218_27_fu_2886_p1;
wire   [1:0] add_ln886_26_fu_3108_p2;
wire   [1:0] zext_ln218_28_fu_2895_p1;
wire   [1:0] zext_ln218_29_fu_2904_p1;
wire   [1:0] add_ln886_27_fu_3118_p2;
wire   [2:0] zext_ln886_23_fu_3124_p1;
wire   [2:0] zext_ln886_22_fu_3114_p1;
wire   [2:0] add_ln886_28_fu_3128_p2;
wire   [3:0] zext_ln886_24_fu_3134_p1;
wire   [3:0] zext_ln886_21_fu_3104_p1;
wire   [3:0] add_ln886_29_fu_3138_p2;
wire   [4:0] zext_ln886_25_fu_3144_p1;
wire   [4:0] zext_ln886_18_fu_3074_p1;
wire   [2:0] zext_ln886_28_fu_3157_p1;
wire   [2:0] zext_ln886_27_fu_3154_p1;
wire   [2:0] add_ln886_34_fu_3160_p2;
wire   [2:0] zext_ln886_31_fu_3173_p1;
wire   [2:0] zext_ln886_30_fu_3170_p1;
wire   [2:0] add_ln886_37_fu_3176_p2;
wire   [3:0] zext_ln886_32_fu_3182_p1;
wire   [3:0] zext_ln886_29_fu_3166_p1;
wire   [3:0] add_ln886_38_fu_3186_p2;
wire   [2:0] zext_ln886_35_fu_3199_p1;
wire   [2:0] zext_ln886_34_fu_3196_p1;
wire   [2:0] add_ln886_41_fu_3202_p2;
wire   [2:0] zext_ln886_38_fu_3215_p1;
wire   [2:0] zext_ln886_37_fu_3212_p1;
wire   [2:0] add_ln886_44_fu_3218_p2;
wire   [3:0] zext_ln886_39_fu_3224_p1;
wire   [3:0] zext_ln886_36_fu_3208_p1;
wire   [3:0] add_ln886_45_fu_3228_p2;
wire   [4:0] zext_ln886_40_fu_3234_p1;
wire   [4:0] zext_ln886_33_fu_3192_p1;
wire   [4:0] add_ln886_46_fu_3238_p2;
wire   [2:0] zext_ln886_43_fu_3251_p1;
wire   [2:0] zext_ln886_42_fu_3248_p1;
wire   [2:0] add_ln886_49_fu_3254_p2;
wire   [2:0] zext_ln886_46_fu_3267_p1;
wire   [2:0] zext_ln886_45_fu_3264_p1;
wire   [2:0] add_ln886_52_fu_3270_p2;
wire   [3:0] zext_ln886_47_fu_3276_p1;
wire   [3:0] zext_ln886_44_fu_3260_p1;
wire   [3:0] add_ln886_53_fu_3280_p2;
wire   [2:0] zext_ln886_50_fu_3293_p1;
wire   [2:0] zext_ln886_49_fu_3290_p1;
wire   [2:0] add_ln886_56_fu_3296_p2;
wire   [2:0] zext_ln886_53_fu_3309_p1;
wire   [2:0] zext_ln886_52_fu_3306_p1;
wire   [2:0] add_ln886_59_fu_3312_p2;
wire   [3:0] zext_ln886_54_fu_3318_p1;
wire   [3:0] zext_ln886_51_fu_3302_p1;
wire   [3:0] add_ln886_60_fu_3322_p2;
wire   [4:0] zext_ln886_55_fu_3328_p1;
wire   [4:0] zext_ln886_48_fu_3286_p1;
wire   [4:0] add_ln886_61_fu_3332_p2;
wire   [5:0] zext_ln886_56_fu_3338_p1;
wire   [5:0] zext_ln886_41_fu_3244_p1;
wire   [5:0] zext_ln886_26_fu_3348_p1;
wire   [5:0] add_ln886_31_fu_3351_p2;
wire   [5:0] result_V_2_fu_3356_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [11:0] ret_V_1_fu_1381_p00;
wire   [11:0] ret_V_fu_1354_p00;
reg    ap_condition_2687;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_31_address0),
    .ce0(p_ZL7threshs_31_ce0),
    .q0(p_ZL7threshs_31_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_32_address0),
    .ce0(p_ZL7threshs_32_ce0),
    .q0(p_ZL7threshs_32_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_33_address0),
    .ce0(p_ZL7threshs_33_ce0),
    .q0(p_ZL7threshs_33_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_34_address0),
    .ce0(p_ZL7threshs_34_ce0),
    .q0(p_ZL7threshs_34_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_35_address0),
    .ce0(p_ZL7threshs_35_ce0),
    .q0(p_ZL7threshs_35_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_36_address0),
    .ce0(p_ZL7threshs_36_ce0),
    .q0(p_ZL7threshs_36_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_37_address0),
    .ce0(p_ZL7threshs_37_ce0),
    .q0(p_ZL7threshs_37_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_38_address0),
    .ce0(p_ZL7threshs_38_ce0),
    .q0(p_ZL7threshs_38_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_39_address0),
    .ce0(p_ZL7threshs_39_ce0),
    .q0(p_ZL7threshs_39_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_40_address0),
    .ce0(p_ZL7threshs_40_ce0),
    .q0(p_ZL7threshs_40_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_41_address0),
    .ce0(p_ZL7threshs_41_ce0),
    .q0(p_ZL7threshs_41_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_42_address0),
    .ce0(p_ZL7threshs_42_ce0),
    .q0(p_ZL7threshs_42_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_43_address0),
    .ce0(p_ZL7threshs_43_ce0),
    .q0(p_ZL7threshs_43_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_44_address0),
    .ce0(p_ZL7threshs_44_ce0),
    .q0(p_ZL7threshs_44_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_45_address0),
    .ce0(p_ZL7threshs_45_ce0),
    .q0(p_ZL7threshs_45_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_46_address0),
    .ce0(p_ZL7threshs_46_ce0),
    .q0(p_ZL7threshs_46_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_47_address0),
    .ce0(p_ZL7threshs_47_ce0),
    .q0(p_ZL7threshs_47_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_48_address0),
    .ce0(p_ZL7threshs_48_ce0),
    .q0(p_ZL7threshs_48_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_49_address0),
    .ce0(p_ZL7threshs_49_ce0),
    .q0(p_ZL7threshs_49_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_50_address0),
    .ce0(p_ZL7threshs_50_ce0),
    .q0(p_ZL7threshs_50_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_51_address0),
    .ce0(p_ZL7threshs_51_ce0),
    .q0(p_ZL7threshs_51_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_52_address0),
    .ce0(p_ZL7threshs_52_ce0),
    .q0(p_ZL7threshs_52_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_53_address0),
    .ce0(p_ZL7threshs_53_ce0),
    .q0(p_ZL7threshs_53_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_54_address0),
    .ce0(p_ZL7threshs_54_ce0),
    .q0(p_ZL7threshs_54_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_55_address0),
    .ce0(p_ZL7threshs_55_ce0),
    .q0(p_ZL7threshs_55_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_56_address0),
    .ce0(p_ZL7threshs_56_ce0),
    .q0(p_ZL7threshs_56_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_57_address0),
    .ce0(p_ZL7threshs_57_ce0),
    .q0(p_ZL7threshs_57_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_58_address0),
    .ce0(p_ZL7threshs_58_ce0),
    .q0(p_ZL7threshs_58_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_59_address0),
    .ce0(p_ZL7threshs_59_ce0),
    .q0(p_ZL7threshs_59_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_60_address0),
    .ce0(p_ZL7threshs_60_ce0),
    .q0(p_ZL7threshs_60_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_61_address0),
    .ce0(p_ZL7threshs_61_ce0),
    .q0(p_ZL7threshs_61_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
p_ZL7threshs_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_62_address0),
    .ce0(p_ZL7threshs_62_ce0),
    .q0(p_ZL7threshs_62_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_mux_832_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 32 ),
    .dout_WIDTH( 12 ))
mux_832_12_1_1_U1(
    .din0(inputBuf_V_fu_232),
    .din1(inputBuf_V_1_fu_236),
    .din2(inputBuf_V_2_fu_240),
    .din3(inputBuf_V_3_fu_244),
    .din4(inputBuf_V_4_fu_248),
    .din5(inputBuf_V_5_fu_252),
    .din6(inputBuf_V_6_fu_256),
    .din7(inputBuf_V_7_fu_260),
    .din8(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_1195_p10)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U2(
    .din0(ret_V_fu_1354_p0),
    .din1(local_temp_V_reg_3478),
    .dout(ret_V_fu_1354_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U3(
    .din0(ret_V_1_fu_1381_p0),
    .din1(local_temp_V_1_reg_3483),
    .dout(ret_V_1_fu_1381_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1106 <= tmp_fu_1195_p10;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1106 <= tmp_2_fu_1217_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1106 <= ap_phi_reg_pp0_iter0_inElem_reg_1106;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2687)) begin
        if ((icmp_ln248_fu_1147_p2 == 1'd0)) begin
            i_fu_224 <= i_2_fu_1153_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_224 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2687)) begin
        if (((icmp_ln289_fu_1294_p2 == 1'd1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
            nf_1_fu_264 <= nf_2_fu_1320_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_264 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2687)) begin
        if (((icmp_ln289_fu_1294_p2 == 1'd1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
            sf_fu_220 <= 32'd0;
        end else if (((icmp_ln289_fu_1294_p2 == 1'd0) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
            sf_fu_220 <= sf_1_fu_1288_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_220 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3444_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_228 <= accu_V_fu_1476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (icmp_ln289_reg_3488_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3444_pp0_iter1_reg == 1'd0))) begin
        add_ln886_11_reg_3942 <= add_ln886_11_fu_2584_p2;
        add_ln886_12_reg_3947 <= add_ln886_12_fu_2590_p2;
        add_ln886_32_reg_3952 <= add_ln886_32_fu_2596_p2;
        add_ln886_33_reg_3957 <= add_ln886_33_fu_2602_p2;
        add_ln886_35_reg_3962 <= add_ln886_35_fu_2608_p2;
        add_ln886_36_reg_3967 <= add_ln886_36_fu_2614_p2;
        add_ln886_39_reg_3972 <= add_ln886_39_fu_2620_p2;
        add_ln886_40_reg_3977 <= add_ln886_40_fu_2626_p2;
        add_ln886_42_reg_3982 <= add_ln886_42_fu_2632_p2;
        add_ln886_43_reg_3987 <= add_ln886_43_fu_2638_p2;
        add_ln886_47_reg_3992 <= add_ln886_47_fu_2644_p2;
        add_ln886_48_reg_3997 <= add_ln886_48_fu_2650_p2;
        add_ln886_50_reg_4002 <= add_ln886_50_fu_2656_p2;
        add_ln886_51_reg_4007 <= add_ln886_51_fu_2662_p2;
        add_ln886_54_reg_4012 <= add_ln886_54_fu_2668_p2;
        add_ln886_55_reg_4017 <= add_ln886_55_fu_2674_p2;
        add_ln886_57_reg_4022 <= add_ln886_57_fu_2680_p2;
        add_ln886_58_reg_4027 <= add_ln886_58_fu_2686_p2;
        add_ln886_8_reg_3932 <= add_ln886_8_fu_2572_p2;
        add_ln886_9_reg_3937 <= add_ln886_9_fu_2578_p2;
        icmp_ln1085_15_reg_3852 <= icmp_ln1085_15_fu_1716_p2;
        icmp_ln1085_16_reg_3857 <= icmp_ln1085_16_fu_1726_p2;
        icmp_ln1085_17_reg_3862 <= icmp_ln1085_17_fu_1736_p2;
        icmp_ln1085_18_reg_3867 <= icmp_ln1085_18_fu_1746_p2;
        icmp_ln1085_19_reg_3872 <= icmp_ln1085_19_fu_1756_p2;
        icmp_ln1085_1_reg_3822 <= icmp_ln1085_1_fu_1496_p2;
        icmp_ln1085_20_reg_3877 <= icmp_ln1085_20_fu_1766_p2;
        icmp_ln1085_21_reg_3882 <= icmp_ln1085_21_fu_1776_p2;
        icmp_ln1085_22_reg_3887 <= icmp_ln1085_22_fu_1786_p2;
        icmp_ln1085_23_reg_3892 <= icmp_ln1085_23_fu_1796_p2;
        icmp_ln1085_24_reg_3897 <= icmp_ln1085_24_fu_1806_p2;
        icmp_ln1085_25_reg_3902 <= icmp_ln1085_25_fu_1816_p2;
        icmp_ln1085_26_reg_3907 <= icmp_ln1085_26_fu_1826_p2;
        icmp_ln1085_27_reg_3912 <= icmp_ln1085_27_fu_1836_p2;
        icmp_ln1085_28_reg_3917 <= icmp_ln1085_28_fu_1846_p2;
        icmp_ln1085_29_reg_3922 <= icmp_ln1085_29_fu_1856_p2;
        icmp_ln1085_2_reg_3827 <= icmp_ln1085_2_fu_1506_p2;
        icmp_ln1085_30_reg_3927 <= icmp_ln1085_30_fu_1866_p2;
        icmp_ln1085_3_reg_3832 <= icmp_ln1085_3_fu_1516_p2;
        icmp_ln1085_4_reg_3837 <= icmp_ln1085_4_fu_1526_p2;
        icmp_ln1085_5_reg_3842 <= icmp_ln1085_5_fu_1536_p2;
        icmp_ln1085_6_reg_3847 <= icmp_ln1085_6_fu_1546_p2;
        icmp_ln1085_reg_3817 <= icmp_ln1085_fu_1486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (icmp_ln289_reg_3488_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln248_reg_3444_pp0_iter2_reg == 1'd0))) begin
        add_ln886_15_reg_4032 <= add_ln886_15_fu_3002_p2;
        add_ln886_30_reg_4037 <= add_ln886_30_fu_3148_p2;
        add_ln886_62_reg_4042 <= add_ln886_62_fu_3342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_3444_pp0_iter0_reg == 1'd0))) begin
        add_ln886_reg_3497 <= add_ln886_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_3444 <= icmp_ln248_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_3444_pp0_iter1_reg <= icmp_ln248_reg_3444;
        icmp_ln271_reg_3473_pp0_iter1_reg <= icmp_ln271_reg_3473;
        icmp_ln289_reg_3488_pp0_iter1_reg <= icmp_ln289_reg_3488;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_3444_pp0_iter2_reg <= icmp_ln248_reg_3444_pp0_iter1_reg;
        icmp_ln289_reg_3488_pp0_iter2_reg <= icmp_ln289_reg_3488_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_3444_pp0_iter3_reg <= icmp_ln248_reg_3444_pp0_iter2_reg;
        icmp_ln289_reg_3488_pp0_iter3_reg <= icmp_ln289_reg_3488_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        icmp_ln271_reg_3473 <= icmp_ln271_fu_1268_p2;
        icmp_ln289_reg_3488 <= icmp_ln289_fu_1294_p2;
        local_temp_V_1_reg_3483 <= {{weights_V_TDATA[11:6]}};
        local_temp_V_reg_3478 <= local_temp_V_fu_1274_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_1_fu_236 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_2_fu_240 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_3_fu_244 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_4_fu_248 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_5_fu_252 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_6_fu_256 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_7_fu_260 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln252_fu_1162_p2 == 1'd1) & (trunc_ln256_fu_1221_p1 == 3'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        inputBuf_V_fu_232 <= tmp_2_fu_1217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (icmp_ln289_fu_1294_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        nf_1_load_reg_3492 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_224;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_264;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_264;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_220;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_220;
    end
end

always @ (*) begin
    if (((ap_predicate_op48_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (ap_predicate_op48_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op685_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op685_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_31_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_32_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_33_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_34_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_35_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_36_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_37_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_38_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_39_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_40_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_41_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_42_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_43_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_44_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_45_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_46_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_47_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_48_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_49_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_50_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_51_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_52_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_53_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_54_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_55_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_56_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_57_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_58_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_59_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_60_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_61_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_62_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1147_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))) & (icmp_ln248_reg_3444_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1476_p2 = ($signed(sext_ln886_1_fu_1473_p1) + $signed(select_ln271_fu_1466_p3));

assign add_ln886_10_fu_2966_p2 = (zext_ln886_6_fu_2963_p1 + zext_ln886_5_fu_2960_p1);

assign add_ln886_11_fu_2584_p2 = (zext_ln218_10_fu_1648_p1 + zext_ln218_11_fu_1668_p1);

assign add_ln886_12_fu_2590_p2 = (zext_ln218_12_fu_1688_p1 + zext_ln218_13_fu_1708_p1);

assign add_ln886_13_fu_2982_p2 = (zext_ln886_9_fu_2979_p1 + zext_ln886_8_fu_2976_p1);

assign add_ln886_14_fu_2992_p2 = (zext_ln886_10_fu_2988_p1 + zext_ln886_7_fu_2972_p1);

assign add_ln886_15_fu_3002_p2 = (zext_ln886_11_fu_2998_p1 + add_ln886_7_fu_2954_p2);

assign add_ln886_16_fu_3008_p2 = (zext_ln218_14_fu_2769_p1 + zext_ln218_15_fu_2778_p1);

assign add_ln886_17_fu_3018_p2 = (zext_ln218_16_fu_2787_p1 + zext_ln218_17_fu_2796_p1);

assign add_ln886_18_fu_3028_p2 = (zext_ln886_13_fu_3024_p1 + zext_ln886_12_fu_3014_p1);

assign add_ln886_19_fu_3038_p2 = (zext_ln218_18_fu_2805_p1 + zext_ln218_19_fu_2814_p1);

assign add_ln886_20_fu_3048_p2 = (zext_ln218_20_fu_2823_p1 + zext_ln218_21_fu_2832_p1);

assign add_ln886_21_fu_3058_p2 = (zext_ln886_16_fu_3054_p1 + zext_ln886_15_fu_3044_p1);

assign add_ln886_22_fu_3068_p2 = (zext_ln886_17_fu_3064_p1 + zext_ln886_14_fu_3034_p1);

assign add_ln886_23_fu_3078_p2 = (zext_ln218_22_fu_2841_p1 + zext_ln218_23_fu_2850_p1);

assign add_ln886_24_fu_3088_p2 = (zext_ln218_24_fu_2859_p1 + zext_ln218_25_fu_2868_p1);

assign add_ln886_25_fu_3098_p2 = (zext_ln886_20_fu_3094_p1 + zext_ln886_19_fu_3084_p1);

assign add_ln886_26_fu_3108_p2 = (zext_ln218_26_fu_2877_p1 + zext_ln218_27_fu_2886_p1);

assign add_ln886_27_fu_3118_p2 = (zext_ln218_28_fu_2895_p1 + zext_ln218_29_fu_2904_p1);

assign add_ln886_28_fu_3128_p2 = (zext_ln886_23_fu_3124_p1 + zext_ln886_22_fu_3114_p1);

assign add_ln886_29_fu_3138_p2 = (zext_ln886_24_fu_3134_p1 + zext_ln886_21_fu_3104_p1);

assign add_ln886_2_fu_2908_p2 = (zext_ln218_fu_2715_p1 + zext_ln218_1_fu_2724_p1);

assign add_ln886_30_fu_3148_p2 = (zext_ln886_25_fu_3144_p1 + zext_ln886_18_fu_3074_p1);

assign add_ln886_31_fu_3351_p2 = (zext_ln886_26_fu_3348_p1 + add_ln886_15_reg_4032);

assign add_ln886_32_fu_2596_p2 = (zext_ln218_30_fu_1888_p1 + zext_ln218_31_fu_1908_p1);

assign add_ln886_33_fu_2602_p2 = (zext_ln218_32_fu_1932_p1 + zext_ln218_33_fu_1952_p1);

assign add_ln886_34_fu_3160_p2 = (zext_ln886_28_fu_3157_p1 + zext_ln886_27_fu_3154_p1);

assign add_ln886_35_fu_2608_p2 = (zext_ln218_34_fu_1976_p1 + zext_ln218_35_fu_1996_p1);

assign add_ln886_36_fu_2614_p2 = (zext_ln218_36_fu_2016_p1 + zext_ln218_37_fu_2040_p1);

assign add_ln886_37_fu_3176_p2 = (zext_ln886_31_fu_3173_p1 + zext_ln886_30_fu_3170_p1);

assign add_ln886_38_fu_3186_p2 = (zext_ln886_32_fu_3182_p1 + zext_ln886_29_fu_3166_p1);

assign add_ln886_39_fu_2620_p2 = (zext_ln218_38_fu_2064_p1 + zext_ln218_39_fu_2084_p1);

assign add_ln886_3_fu_2918_p2 = (zext_ln886_1_fu_2914_p1 + result_V_fu_2702_p3);

assign add_ln886_40_fu_2626_p2 = (zext_ln218_40_fu_2104_p1 + zext_ln218_41_fu_2124_p1);

assign add_ln886_41_fu_3202_p2 = (zext_ln886_35_fu_3199_p1 + zext_ln886_34_fu_3196_p1);

assign add_ln886_42_fu_2632_p2 = (zext_ln218_42_fu_2144_p1 + zext_ln218_43_fu_2168_p1);

assign add_ln886_43_fu_2638_p2 = (zext_ln218_44_fu_2192_p1 + zext_ln218_45_fu_2216_p1);

assign add_ln886_44_fu_3218_p2 = (zext_ln886_38_fu_3215_p1 + zext_ln886_37_fu_3212_p1);

assign add_ln886_45_fu_3228_p2 = (zext_ln886_39_fu_3224_p1 + zext_ln886_36_fu_3208_p1);

assign add_ln886_46_fu_3238_p2 = (zext_ln886_40_fu_3234_p1 + zext_ln886_33_fu_3192_p1);

assign add_ln886_47_fu_2644_p2 = (zext_ln218_46_fu_2236_p1 + zext_ln218_47_fu_2256_p1);

assign add_ln886_48_fu_2650_p2 = (zext_ln218_48_fu_2276_p1 + zext_ln218_49_fu_2296_p1);

assign add_ln886_49_fu_3254_p2 = (zext_ln886_43_fu_3251_p1 + zext_ln886_42_fu_3248_p1);

assign add_ln886_4_fu_2924_p2 = (zext_ln218_2_fu_2733_p1 + zext_ln218_3_fu_2742_p1);

assign add_ln886_50_fu_2656_p2 = (zext_ln218_50_fu_2316_p1 + zext_ln218_51_fu_2336_p1);

assign add_ln886_51_fu_2662_p2 = (zext_ln218_52_fu_2356_p1 + zext_ln218_53_fu_2376_p1);

assign add_ln886_52_fu_3270_p2 = (zext_ln886_46_fu_3267_p1 + zext_ln886_45_fu_3264_p1);

assign add_ln886_53_fu_3280_p2 = (zext_ln886_47_fu_3276_p1 + zext_ln886_44_fu_3260_p1);

assign add_ln886_54_fu_2668_p2 = (zext_ln218_54_fu_2400_p1 + zext_ln218_55_fu_2424_p1);

assign add_ln886_55_fu_2674_p2 = (zext_ln218_56_fu_2448_p1 + zext_ln218_57_fu_2472_p1);

assign add_ln886_56_fu_3296_p2 = (zext_ln886_50_fu_3293_p1 + zext_ln886_49_fu_3290_p1);

assign add_ln886_57_fu_2680_p2 = (zext_ln218_58_fu_2496_p1 + zext_ln218_59_fu_2520_p1);

assign add_ln886_58_fu_2686_p2 = (zext_ln218_60_fu_2544_p1 + zext_ln886_fu_2568_p1);

assign add_ln886_59_fu_3312_p2 = (zext_ln886_53_fu_3309_p1 + zext_ln886_52_fu_3306_p1);

assign add_ln886_5_fu_2934_p2 = (zext_ln218_4_fu_2751_p1 + zext_ln218_5_fu_2760_p1);

assign add_ln886_60_fu_3322_p2 = (zext_ln886_54_fu_3318_p1 + zext_ln886_51_fu_3302_p1);

assign add_ln886_61_fu_3332_p2 = (zext_ln886_55_fu_3328_p1 + zext_ln886_48_fu_3286_p1);

assign add_ln886_62_fu_3342_p2 = (zext_ln886_56_fu_3338_p1 + zext_ln886_41_fu_3244_p1);

assign add_ln886_6_fu_2944_p2 = (zext_ln886_3_fu_2940_p1 + zext_ln886_2_fu_2930_p1);

assign add_ln886_7_fu_2954_p2 = (zext_ln886_4_fu_2950_p1 + add_ln886_3_fu_2918_p2);

assign add_ln886_8_fu_2572_p2 = (zext_ln218_6_fu_1568_p1 + zext_ln218_7_fu_1588_p1);

assign add_ln886_9_fu_2578_p2 = (zext_ln218_8_fu_1608_p1 + zext_ln218_9_fu_1628_p1);

assign add_ln886_fu_1391_p2 = ($signed(sext_ln674_fu_1360_p1) + $signed(sext_ln886_fu_1387_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_2687 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1147_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op685_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_1106 = 'bx;

always @ (*) begin
    ap_predicate_op48_read_state1 = ((icmp_ln252_fu_1162_p2 == 1'd1) & (icmp_ln248_fu_1147_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op685_write_state5 = ((icmp_ln289_reg_3488_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_3444_pp0_iter3_reg == 1'd0));
end

assign i_2_fu_1153_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign icmp_ln1085_10_fu_1616_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_10_fu_1612_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1636_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_11_fu_1632_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1656_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_12_fu_1652_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1676_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_13_fu_1672_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1696_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_14_fu_1692_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1716_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_15_fu_1712_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1726_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_16_fu_1722_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1736_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_17_fu_1732_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1746_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_18_fu_1742_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1756_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_19_fu_1752_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1496_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_1_fu_1492_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1766_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_20_fu_1762_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1776_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_21_fu_1772_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1786_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_22_fu_1782_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1796_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_23_fu_1792_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1806_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_24_fu_1802_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1816_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_25_fu_1812_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1826_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_26_fu_1822_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1836_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_27_fu_1832_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1846_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_28_fu_1842_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1856_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_29_fu_1852_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1506_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_2_fu_1502_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1866_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_30_fu_1862_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_31_fu_1876_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_31_fu_1872_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_32_fu_1896_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_fu_1892_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_33_fu_1920_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_1_fu_1916_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_34_fu_1940_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_2_fu_1936_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_35_fu_1964_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_3_fu_1960_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_36_fu_1984_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_4_fu_1980_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_37_fu_2004_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_5_fu_2000_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_38_fu_2028_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_6_fu_2024_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_39_fu_2052_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_7_fu_2048_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1516_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_3_fu_1512_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_40_fu_2072_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_8_fu_2068_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_41_fu_2092_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_9_fu_2088_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_42_fu_2112_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_10_fu_2108_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_43_fu_2132_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_11_fu_2128_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_44_fu_2156_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_12_fu_2152_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_45_fu_2180_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_13_fu_2176_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_46_fu_2204_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_14_fu_2200_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_47_fu_2224_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_15_fu_2220_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_48_fu_2244_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_16_fu_2240_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_49_fu_2264_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_17_fu_2260_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1526_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_4_fu_1522_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_50_fu_2284_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_18_fu_2280_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_51_fu_2304_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_19_fu_2300_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_52_fu_2324_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_20_fu_2320_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_53_fu_2344_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_21_fu_2340_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_54_fu_2364_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_22_fu_2360_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_55_fu_2388_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_23_fu_2384_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_56_fu_2412_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_24_fu_2408_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_57_fu_2436_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_25_fu_2432_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_58_fu_2460_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_26_fu_2456_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_59_fu_2484_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_27_fu_2480_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1536_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_5_fu_1532_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_60_fu_2508_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_28_fu_2504_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_61_fu_2532_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_29_fu_2528_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_62_fu_2556_p2 = (($signed(accu_V_fu_1476_p2) < $signed(zext_ln1085_30_fu_2552_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1546_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_6_fu_1542_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1556_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_7_fu_1552_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1576_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_8_fu_1572_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1596_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_9_fu_1592_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1486_p2 = (($signed(accu_V_fu_1476_p2) < $signed(sext_ln1085_fu_1482_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_1147_p2 = ((ap_sig_allocacmp_i_1 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_3444_pp0_iter0_reg = icmp_ln248_reg_3444;

assign icmp_ln252_fu_1162_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1268_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1294_p2 = ((sf_1_fu_1288_p2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1314_p2 = ((nf_fu_1308_p2 == 32'd16) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1397_p1 = nf_1_load_reg_3492;

assign local_temp_V_fu_1274_p1 = weights_V_TDATA[5:0];

assign nf_2_fu_1320_p3 = ((icmp_ln301_fu_1314_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1308_p2);

assign nf_fu_1308_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_2_fu_3356_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_49_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_50_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_51_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_52_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_53_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_54_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_55_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_56_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_57_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_58_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_59_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_60_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_61_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_62_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1397_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1397_p1;

assign r_V_1_fu_1364_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_1106[11:6]}};

assign r_V_fu_1343_p1 = ap_phi_reg_pp0_iter1_inElem_reg_1106[5:0];

assign result_V_2_fu_3356_p2 = (add_ln886_62_reg_4042 + add_ln886_31_fu_3351_p2);

assign result_V_fu_2702_p3 = {{5'd16}, {xor_ln1085_fu_2697_p2}};

assign ret_V_1_fu_1381_p0 = ret_V_1_fu_1381_p00;

assign ret_V_1_fu_1381_p00 = r_V_1_fu_1364_p4;

assign ret_V_fu_1354_p0 = ret_V_fu_1354_p00;

assign ret_V_fu_1354_p00 = r_V_fu_1343_p1;

assign select_ln271_fu_1466_p3 = ((icmp_ln271_reg_3473_pp0_iter1_reg[0:0] == 1'b1) ? 16'd0 : accu_V_1_fu_228);

assign sext_ln1085_10_fu_1612_p1 = $signed(p_ZL7threshs_10_q0);

assign sext_ln1085_11_fu_1632_p1 = $signed(p_ZL7threshs_11_q0);

assign sext_ln1085_12_fu_1652_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_13_fu_1672_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_14_fu_1692_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_15_fu_1712_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_16_fu_1722_p1 = $signed(p_ZL7threshs_16_q0);

assign sext_ln1085_17_fu_1732_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_18_fu_1742_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_19_fu_1752_p1 = $signed(p_ZL7threshs_19_q0);

assign sext_ln1085_1_fu_1492_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1085_20_fu_1762_p1 = $signed(p_ZL7threshs_20_q0);

assign sext_ln1085_21_fu_1772_p1 = $signed(p_ZL7threshs_21_q0);

assign sext_ln1085_22_fu_1782_p1 = $signed(p_ZL7threshs_22_q0);

assign sext_ln1085_23_fu_1792_p1 = $signed(p_ZL7threshs_23_q0);

assign sext_ln1085_24_fu_1802_p1 = $signed(p_ZL7threshs_24_q0);

assign sext_ln1085_25_fu_1812_p1 = $signed(p_ZL7threshs_25_q0);

assign sext_ln1085_26_fu_1822_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_27_fu_1832_p1 = $signed(p_ZL7threshs_27_q0);

assign sext_ln1085_28_fu_1842_p1 = $signed(p_ZL7threshs_28_q0);

assign sext_ln1085_29_fu_1852_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_2_fu_1502_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1085_30_fu_1862_p1 = $signed(p_ZL7threshs_30_q0);

assign sext_ln1085_31_fu_1872_p1 = $signed(p_ZL7threshs_31_q0);

assign sext_ln1085_32_fu_1912_p1 = $signed(p_ZL7threshs_33_q0);

assign sext_ln1085_33_fu_1956_p1 = $signed(p_ZL7threshs_35_q0);

assign sext_ln1085_34_fu_2020_p1 = $signed(p_ZL7threshs_38_q0);

assign sext_ln1085_35_fu_2044_p1 = $signed(p_ZL7threshs_39_q0);

assign sext_ln1085_36_fu_2148_p1 = $signed(p_ZL7threshs_44_q0);

assign sext_ln1085_37_fu_2172_p1 = $signed(p_ZL7threshs_45_q0);

assign sext_ln1085_38_fu_2196_p1 = $signed(p_ZL7threshs_46_q0);

assign sext_ln1085_39_fu_2380_p1 = $signed(p_ZL7threshs_55_q0);

assign sext_ln1085_3_fu_1512_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_40_fu_2404_p1 = $signed(p_ZL7threshs_56_q0);

assign sext_ln1085_41_fu_2428_p1 = $signed(p_ZL7threshs_57_q0);

assign sext_ln1085_42_fu_2452_p1 = $signed(p_ZL7threshs_58_q0);

assign sext_ln1085_43_fu_2476_p1 = $signed(p_ZL7threshs_59_q0);

assign sext_ln1085_44_fu_2500_p1 = $signed(p_ZL7threshs_60_q0);

assign sext_ln1085_45_fu_2524_p1 = $signed(p_ZL7threshs_61_q0);

assign sext_ln1085_46_fu_2548_p1 = $signed(p_ZL7threshs_62_q0);

assign sext_ln1085_4_fu_1522_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1085_5_fu_1532_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1085_6_fu_1542_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_7_fu_1552_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_8_fu_1572_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_9_fu_1592_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_fu_1482_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln674_fu_1360_p1 = ret_V_fu_1354_p2;

assign sext_ln886_1_fu_1473_p1 = $signed(add_ln886_reg_3497);

assign sext_ln886_fu_1387_p1 = ret_V_1_fu_1381_p2;

assign sf_1_fu_1288_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_2_fu_1217_p1 = in0_V_TDATA[11:0];

assign trunc_ln256_fu_1221_p1 = ap_sig_allocacmp_sf_load[2:0];

assign xor_ln1085_10_fu_1622_p2 = (icmp_ln1085_10_fu_1616_p2 ^ 1'd1);

assign xor_ln1085_11_fu_1642_p2 = (icmp_ln1085_11_fu_1636_p2 ^ 1'd1);

assign xor_ln1085_12_fu_1662_p2 = (icmp_ln1085_12_fu_1656_p2 ^ 1'd1);

assign xor_ln1085_13_fu_1682_p2 = (icmp_ln1085_13_fu_1676_p2 ^ 1'd1);

assign xor_ln1085_14_fu_1702_p2 = (icmp_ln1085_14_fu_1696_p2 ^ 1'd1);

assign xor_ln1085_15_fu_2764_p2 = (icmp_ln1085_15_reg_3852 ^ 1'd1);

assign xor_ln1085_16_fu_2773_p2 = (icmp_ln1085_16_reg_3857 ^ 1'd1);

assign xor_ln1085_17_fu_2782_p2 = (icmp_ln1085_17_reg_3862 ^ 1'd1);

assign xor_ln1085_18_fu_2791_p2 = (icmp_ln1085_18_reg_3867 ^ 1'd1);

assign xor_ln1085_19_fu_2800_p2 = (icmp_ln1085_19_reg_3872 ^ 1'd1);

assign xor_ln1085_1_fu_2710_p2 = (icmp_ln1085_1_reg_3822 ^ 1'd1);

assign xor_ln1085_20_fu_2809_p2 = (icmp_ln1085_20_reg_3877 ^ 1'd1);

assign xor_ln1085_21_fu_2818_p2 = (icmp_ln1085_21_reg_3882 ^ 1'd1);

assign xor_ln1085_22_fu_2827_p2 = (icmp_ln1085_22_reg_3887 ^ 1'd1);

assign xor_ln1085_23_fu_2836_p2 = (icmp_ln1085_23_reg_3892 ^ 1'd1);

assign xor_ln1085_24_fu_2845_p2 = (icmp_ln1085_24_reg_3897 ^ 1'd1);

assign xor_ln1085_25_fu_2854_p2 = (icmp_ln1085_25_reg_3902 ^ 1'd1);

assign xor_ln1085_26_fu_2863_p2 = (icmp_ln1085_26_reg_3907 ^ 1'd1);

assign xor_ln1085_27_fu_2872_p2 = (icmp_ln1085_27_reg_3912 ^ 1'd1);

assign xor_ln1085_28_fu_2881_p2 = (icmp_ln1085_28_reg_3917 ^ 1'd1);

assign xor_ln1085_29_fu_2890_p2 = (icmp_ln1085_29_reg_3922 ^ 1'd1);

assign xor_ln1085_2_fu_2719_p2 = (icmp_ln1085_2_reg_3827 ^ 1'd1);

assign xor_ln1085_30_fu_2899_p2 = (icmp_ln1085_30_reg_3927 ^ 1'd1);

assign xor_ln1085_31_fu_1882_p2 = (icmp_ln1085_31_fu_1876_p2 ^ 1'd1);

assign xor_ln1085_32_fu_1902_p2 = (icmp_ln1085_32_fu_1896_p2 ^ 1'd1);

assign xor_ln1085_33_fu_1926_p2 = (icmp_ln1085_33_fu_1920_p2 ^ 1'd1);

assign xor_ln1085_34_fu_1946_p2 = (icmp_ln1085_34_fu_1940_p2 ^ 1'd1);

assign xor_ln1085_35_fu_1970_p2 = (icmp_ln1085_35_fu_1964_p2 ^ 1'd1);

assign xor_ln1085_36_fu_1990_p2 = (icmp_ln1085_36_fu_1984_p2 ^ 1'd1);

assign xor_ln1085_37_fu_2010_p2 = (icmp_ln1085_37_fu_2004_p2 ^ 1'd1);

assign xor_ln1085_38_fu_2034_p2 = (icmp_ln1085_38_fu_2028_p2 ^ 1'd1);

assign xor_ln1085_39_fu_2058_p2 = (icmp_ln1085_39_fu_2052_p2 ^ 1'd1);

assign xor_ln1085_3_fu_2728_p2 = (icmp_ln1085_3_reg_3832 ^ 1'd1);

assign xor_ln1085_40_fu_2078_p2 = (icmp_ln1085_40_fu_2072_p2 ^ 1'd1);

assign xor_ln1085_41_fu_2098_p2 = (icmp_ln1085_41_fu_2092_p2 ^ 1'd1);

assign xor_ln1085_42_fu_2118_p2 = (icmp_ln1085_42_fu_2112_p2 ^ 1'd1);

assign xor_ln1085_43_fu_2138_p2 = (icmp_ln1085_43_fu_2132_p2 ^ 1'd1);

assign xor_ln1085_44_fu_2162_p2 = (icmp_ln1085_44_fu_2156_p2 ^ 1'd1);

assign xor_ln1085_45_fu_2186_p2 = (icmp_ln1085_45_fu_2180_p2 ^ 1'd1);

assign xor_ln1085_46_fu_2210_p2 = (icmp_ln1085_46_fu_2204_p2 ^ 1'd1);

assign xor_ln1085_47_fu_2230_p2 = (icmp_ln1085_47_fu_2224_p2 ^ 1'd1);

assign xor_ln1085_48_fu_2250_p2 = (icmp_ln1085_48_fu_2244_p2 ^ 1'd1);

assign xor_ln1085_49_fu_2270_p2 = (icmp_ln1085_49_fu_2264_p2 ^ 1'd1);

assign xor_ln1085_4_fu_2737_p2 = (icmp_ln1085_4_reg_3837 ^ 1'd1);

assign xor_ln1085_50_fu_2290_p2 = (icmp_ln1085_50_fu_2284_p2 ^ 1'd1);

assign xor_ln1085_51_fu_2310_p2 = (icmp_ln1085_51_fu_2304_p2 ^ 1'd1);

assign xor_ln1085_52_fu_2330_p2 = (icmp_ln1085_52_fu_2324_p2 ^ 1'd1);

assign xor_ln1085_53_fu_2350_p2 = (icmp_ln1085_53_fu_2344_p2 ^ 1'd1);

assign xor_ln1085_54_fu_2370_p2 = (icmp_ln1085_54_fu_2364_p2 ^ 1'd1);

assign xor_ln1085_55_fu_2394_p2 = (icmp_ln1085_55_fu_2388_p2 ^ 1'd1);

assign xor_ln1085_56_fu_2418_p2 = (icmp_ln1085_56_fu_2412_p2 ^ 1'd1);

assign xor_ln1085_57_fu_2442_p2 = (icmp_ln1085_57_fu_2436_p2 ^ 1'd1);

assign xor_ln1085_58_fu_2466_p2 = (icmp_ln1085_58_fu_2460_p2 ^ 1'd1);

assign xor_ln1085_59_fu_2490_p2 = (icmp_ln1085_59_fu_2484_p2 ^ 1'd1);

assign xor_ln1085_5_fu_2746_p2 = (icmp_ln1085_5_reg_3842 ^ 1'd1);

assign xor_ln1085_60_fu_2514_p2 = (icmp_ln1085_60_fu_2508_p2 ^ 1'd1);

assign xor_ln1085_61_fu_2538_p2 = (icmp_ln1085_61_fu_2532_p2 ^ 1'd1);

assign xor_ln1085_62_fu_2562_p2 = (icmp_ln1085_62_fu_2556_p2 ^ 1'd1);

assign xor_ln1085_6_fu_2755_p2 = (icmp_ln1085_6_reg_3847 ^ 1'd1);

assign xor_ln1085_7_fu_1562_p2 = (icmp_ln1085_7_fu_1556_p2 ^ 1'd1);

assign xor_ln1085_8_fu_1582_p2 = (icmp_ln1085_8_fu_1576_p2 ^ 1'd1);

assign xor_ln1085_9_fu_1602_p2 = (icmp_ln1085_9_fu_1596_p2 ^ 1'd1);

assign xor_ln1085_fu_2697_p2 = (icmp_ln1085_reg_3817 ^ 1'd1);

assign zext_ln1085_10_fu_2108_p1 = p_ZL7threshs_42_q0;

assign zext_ln1085_11_fu_2128_p1 = p_ZL7threshs_43_q0;

assign zext_ln1085_12_fu_2152_p1 = $unsigned(sext_ln1085_36_fu_2148_p1);

assign zext_ln1085_13_fu_2176_p1 = $unsigned(sext_ln1085_37_fu_2172_p1);

assign zext_ln1085_14_fu_2200_p1 = $unsigned(sext_ln1085_38_fu_2196_p1);

assign zext_ln1085_15_fu_2220_p1 = p_ZL7threshs_47_q0;

assign zext_ln1085_16_fu_2240_p1 = p_ZL7threshs_48_q0;

assign zext_ln1085_17_fu_2260_p1 = p_ZL7threshs_49_q0;

assign zext_ln1085_18_fu_2280_p1 = p_ZL7threshs_50_q0;

assign zext_ln1085_19_fu_2300_p1 = p_ZL7threshs_51_q0;

assign zext_ln1085_1_fu_1916_p1 = $unsigned(sext_ln1085_32_fu_1912_p1);

assign zext_ln1085_20_fu_2320_p1 = p_ZL7threshs_52_q0;

assign zext_ln1085_21_fu_2340_p1 = p_ZL7threshs_53_q0;

assign zext_ln1085_22_fu_2360_p1 = p_ZL7threshs_54_q0;

assign zext_ln1085_23_fu_2384_p1 = $unsigned(sext_ln1085_39_fu_2380_p1);

assign zext_ln1085_24_fu_2408_p1 = $unsigned(sext_ln1085_40_fu_2404_p1);

assign zext_ln1085_25_fu_2432_p1 = $unsigned(sext_ln1085_41_fu_2428_p1);

assign zext_ln1085_26_fu_2456_p1 = $unsigned(sext_ln1085_42_fu_2452_p1);

assign zext_ln1085_27_fu_2480_p1 = $unsigned(sext_ln1085_43_fu_2476_p1);

assign zext_ln1085_28_fu_2504_p1 = $unsigned(sext_ln1085_44_fu_2500_p1);

assign zext_ln1085_29_fu_2528_p1 = $unsigned(sext_ln1085_45_fu_2524_p1);

assign zext_ln1085_2_fu_1936_p1 = p_ZL7threshs_34_q0;

assign zext_ln1085_30_fu_2552_p1 = $unsigned(sext_ln1085_46_fu_2548_p1);

assign zext_ln1085_3_fu_1960_p1 = $unsigned(sext_ln1085_33_fu_1956_p1);

assign zext_ln1085_4_fu_1980_p1 = p_ZL7threshs_36_q0;

assign zext_ln1085_5_fu_2000_p1 = p_ZL7threshs_37_q0;

assign zext_ln1085_6_fu_2024_p1 = $unsigned(sext_ln1085_34_fu_2020_p1);

assign zext_ln1085_7_fu_2048_p1 = $unsigned(sext_ln1085_35_fu_2044_p1);

assign zext_ln1085_8_fu_2068_p1 = p_ZL7threshs_40_q0;

assign zext_ln1085_9_fu_2088_p1 = p_ZL7threshs_41_q0;

assign zext_ln1085_fu_1892_p1 = p_ZL7threshs_32_q0;

assign zext_ln218_10_fu_1648_p1 = xor_ln1085_11_fu_1642_p2;

assign zext_ln218_11_fu_1668_p1 = xor_ln1085_12_fu_1662_p2;

assign zext_ln218_12_fu_1688_p1 = xor_ln1085_13_fu_1682_p2;

assign zext_ln218_13_fu_1708_p1 = xor_ln1085_14_fu_1702_p2;

assign zext_ln218_14_fu_2769_p1 = xor_ln1085_15_fu_2764_p2;

assign zext_ln218_15_fu_2778_p1 = xor_ln1085_16_fu_2773_p2;

assign zext_ln218_16_fu_2787_p1 = xor_ln1085_17_fu_2782_p2;

assign zext_ln218_17_fu_2796_p1 = xor_ln1085_18_fu_2791_p2;

assign zext_ln218_18_fu_2805_p1 = xor_ln1085_19_fu_2800_p2;

assign zext_ln218_19_fu_2814_p1 = xor_ln1085_20_fu_2809_p2;

assign zext_ln218_1_fu_2724_p1 = xor_ln1085_2_fu_2719_p2;

assign zext_ln218_20_fu_2823_p1 = xor_ln1085_21_fu_2818_p2;

assign zext_ln218_21_fu_2832_p1 = xor_ln1085_22_fu_2827_p2;

assign zext_ln218_22_fu_2841_p1 = xor_ln1085_23_fu_2836_p2;

assign zext_ln218_23_fu_2850_p1 = xor_ln1085_24_fu_2845_p2;

assign zext_ln218_24_fu_2859_p1 = xor_ln1085_25_fu_2854_p2;

assign zext_ln218_25_fu_2868_p1 = xor_ln1085_26_fu_2863_p2;

assign zext_ln218_26_fu_2877_p1 = xor_ln1085_27_fu_2872_p2;

assign zext_ln218_27_fu_2886_p1 = xor_ln1085_28_fu_2881_p2;

assign zext_ln218_28_fu_2895_p1 = xor_ln1085_29_fu_2890_p2;

assign zext_ln218_29_fu_2904_p1 = xor_ln1085_30_fu_2899_p2;

assign zext_ln218_2_fu_2733_p1 = xor_ln1085_3_fu_2728_p2;

assign zext_ln218_30_fu_1888_p1 = xor_ln1085_31_fu_1882_p2;

assign zext_ln218_31_fu_1908_p1 = xor_ln1085_32_fu_1902_p2;

assign zext_ln218_32_fu_1932_p1 = xor_ln1085_33_fu_1926_p2;

assign zext_ln218_33_fu_1952_p1 = xor_ln1085_34_fu_1946_p2;

assign zext_ln218_34_fu_1976_p1 = xor_ln1085_35_fu_1970_p2;

assign zext_ln218_35_fu_1996_p1 = xor_ln1085_36_fu_1990_p2;

assign zext_ln218_36_fu_2016_p1 = xor_ln1085_37_fu_2010_p2;

assign zext_ln218_37_fu_2040_p1 = xor_ln1085_38_fu_2034_p2;

assign zext_ln218_38_fu_2064_p1 = xor_ln1085_39_fu_2058_p2;

assign zext_ln218_39_fu_2084_p1 = xor_ln1085_40_fu_2078_p2;

assign zext_ln218_3_fu_2742_p1 = xor_ln1085_4_fu_2737_p2;

assign zext_ln218_40_fu_2104_p1 = xor_ln1085_41_fu_2098_p2;

assign zext_ln218_41_fu_2124_p1 = xor_ln1085_42_fu_2118_p2;

assign zext_ln218_42_fu_2144_p1 = xor_ln1085_43_fu_2138_p2;

assign zext_ln218_43_fu_2168_p1 = xor_ln1085_44_fu_2162_p2;

assign zext_ln218_44_fu_2192_p1 = xor_ln1085_45_fu_2186_p2;

assign zext_ln218_45_fu_2216_p1 = xor_ln1085_46_fu_2210_p2;

assign zext_ln218_46_fu_2236_p1 = xor_ln1085_47_fu_2230_p2;

assign zext_ln218_47_fu_2256_p1 = xor_ln1085_48_fu_2250_p2;

assign zext_ln218_48_fu_2276_p1 = xor_ln1085_49_fu_2270_p2;

assign zext_ln218_49_fu_2296_p1 = xor_ln1085_50_fu_2290_p2;

assign zext_ln218_4_fu_2751_p1 = xor_ln1085_5_fu_2746_p2;

assign zext_ln218_50_fu_2316_p1 = xor_ln1085_51_fu_2310_p2;

assign zext_ln218_51_fu_2336_p1 = xor_ln1085_52_fu_2330_p2;

assign zext_ln218_52_fu_2356_p1 = xor_ln1085_53_fu_2350_p2;

assign zext_ln218_53_fu_2376_p1 = xor_ln1085_54_fu_2370_p2;

assign zext_ln218_54_fu_2400_p1 = xor_ln1085_55_fu_2394_p2;

assign zext_ln218_55_fu_2424_p1 = xor_ln1085_56_fu_2418_p2;

assign zext_ln218_56_fu_2448_p1 = xor_ln1085_57_fu_2442_p2;

assign zext_ln218_57_fu_2472_p1 = xor_ln1085_58_fu_2466_p2;

assign zext_ln218_58_fu_2496_p1 = xor_ln1085_59_fu_2490_p2;

assign zext_ln218_59_fu_2520_p1 = xor_ln1085_60_fu_2514_p2;

assign zext_ln218_5_fu_2760_p1 = xor_ln1085_6_fu_2755_p2;

assign zext_ln218_60_fu_2544_p1 = xor_ln1085_61_fu_2538_p2;

assign zext_ln218_6_fu_1568_p1 = xor_ln1085_7_fu_1562_p2;

assign zext_ln218_7_fu_1588_p1 = xor_ln1085_8_fu_1582_p2;

assign zext_ln218_8_fu_1608_p1 = xor_ln1085_9_fu_1602_p2;

assign zext_ln218_9_fu_1628_p1 = xor_ln1085_10_fu_1622_p2;

assign zext_ln218_fu_2715_p1 = xor_ln1085_1_fu_2710_p2;

assign zext_ln886_10_fu_2988_p1 = add_ln886_13_fu_2982_p2;

assign zext_ln886_11_fu_2998_p1 = add_ln886_14_fu_2992_p2;

assign zext_ln886_12_fu_3014_p1 = add_ln886_16_fu_3008_p2;

assign zext_ln886_13_fu_3024_p1 = add_ln886_17_fu_3018_p2;

assign zext_ln886_14_fu_3034_p1 = add_ln886_18_fu_3028_p2;

assign zext_ln886_15_fu_3044_p1 = add_ln886_19_fu_3038_p2;

assign zext_ln886_16_fu_3054_p1 = add_ln886_20_fu_3048_p2;

assign zext_ln886_17_fu_3064_p1 = add_ln886_21_fu_3058_p2;

assign zext_ln886_18_fu_3074_p1 = add_ln886_22_fu_3068_p2;

assign zext_ln886_19_fu_3084_p1 = add_ln886_23_fu_3078_p2;

assign zext_ln886_1_fu_2914_p1 = add_ln886_2_fu_2908_p2;

assign zext_ln886_20_fu_3094_p1 = add_ln886_24_fu_3088_p2;

assign zext_ln886_21_fu_3104_p1 = add_ln886_25_fu_3098_p2;

assign zext_ln886_22_fu_3114_p1 = add_ln886_26_fu_3108_p2;

assign zext_ln886_23_fu_3124_p1 = add_ln886_27_fu_3118_p2;

assign zext_ln886_24_fu_3134_p1 = add_ln886_28_fu_3128_p2;

assign zext_ln886_25_fu_3144_p1 = add_ln886_29_fu_3138_p2;

assign zext_ln886_26_fu_3348_p1 = add_ln886_30_reg_4037;

assign zext_ln886_27_fu_3154_p1 = add_ln886_32_reg_3952;

assign zext_ln886_28_fu_3157_p1 = add_ln886_33_reg_3957;

assign zext_ln886_29_fu_3166_p1 = add_ln886_34_fu_3160_p2;

assign zext_ln886_2_fu_2930_p1 = add_ln886_4_fu_2924_p2;

assign zext_ln886_30_fu_3170_p1 = add_ln886_35_reg_3962;

assign zext_ln886_31_fu_3173_p1 = add_ln886_36_reg_3967;

assign zext_ln886_32_fu_3182_p1 = add_ln886_37_fu_3176_p2;

assign zext_ln886_33_fu_3192_p1 = add_ln886_38_fu_3186_p2;

assign zext_ln886_34_fu_3196_p1 = add_ln886_39_reg_3972;

assign zext_ln886_35_fu_3199_p1 = add_ln886_40_reg_3977;

assign zext_ln886_36_fu_3208_p1 = add_ln886_41_fu_3202_p2;

assign zext_ln886_37_fu_3212_p1 = add_ln886_42_reg_3982;

assign zext_ln886_38_fu_3215_p1 = add_ln886_43_reg_3987;

assign zext_ln886_39_fu_3224_p1 = add_ln886_44_fu_3218_p2;

assign zext_ln886_3_fu_2940_p1 = add_ln886_5_fu_2934_p2;

assign zext_ln886_40_fu_3234_p1 = add_ln886_45_fu_3228_p2;

assign zext_ln886_41_fu_3244_p1 = add_ln886_46_fu_3238_p2;

assign zext_ln886_42_fu_3248_p1 = add_ln886_47_reg_3992;

assign zext_ln886_43_fu_3251_p1 = add_ln886_48_reg_3997;

assign zext_ln886_44_fu_3260_p1 = add_ln886_49_fu_3254_p2;

assign zext_ln886_45_fu_3264_p1 = add_ln886_50_reg_4002;

assign zext_ln886_46_fu_3267_p1 = add_ln886_51_reg_4007;

assign zext_ln886_47_fu_3276_p1 = add_ln886_52_fu_3270_p2;

assign zext_ln886_48_fu_3286_p1 = add_ln886_53_fu_3280_p2;

assign zext_ln886_49_fu_3290_p1 = add_ln886_54_reg_4012;

assign zext_ln886_4_fu_2950_p1 = add_ln886_6_fu_2944_p2;

assign zext_ln886_50_fu_3293_p1 = add_ln886_55_reg_4017;

assign zext_ln886_51_fu_3302_p1 = add_ln886_56_fu_3296_p2;

assign zext_ln886_52_fu_3306_p1 = add_ln886_57_reg_4022;

assign zext_ln886_53_fu_3309_p1 = add_ln886_58_reg_4027;

assign zext_ln886_54_fu_3318_p1 = add_ln886_59_fu_3312_p2;

assign zext_ln886_55_fu_3328_p1 = add_ln886_60_fu_3322_p2;

assign zext_ln886_56_fu_3338_p1 = add_ln886_61_fu_3332_p2;

assign zext_ln886_5_fu_2960_p1 = add_ln886_8_reg_3932;

assign zext_ln886_6_fu_2963_p1 = add_ln886_9_reg_3937;

assign zext_ln886_7_fu_2972_p1 = add_ln886_10_fu_2966_p2;

assign zext_ln886_8_fu_2976_p1 = add_ln886_11_reg_3942;

assign zext_ln886_9_fu_2979_p1 = add_ln886_12_reg_3947;

assign zext_ln886_fu_2568_p1 = xor_ln1085_62_fu_2562_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch
