Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Fri Dec 15 16:08:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_riscvsingle -c DE10_LITE_riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/adder.vhd
	Info (12022): Found design unit 1: adder-behave
	Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/regfile.vhd
	Info (12022): Found design unit 1: regfile-behave
	Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/alu.vhd
	Info (12022): Found design unit 1: alu-synth
	Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/extend.vhd
	Info (12022): Found design unit 1: extend-behave
	Info (12023): Found entity 1: extend
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/flopenr.vhd
	Info (12022): Found design unit 1: flopenr-asynchronous
	Info (12023): Found entity 1: flopenr
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/flopr.vhd
	Info (12022): Found design unit 1: flopr-asynchronous
	Info (12023): Found entity 1: flopr
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/mux3.vhd
	Info (12022): Found design unit 1: mux3-behave
	Info (12023): Found entity 1: mux3
Info (12021): Found 2 design units, including 0 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/riscv_pkg.vhd
	Info (12022): Found design unit 1: riscv_pkg
	Info (12022): Found design unit 2: riscv_pkg-body
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_riscvsingle.v
	Info (12023): Found entity 1: DE10_LITE_riscvsingle
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/desktop/colombari/projeto2023/src/mux2.vhd
	Info (12022): Found design unit 1: mux2-behave
	Info (12023): Found entity 1: mux2
Info (12127): Elaborating entity "DE10_LITE_riscvsingle" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE10_LITE_riscvsingle.v(25) has no driver
Warning (10034): Output port "VGA_B" at DE10_LITE_riscvsingle.v(31) has no driver
Warning (10034): Output port "VGA_G" at DE10_LITE_riscvsingle.v(32) has no driver
Warning (10034): Output port "VGA_R" at DE10_LITE_riscvsingle.v(34) has no driver
Warning (10034): Output port "VGA_HS" at DE10_LITE_riscvsingle.v(33) has no driver
Warning (10034): Output port "VGA_VS" at DE10_LITE_riscvsingle.v(36) has no driver
Info (12128): Elaborating entity "adder" for hierarchy "adder:uut"
Warning (13024): Output pins are stuck at VCC or GND
	Warning (13410): Pin "HEX0[7]" is stuck at VCC
	Warning (13410): Pin "HEX1[1]" is stuck at GND
	Warning (13410): Pin "HEX1[2]" is stuck at GND
	Warning (13410): Pin "HEX1[6]" is stuck at VCC
	Warning (13410): Pin "HEX1[7]" is stuck at VCC
	Warning (13410): Pin "HEX2[7]" is stuck at VCC
	Warning (13410): Pin "HEX3[1]" is stuck at GND
	Warning (13410): Pin "HEX3[2]" is stuck at GND
	Warning (13410): Pin "HEX3[6]" is stuck at VCC
	Warning (13410): Pin "HEX3[7]" is stuck at VCC
	Warning (13410): Pin "HEX4[7]" is stuck at VCC
	Warning (13410): Pin "HEX5[1]" is stuck at GND
	Warning (13410): Pin "HEX5[2]" is stuck at GND
	Warning (13410): Pin "HEX5[6]" is stuck at VCC
	Warning (13410): Pin "HEX5[7]" is stuck at VCC
	Warning (13410): Pin "LEDR[0]" is stuck at GND
	Warning (13410): Pin "LEDR[1]" is stuck at GND
	Warning (13410): Pin "LEDR[2]" is stuck at GND
	Warning (13410): Pin "LEDR[3]" is stuck at GND
	Warning (13410): Pin "LEDR[4]" is stuck at GND
	Warning (13410): Pin "LEDR[5]" is stuck at GND
	Warning (13410): Pin "LEDR[6]" is stuck at GND
	Warning (13410): Pin "LEDR[7]" is stuck at GND
	Warning (13410): Pin "LEDR[8]" is stuck at GND
	Warning (13410): Pin "LEDR[9]" is stuck at GND
	Warning (13410): Pin "VGA_B[0]" is stuck at GND
	Warning (13410): Pin "VGA_B[1]" is stuck at GND
	Warning (13410): Pin "VGA_B[2]" is stuck at GND
	Warning (13410): Pin "VGA_B[3]" is stuck at GND
	Warning (13410): Pin "VGA_G[0]" is stuck at GND
	Warning (13410): Pin "VGA_G[1]" is stuck at GND
	Warning (13410): Pin "VGA_G[2]" is stuck at GND
	Warning (13410): Pin "VGA_G[3]" is stuck at GND
	Warning (13410): Pin "VGA_HS" is stuck at GND
	Warning (13410): Pin "VGA_R[0]" is stuck at GND
	Warning (13410): Pin "VGA_R[1]" is stuck at GND
	Warning (13410): Pin "VGA_R[2]" is stuck at GND
	Warning (13410): Pin "VGA_R[3]" is stuck at GND
	Warning (13410): Pin "VGA_VS" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
	Warning (15610): No output dependent on input pin "ADC_CLK_10"
	Warning (15610): No output dependent on input pin "MAX10_CLK1_50"
	Warning (15610): No output dependent on input pin "MAX10_CLK2_50"
	Warning (15610): No output dependent on input pin "KEY[0]"
	Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 114 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 15 input pins
	Info (21059): Implemented 72 output pins
	Info (21061): Implemented 27 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
	Info: Peak virtual memory: 4802 megabytes
	Info: Processing ended: Fri Dec 15 16:09:03 2023
	Info: Elapsed time: 00:00:09
	Info: Total CPU time (on all processors): 00:00:19
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Fri Dec 15 16:09:04 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_riscvsingle -c DE10_LITE_riscvsingle
Info: qfit2_default_script.tcl version: #1
Info: Project  = DE10_LITE_riscvsingle
Info: Revision = DE10_LITE_riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "DE10_LITE_riscvsingle"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device 10M08DAF484I7G is compatible
	Info (176445): Device 10M08DAF484I7P is compatible
	Info (176445): Device 10M16DAF484A7G is compatible
	Info (176445): Device 10M16DAF484C7G is compatible
	Info (176445): Device 10M16DAF484I7G is compatible
	Info (176445): Device 10M16DAF484I7P is compatible
	Info (176445): Device 10M25DAF484A7G is compatible
	Info (176445): Device 10M25DAF484C7G is compatible
	Info (176445): Device 10M25DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7G is compatible
	Info (176445): Device 10M50DAF484I7P is compatible
	Info (176445): Device 10M40DAF484C7G is compatible
	Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
	Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
	Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
	Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
	Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
	Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
	Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
	Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'DE10_LITE_riscvsingle.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
	Info (332111):   Period   Clock Name
	Info (332111): ======== ============
	Info (332111):  100.000   ADC_CLK_10
	Info (332111):   20.000 MAX10_CLK1_50
	Info (332111):   20.000 MAX10_CLK2_50
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
	Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
	Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5
	Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11
	Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14
	Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8
	Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7
	Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14
	Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12
	Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13
	Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12
	Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10
	Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11
	Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12
	Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12
	Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14
	Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/colombari/Projeto2023/DE10_LITE/DE10_LITE_riscvsingle.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
	Info: Peak virtual memory: 5635 megabytes
	Info: Processing ended: Fri Dec 15 16:09:13 2023
	Info: Elapsed time: 00:00:09
	Info: Total CPU time (on all processors): 00:00:11
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Fri Dec 15 16:09:14 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_riscvsingle -c DE10_LITE_riscvsingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4725 megabytes
	Info: Processing ended: Fri Dec 15 16:09:18 2023
	Info: Elapsed time: 00:00:04
	Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
	Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
	Info: Processing started: Fri Dec 15 16:09:19 2023
Info: Command: quartus_sta DE10_LITE_riscvsingle -c DE10_LITE_riscvsingle
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE10_LITE_riscvsingle.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    16.000               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    16.000               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    16.000               0.000 MAX10_CLK1_50 
	Info (332119):    16.000               0.000 MAX10_CLK2_50 
	Info (332119):    96.000               0.000 ADC_CLK_10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
	Info: Peak virtual memory: 4832 megabytes
	Info: Processing ended: Fri Dec 15 16:09:22 2023
	Info: Elapsed time: 00:00:03
	Info: Total CPU time (on all processors): 00:00:03
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 59 warnings
