<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="enhanced_mode" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixiv_io_config" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="update" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outputfinedelaysetting1" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outputfinedelaysetting2" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="padtoinputregisterfinedelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="outputonlyfinedelaysetting2" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dutycycledelaymode" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="padtoinputregisterdelaysetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="outputdelaysetting1" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="outputdelaysetting2" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="outputonlydelaysetting2" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="dutycycledelaysettings" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="dffin" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
