// Seed: 4175279956
module module_0;
  tri id_1, id_2;
  assign id_2 = -1'h0 == id_1;
  wire id_3;
  integer id_4;
  ;
endmodule
module module_1 (
    output supply1 id_0
);
  id_2 :
  assert property (@(posedge 1, id_2) 1) #1 #id_3 id_3 <= id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output logic id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4
    , id_8,
    input supply1 id_5,
    input tri id_6
);
  assign id_1 = id_4, id_1 = 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_3 = -1;
  always id_1 <= id_8;
  parameter id_9 = 1;
  always $clog2(0);
  ;
endmodule
