/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_16z;
  reg [10:0] celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [28:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [36:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] & celloutsig_1_0z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[4] & celloutsig_0_2z[1]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(in_data[50] & celloutsig_0_9z[2]);
  assign celloutsig_0_33z = in_data[32] & ~(celloutsig_0_19z[6]);
  assign celloutsig_1_11z = celloutsig_1_9z & ~(celloutsig_1_9z);
  assign celloutsig_1_0z = in_data[138] ? in_data[104:100] : in_data[154:150];
  assign celloutsig_1_4z = celloutsig_1_0z[1] ? in_data[159:151] : { celloutsig_1_3z[8:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_7z ? celloutsig_1_1z[19:2] : { celloutsig_1_1z[14:7], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_13z = celloutsig_1_9z ? celloutsig_1_3z[27:19] : { celloutsig_1_3z[7:0], celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_13z[1] ? { celloutsig_1_1z[19:14], celloutsig_1_2z } : celloutsig_1_4z[8:2];
  assign celloutsig_0_9z = celloutsig_0_8z[8] ? { celloutsig_0_1z[5:4], celloutsig_0_5z } : celloutsig_0_2z[2:0];
  assign celloutsig_1_6z = - { celloutsig_1_3z[33:32], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = - { celloutsig_0_8z[17:10], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[170:148] | { in_data[103:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[172:141], celloutsig_1_0z } | { in_data[110:97], celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[46:36] | { celloutsig_0_0z[19:16], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[16:9], celloutsig_0_7z, celloutsig_0_0z } | { celloutsig_0_0z[18:2], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_1z[21] & celloutsig_1_1z[18];
  assign celloutsig_0_11z = celloutsig_0_2z[1] & celloutsig_0_8z[0];
  assign celloutsig_1_7z = ~^ in_data[188:184];
  assign celloutsig_1_8z = ~^ { celloutsig_1_3z[13:3], celloutsig_1_7z };
  assign celloutsig_0_6z = ~^ celloutsig_0_0z[11:0];
  assign celloutsig_0_30z = ~^ celloutsig_0_8z[25:12];
  assign celloutsig_0_0z = in_data[50:31] - in_data[64:45];
  assign celloutsig_0_32z = { in_data[45:32], celloutsig_0_11z } - { celloutsig_0_19z[7:5], celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_30z };
  assign celloutsig_1_18z = in_data[126:118] - { celloutsig_1_12z[17:14], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[39:38], celloutsig_0_1z } - { celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_10z[3:0], celloutsig_0_5z } - celloutsig_0_10z[6:2];
  assign celloutsig_1_10z = celloutsig_1_1z[5:1] ^ { celloutsig_1_7z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[83:77];
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z };
  assign { out_data[136:128], out_data[102:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
