;redcode
;assert 1
	SPL 0, <-3
	MOV 100, @802
	ADD 100, @-832
	JMN 300, 90
	ADD 270, 60
	SUB @127, 100
	MOV -7, <-20
	SPL 0, <743
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -107, <-20
	ADD 8, <61
	ADD 8, <61
	MOV -17, <-40
	MOV -17, <-40
	SUB @0, @2
	DJN 0, 901
	SUB 127, @106
	CMP #0, -8
	SPL 0, <7
	SUB @101, @102
	SPL 82, 610
	SUB @0, @-2
	CMP #0, -8
	SUB @0, @-2
	SUB @0, @-2
	ADD 10, -6
	DJN 0, 901
	CMP #0, -8
	MOV 30, 9
	SUB @-127, 100
	CMP #0, -8
	ADD -11, -20
	SUB 300, 90
	SUB #72, @200
	MOV 100, @802
	JMN 300, 90
	JMN 300, 90
	SPL 0
	MOV 100, @802
	JMN 300, 90
	MOV 100, @802
	MOV #170, @802
	MOV 100, @802
	MOV 100, @802
	MOV 100, @802
	MOV 100, @802
	SUB @-127, 100
	SUB @-127, 100
	CMP 12, @0
