Source Block: hdl/library/axi_ad9162/axi_ad9162.v@108:118@HdlStmAssign
    wire              up_rack_s;
    
    // signal name changes
    
    assign up_clk = s_axi_aclk;
    assign up_rstn = s_axi_aresetn;

    // defaults

    assign tx_valid = 1'b1;
    

Diff Content:
- 113     assign up_rstn = s_axi_aresetn;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9144/axi_ad9144.v@126:136
  wire    [ 31:0]                         up_rdata_s;
  wire                                    up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // dual/quad cores

  assign tx_valid = 1'b1;

Clone Blocks 2:
hdl/library/axi_ad9152/axi_ad9152.v@110:120
  wire    [ 31:0]   up_rdata_s;
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface


Clone Blocks 3:
hdl/library/axi_clkgen/axi_clkgen.v@105:115
  wire            up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;

  // up bus interface

  up_axi i_up_axi (
    .up_rstn (up_rstn),

Clone Blocks 4:
hdl/library/axi_ad9162/axi_ad9162.v@107:117
    wire    [ 31:0]   up_rdata_s;
    wire              up_rack_s;
    
    // signal name changes
    
    assign up_clk = s_axi_aclk;
    assign up_rstn = s_axi_aresetn;

    // defaults

    assign tx_valid = 1'b1;

Clone Blocks 5:
hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@241:251
  wire              up_clk;

  // signal name changes

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;

  // switching regulator clocks (~602K)
 
  assign psync = up_psync;


Clone Blocks 6:
hdl/library/axi_ad9152/axi_ad9152.v@111:121
  wire              up_rack_s;

  // signal name changes

  assign up_clk = s_axi_aclk;
  assign up_rstn = s_axi_aresetn;
  assign tx_valid = 1'b1;

  // device interface

  axi_ad9152_if i_if (

