<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu13p-flga2577-2-e</Part>
        <TopModelName>eclair</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>25</Best-caseLatency>
            <Average-caseLatency>25</Average-caseLatency>
            <Worst-caseLatency>25</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.125 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.125 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
            <Interval-min>26</Interval-min>
            <Interval-max>26</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>eclair.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>13</DSP>
            <FF>798</FF>
            <LUT>4645</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_0</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ap_vld</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>feedback</name>
            <Object>feedback</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>eclair</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_99</InstName>
                    <ModuleName>backward_input_2_1_ap_fixed_16_6_4_0_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_fu_76</InstName>
                            <ModuleName>backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>icmp_ln104_fu_584_p2 add_ln104_fu_736_p2 icmp_ln108_fu_590_p2 k_fu_596_p3 u_index_fu_616_p3 mul_8ns_16s_24_1_1_U1 sparsemux_9_2_16_1_1_U3 sparsemux_9_2_16_1_1_U4 select_ln112_fu_787_p3 sub_ln112_fu_812_p2 icmp_ln112_fu_818_p2 icmp_ln112_1_fu_824_p2 icmp_ln112_3_fu_1121_p2 or_ln112_fu_1141_p2 and_ln112_fu_1147_p2 add_ln112_fu_1157_p2 xor_ln112_fu_1179_p2 or_ln112_3_fu_1185_p2 xor_ln112_1_fu_1191_p2 xor_ln112_2_fu_1197_p2 xor_ln112_3_fu_1203_p2 or_ln112_1_fu_1209_p2 and_ln112_1_fu_1215_p2 or_ln112_4_fu_1221_p2 xor_ln112_4_fu_1227_p2 and_ln112_2_fu_1233_p2 or_ln112_2_fu_1239_p2 mul_10ns_16s_26_1_1_U2 add_ln113_fu_661_p2 sparsemux_9_2_16_1_1_U5 sparsemux_9_2_16_1_1_U6 select_ln113_fu_875_p3 sub_ln113_fu_897_p2 icmp_ln113_fu_903_p2 icmp_ln113_1_fu_1271_p2 or_ln113_fu_1291_p2 and_ln113_fu_1297_p2 add_ln113_1_fu_1307_p2 xor_ln113_fu_1329_p2 or_ln113_3_fu_1335_p2 xor_ln113_1_fu_1341_p2 xor_ln113_2_fu_1347_p2 xor_ln113_3_fu_1353_p2 or_ln113_1_fu_1359_p2 and_ln113_1_fu_1365_p2 or_ln113_4_fu_1371_p2 xor_ln113_4_fu_1377_p2 and_ln113_2_fu_1383_p2 or_ln113_2_fu_1389_p2 mul_10ns_16s_26_1_1_U7 add_ln114_fu_686_p2 sparsemux_9_2_16_1_1_U8 sparsemux_9_2_16_1_1_U9 select_ln114_fu_962_p3 sub_ln114_fu_985_p2 icmp_ln114_fu_991_p2 icmp_ln114_1_fu_1421_p2 or_ln114_fu_1441_p2 and_ln114_fu_1447_p2 add_ln114_1_fu_1457_p2 xor_ln114_fu_1479_p2 or_ln114_3_fu_1485_p2 xor_ln114_1_fu_1491_p2 xor_ln114_2_fu_1497_p2 xor_ln114_3_fu_1503_p2 or_ln114_1_fu_1509_p2 and_ln114_1_fu_1515_p2 or_ln114_4_fu_1521_p2 xor_ln114_4_fu_1527_p2 and_ln114_2_fu_1533_p2 or_ln114_2_fu_1539_p2 mul_8ns_16s_24_1_1_U10 add_ln115_fu_711_p2 sparsemux_9_2_16_1_1_U11 sparsemux_9_2_16_1_1_U12 select_ln115_fu_1051_p3 sub_ln115_fu_1078_p2 icmp_ln115_fu_1084_p2 icmp_ln115_1_fu_1571_p2 or_ln115_fu_1591_p2 and_ln115_fu_1597_p2 add_ln115_1_fu_1607_p2 xor_ln115_fu_1629_p2 or_ln115_3_fu_1635_p2 xor_ln115_1_fu_1641_p2 xor_ln115_2_fu_1647_p2 xor_ln115_3_fu_1653_p2 or_ln115_1_fu_1659_p2 and_ln115_1_fu_1665_p2 or_ln115_4_fu_1671_p2 xor_ln115_4_fu_1677_p2 and_ln115_2_fu_1683_p2 or_ln115_2_fu_1689_p2 LUT_B3_U LUT_B2_U LUT_B1_U LUT_B0_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_16s_8ns_24_1_1_U37 icmp_ln102_fu_154_p2 or_ln102_fu_168_p2 and_ln102_fu_174_p2 delta_1_fu_184_p2 xor_ln102_fu_201_p2 or_ln102_2_fu_206_p2 xor_ln102_1_fu_212_p2 xor_ln102_2_fu_217_p2 or_ln102_1_fu_223_p2 and_ln102_1_fu_229_p2 delta_2_fu_235_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_layer_2_1_s_fu_137</InstName>
                    <ModuleName>forward_layer_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>add_ln12_fu_604_p2 add_ln12_1_fu_634_p2 icmp_ln12_fu_670_p2 or_ln12_fu_692_p2 and_ln12_fu_698_p2 t_1_fu_708_p2 xor_ln12_fu_722_p2 and_ln12_1_fu_728_p2 icmp_ln12_1_fu_752_p2 icmp_ln12_2_fu_768_p2 icmp_ln12_3_fu_774_p2 select_ln12_fu_780_p3 xor_ln12_1_fu_788_p2 and_ln12_2_fu_794_p2 select_ln12_1_fu_800_p3 and_ln12_3_fu_844_p2 xor_ln12_2_fu_848_p2 empty_fu_854_p2 xor_ln12_3_fu_808_p2 or_ln12_1_fu_814_p2 xor_ln12_4_fu_820_p2 and_ln12_4_fu_826_p2 and_ln12_5_fu_832_p2 xor_ln12_5_fu_838_p2 and_ln12_6_fu_859_p2 select_ln12_2_fu_864_p3 or_ln12_2_fu_871_p2 t_2_fu_876_p3 icmp_ln19_fu_891_p2 icmp_ln24_fu_911_p2 add_ln24_fu_917_p2 select_ln24_fu_923_p3 ref_tmp_i_i_i_0_fu_931_p3 select_ln25_fu_959_p3 sub_ln25_fu_975_p2 xor_ln25_fu_1001_p2 and_ln25_fu_1007_p2 xor_ln25_1_fu_1013_p2 u_fu_1067_p6 xor_ln15_fu_1027_p2 and_ln19_fu_1033_p2 sparsemux_7_2_3_1_1_U53 or_ln19_fu_1039_p2 xor_ln19_fu_1045_p2 and_ln25_2_fu_1051_p2 sparsemux_9_3_16_1_1_U52 icmp_ln49_fu_1428_p2 add_ln49_1_fu_1434_p2 select_ln49_fu_1440_p3 ui_fu_1448_p3 add_ln12_2_fu_1095_p2 add_ln12_4_fu_1125_p2 icmp_ln12_4_fu_1161_p2 or_ln12_3_fu_1183_p2 and_ln12_7_fu_1189_p2 t_4_fu_1199_p2 xor_ln12_6_fu_1213_p2 and_ln12_8_fu_1219_p2 icmp_ln12_5_fu_1243_p2 icmp_ln12_6_fu_1259_p2 icmp_ln12_7_fu_1265_p2 select_ln12_4_fu_1271_p3 xor_ln12_7_fu_1279_p2 and_ln12_9_fu_1285_p2 select_ln12_5_fu_1291_p3 and_ln12_10_fu_1456_p2 xor_ln12_8_fu_1460_p2 empty_16_fu_1466_p2 xor_ln12_9_fu_1299_p2 or_ln12_4_fu_1305_p2 xor_ln12_10_fu_1311_p2 and_ln12_11_fu_1317_p2 and_ln12_12_fu_1323_p2 xor_ln12_11_fu_1329_p2 and_ln12_13_fu_1471_p2 select_ln12_6_fu_1476_p3 or_ln12_5_fu_1483_p2 t_5_fu_1488_p3 icmp_ln19_1_fu_1503_p2 icmp_ln24_1_fu_1523_p2 add_ln24_1_fu_1529_p2 select_ln24_1_fu_1535_p3 ref_tmp_i_i_i_0_1_fu_1543_p3 select_ln25_2_fu_1571_p3 sub_ln25_1_fu_1587_p2 xor_ln25_2_fu_1613_p2 and_ln25_1_fu_1619_p2 xor_ln25_3_fu_1625_p2 u_1_fu_1679_p6 xor_ln15_1_fu_1639_p2 and_ln19_1_fu_1645_p2 sparsemux_7_2_3_1_1_U55 or_ln19_1_fu_1651_p2 xor_ln19_1_fu_1657_p2 and_ln25_3_fu_1663_p2 sparsemux_9_3_16_1_1_U54 icmp_ln49_1_fu_1816_p2 add_ln49_3_fu_1822_p2 select_ln49_1_fu_1828_p3 ui_1_fu_1836_p3 add_ln76_fu_1848_p2 add_ln76_1_fu_1869_p2 add_ln76_2_fu_1890_p2 sparsemux_9_2_16_1_1_U56 mac_muladd_16s_8ns_26s_26_4_1_U66 mac_muladd_16s_8ns_26s_26_4_1_U66 sparsemux_9_2_16_1_1_U57 mul_16s_10ns_26_1_1_U60 mac_muladd_16s_8ns_26s_26_4_1_U66 sparsemux_9_2_16_1_1_U58 mac_muladd_16s_10ns_26s_27_4_1_U67 mac_muladd_16s_10ns_26s_27_4_1_U67 mac_muladd_16s_10ns_26s_27_4_1_U67 sparsemux_9_2_16_1_1_U61 mac_muladd_16s_8ns_27s_27_4_1_U69 mac_muladd_16s_8ns_27s_27_4_1_U69 mac_muladd_16s_8ns_27s_27_4_1_U69 icmp_ln76_fu_2274_p2 or_ln76_fu_2294_p2 and_ln76_fu_2300_p2 add_ln76_6_fu_2310_p2 xor_ln76_fu_2324_p2 or_ln76_6_fu_2330_p2 xor_ln76_2_fu_2336_p2 xor_ln76_1_fu_2342_p2 xor_ln76_3_fu_2348_p2 or_ln76_1_fu_2354_p2 and_ln76_1_fu_2360_p2 or_ln76_8_fu_2366_p2 xor_ln76_4_fu_2372_p2 and_ln76_2_fu_2378_p2 select_ln76_fu_2384_p3 or_ln76_2_fu_2392_p2 o_sum_fu_2398_p3 add_ln76_7_fu_2015_p2 add_ln76_8_fu_2036_p2 add_ln76_9_fu_2057_p2 sparsemux_9_2_16_1_1_U59 mac_muladd_16s_8ns_26s_26_4_1_U68 mac_muladd_16s_8ns_26s_26_4_1_U68 sparsemux_9_2_16_1_1_U62 mul_16s_10ns_26_1_1_U64 mac_muladd_16s_8ns_26s_26_4_1_U68 sparsemux_9_2_16_1_1_U63 mac_muladd_16s_10ns_26s_27_4_1_U70 mac_muladd_16s_10ns_26s_27_4_1_U70 mac_muladd_16s_10ns_26s_27_4_1_U70 sparsemux_9_2_16_1_1_U65 mac_muladd_16s_8ns_27s_27_4_1_U71 mac_muladd_16s_8ns_27s_27_4_1_U71 mac_muladd_16s_8ns_27s_27_4_1_U71 icmp_ln76_1_fu_2432_p2 or_ln76_3_fu_2452_p2 and_ln76_3_fu_2458_p2 add_ln76_13_fu_2468_p2 xor_ln76_5_fu_2482_p2 or_ln76_7_fu_2488_p2 xor_ln76_6_fu_2494_p2 xor_ln76_7_fu_2500_p2 xor_ln76_8_fu_2506_p2 or_ln76_4_fu_2512_p2 and_ln76_4_fu_2518_p2 or_ln76_9_fu_2524_p2 xor_ln76_9_fu_2530_p2 and_ln76_5_fu_2536_p2 select_ln76_2_fu_2542_p3 or_ln76_5_fu_2550_p2 select_ln76_3_fu_2556_p3 o_sum_1_fu_2571_p2 add_ln82_1_fu_2576_p2 xor_ln82_fu_2598_p2 and_ln82_fu_2603_p2 xor_ln82_1_fu_2608_p2 select_ln82_fu_2612_p3 ap_return</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_U LUT_B3_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_U LUT_B2_U LUT_B1_U LUT_B0_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I</Name>
            <Loops>
                <BWD_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.467</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BWD_I>
                        <Name>BWD_I</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BWD_I>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./components.h:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <BWD_I>
                            <Name>BWD_I</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>./components.h:104</SourceLocation>
                        </BWD_I>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>339</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1877</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_584_p2" SOURCE="./components.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_736_p2" SOURCE="./components.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_590_p2" SOURCE="./components.h:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_596_p3" SOURCE="./components.h:108" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="u_index_fu_616_p3" SOURCE="./components.h:109" STORAGESUBTYPE="" URAM="0" VARIABLE="u_index" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_16s_24_1_1_U1" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U3" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U4" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_787_p3" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln112_fu_812_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_818_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_1_fu_824_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln112_3_fu_1121_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_fu_1141_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_1147_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1157_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_1179_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_3_fu_1185_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_1_fu_1191_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_2_fu_1197_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_3_fu_1203_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_1_fu_1209_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_1_fu_1215_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_4_fu_1221_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_4_fu_1227_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln112_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_2_fu_1233_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln112_2_fu_1239_p2" SOURCE="./components.h:112" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_16s_26_1_1_U2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_661_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U5" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U6" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln113_fu_875_p3" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln113_fu_897_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_903_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln113_1_fu_1271_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln113_fu_1291_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln113_fu_1297_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_1307_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln113_fu_1329_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln113_3_fu_1335_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln113_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln113_1_fu_1341_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln113_2_fu_1347_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln113_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln113_3_fu_1353_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln113_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln113_1_fu_1359_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln113_1_fu_1365_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln113_4_fu_1371_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln113_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln113_4_fu_1377_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln113_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln113_2_fu_1383_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln113_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln113_2_fu_1389_p2" SOURCE="./components.h:113" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln113_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_16s_26_1_1_U7" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_686_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U8" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U9" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_fu_962_p3" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_985_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln114_fu_991_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln114_1_fu_1421_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln114_fu_1441_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln114_fu_1447_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1457_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_fu_1479_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln114_3_fu_1485_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln114_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_1_fu_1491_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_2_fu_1497_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_3_fu_1503_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln114_1_fu_1509_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln114_1_fu_1515_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln114_4_fu_1521_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln114_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_4_fu_1527_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln114_2_fu_1533_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln114_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln114_2_fu_1539_p2" SOURCE="./components.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln114_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_16s_24_1_1_U10" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_711_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U11" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U12" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="BWD_I" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_fu_1051_p3" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_1078_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln115_fu_1084_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln115_1_fu_1571_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_fu_1591_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_fu_1597_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BWD_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_1607_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_fu_1629_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_3_fu_1635_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_1_fu_1641_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_2_fu_1647_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_3_fu_1653_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_1_fu_1659_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_1_fu_1665_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_4_fu_1671_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_4_fu_1677_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_2_fu_1683_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="BWD_I" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_2_fu_1689_p2" SOURCE="./components.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B3_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B2_U" SOURCE="" STORAGESIZE="10 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B1_U" SOURCE="" STORAGESIZE="10 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B0_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backward_input_2_1_ap_fixed_16_6_4_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.467</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./components.h:101</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>375</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1972</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U37" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln102_fu_154_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_168_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_fu_174_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="delta_1_fu_184_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_fu_201_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_2_fu_206_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_1_fu_212_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_2_fu_217_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_1_fu_223_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln102_1_fu_229_p2" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="delta_2_fu_235_p3" SOURCE="./components.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_layer_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./components.h:8~./components.h:48</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>219</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1759</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_604_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_634_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln12_fu_670_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_fu_692_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_fu_698_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t_1_fu_708_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_fu_722_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_1_fu_728_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_1_fu_752_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_2_fu_768_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_3_fu_774_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_780_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_1_fu_788_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_2_fu_794_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_1_fu_800_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_3_fu_844_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_2_fu_848_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_fu_854_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_3_fu_808_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_1_fu_814_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_4_fu_820_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_4_fu_826_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_5_fu_832_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_5_fu_838_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_6_fu_859_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_2_fu_864_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_2_fu_871_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="t_2_fu_876_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_fu_891_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln24_fu_911_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_917_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_923_p3" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_fu_931_p3" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_959_p3" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_975_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_1001_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_1007_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_1_fu_1013_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="u_fu_1067_p6" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_1027_p2" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_1033_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_3_1_1_U53" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_1039_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_1045_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_2_fu_1051_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_16_1_1_U52" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="u" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln49_fu_1428_p2" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_1434_p2" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_1440_p3" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ui_fu_1448_p3" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="ui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_1095_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_1125_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln12_4_fu_1161_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_3_fu_1183_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_7_fu_1189_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t_4_fu_1199_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_6_fu_1213_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_8_fu_1219_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_5_fu_1243_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_6_fu_1259_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_7_fu_1265_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_4_fu_1271_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_7_fu_1279_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_9_fu_1285_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_5_fu_1291_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_10_fu_1456_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_8_fu_1460_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_16_fu_1466_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_9_fu_1299_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_4_fu_1305_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_10_fu_1311_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_11_fu_1317_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_12_fu_1323_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_11_fu_1329_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_13_fu_1471_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_6_fu_1476_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_5_fu_1483_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_1488_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_1_fu_1503_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln24_1_fu_1523_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_1529_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_1535_p3" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_1_fu_1543_p3" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_1571_p3" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_1_fu_1587_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_2_fu_1613_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_1_fu_1619_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_3_fu_1625_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="u_1_fu_1679_p6" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_1_fu_1639_p2" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_1645_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_3_1_1_U55" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_1_fu_1651_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_1_fu_1657_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_3_fu_1663_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_16_1_1_U54" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="u_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln49_1_fu_1816_p2" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_3_fu_1822_p2" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_1828_p3" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ui_1_fu_1836_p3" SOURCE="./components.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="ui_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_1848_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_1869_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_1890_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U56" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U66" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U66" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U57" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U60" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U66" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U58" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U67" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U67" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U67" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U61" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U69" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U69" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U69" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln76_fu_2274_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_fu_2294_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_fu_2300_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_6_fu_2310_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_fu_2324_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_6_fu_2330_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_2_fu_2336_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_1_fu_2342_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_3_fu_2348_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_1_fu_2354_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_1_fu_2360_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_8_fu_2366_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_4_fu_2372_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_2_fu_2378_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_2384_p3" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_2_fu_2392_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="o_sum_fu_2398_p3" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_7_fu_2015_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_8_fu_2036_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_9_fu_2057_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U59" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U68" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U68" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U62" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U64" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U68" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U63" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U70" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U70" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U70" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U65" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U71" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U71" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln76_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U71" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln76_1_fu_2432_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_3_fu_2452_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_3_fu_2458_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_13_fu_2468_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_5_fu_2482_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_7_fu_2488_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_6_fu_2494_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_7_fu_2500_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_8_fu_2506_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_4_fu_2512_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_4_fu_2518_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_9_fu_2524_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_9_fu_2530_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln76_5_fu_2536_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln76_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_2542_p3" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_5_fu_2550_p2" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_3_fu_2556_p3" SOURCE="./components.h:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="o_sum_1_fu_2571_p2" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_2576_p2" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_2598_p2" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln82_fu_2603_p2" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_1_fu_2608_p2" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_2612_p3" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="./components.h:82" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>eclair</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.125 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.125 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>eclair.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>798</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4645</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B3_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_U" SOURCE="" STORAGESIZE="16 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B2_U" SOURCE="" STORAGESIZE="10 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B1_U" SOURCE="" STORAGESIZE="10 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="LUT_B0_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="LUT_B0" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; const *" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_0" name="input_0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1" name="input_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_r" name="output_r" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_ap_vld" name="output_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="feedback" index="2" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; const *" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="feedback" name="feedback" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="feedback" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="feedback">DATA</portMap>
            </portMaps>
            <ports>
                <port>feedback</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="feedback"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="feedback">ap_none, in, 16</column>
                    <column name="input_0">ap_none, in, 16</column>
                    <column name="input_1">ap_none, in, 16</column>
                    <column name="output_r">ap_vld, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt; const *</column>
                    <column name="output">out, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt;*</column>
                    <column name="feedback">in, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt; const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_0, port</column>
                    <column name="input">input_1, port</column>
                    <column name="output">output_r, port</column>
                    <column name="output">output_r_ap_vld, port</column>
                    <column name="feedback">feedback, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="./components.h:9" status="valid" parentFunction="cell_index_and_local_u" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./components.h:41" status="valid" parentFunction="forward_layer" variable="k_arr" isDirective="0" options="variable=k_arr complete"/>
        <Pragma type="array_partition" location="./components.h:42" status="valid" parentFunction="forward_layer" variable="ui_arr" isDirective="0" options="variable=ui_arr complete"/>
        <Pragma type="unroll" location="./components.h:46" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./components.h:55" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./components.h:59" status="valid" parentFunction="forward_layer" variable="partial_sums" isDirective="0" options="variable=partial_sums complete dim=0"/>
        <Pragma type="unroll" location="./components.h:63" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:81" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./components.h:105" status="valid" parentFunction="backward_input" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./components.h:129" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:132" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:137" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:144" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="eclair.cpp:12" status="valid" parentFunction="eclair" variable="input" isDirective="0" options="variable=input complete dim=0"/>
        <Pragma type="array_partition" location="eclair.cpp:13" status="valid" parentFunction="eclair" variable="output" isDirective="0" options="variable=output complete dim=0"/>
        <Pragma type="array_partition" location="eclair.cpp:14" status="valid" parentFunction="eclair" variable="feedback" isDirective="0" options="variable=feedback complete dim=0"/>
        <Pragma type="bind_storage" location="eclair.cpp:17" status="valid" parentFunction="eclair" variable="LUT.B0" isDirective="0" options="variable=LUT.B0 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:18" status="valid" parentFunction="eclair" variable="LUT.dB0" isDirective="0" options="variable=LUT.dB0 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:19" status="valid" parentFunction="eclair" variable="LUT.B1" isDirective="0" options="variable=LUT.B1 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:20" status="valid" parentFunction="eclair" variable="LUT.dB1" isDirective="0" options="variable=LUT.dB1 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:21" status="valid" parentFunction="eclair" variable="LUT.B2" isDirective="0" options="variable=LUT.B2 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:22" status="valid" parentFunction="eclair" variable="LUT.dB2" isDirective="0" options="variable=LUT.dB2 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:23" status="valid" parentFunction="eclair" variable="LUT.B3" isDirective="0" options="variable=LUT.B3 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:24" status="valid" parentFunction="eclair" variable="LUT.dB3" isDirective="0" options="variable=LUT.dB3 type=rom_1p impl=lutram"/>
        <Pragma type="bind_storage" location="eclair.cpp:27" status="valid" parentFunction="eclair" variable="P.L0.Ws" isDirective="0" options="variable=P.L0.Ws type=ram_2p impl=lutram"/>
        <Pragma type="array_partition" location="eclair.cpp:28" status="valid" parentFunction="eclair" variable="P.L0.Ws" isDirective="0" options="variable=P.L0.Ws complete dim=1"/>
        <Pragma type="array_partition" location="eclair.cpp:29" status="valid" parentFunction="eclair" variable="P.L0.Ws" isDirective="0" options="variable=P.L0.Ws complete dim=2"/>
        <Pragma type="array_partition" location="eclair.cpp:30" status="valid" parentFunction="eclair" variable="P.L0.Ws" isDirective="0" options="variable=P.L0.Ws cyclic factor=4 dim=3"/>
        <Pragma type="array_partition" location="eclair.cpp:33" status="valid" parentFunction="eclair" variable="C.C0.k" isDirective="0" options="variable=C.C0.k complete"/>
        <Pragma type="array_partition" location="eclair.cpp:34" status="valid" parentFunction="eclair" variable="C.C0.u_index" isDirective="0" options="variable=C.C0.u_index complete"/>
    </PragmaReport>
</profile>

