#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9c49500140 .scope module, "fsmTest" "fsmTest" 2 3;
 .timescale 0 0;
v0x7f9c39408d70_0 .net "ADDI_Signal", 0 0, v0x7f9c495008f0_0;  1 drivers
v0x7f9c39408e30_0 .net "ADD_Signal", 0 0, v0x7f9c394081a0_0;  1 drivers
v0x7f9c39408ec0_0 .net "ALU_Signal", 2 0, v0x7f9c39408250_0;  1 drivers
v0x7f9c39408f70_0 .net "BEQ_Signal", 0 0, v0x7f9c39408310_0;  1 drivers
v0x7f9c39409020_0 .net "BNE_Signal", 0 0, v0x7f9c394083b0_0;  1 drivers
v0x7f9c394090f0_0 .net "JAL_Signal", 0 0, v0x7f9c39408490_0;  1 drivers
v0x7f9c394091a0_0 .net "JR_Signal", 0 0, v0x7f9c39408530_0;  1 drivers
v0x7f9c39409250_0 .net "J_Signal", 0 0, v0x7f9c394085d0_0;  1 drivers
v0x7f9c39409300_0 .net "LW_Signal", 0 0, v0x7f9c39408670_0;  1 drivers
v0x7f9c39409430_0 .net "SLT_Signal", 0 0, v0x7f9c39408780_0;  1 drivers
v0x7f9c394094c0_0 .net "SUB_Signal", 0 0, v0x7f9c39408810_0;  1 drivers
v0x7f9c39409550_0 .net "SW_Signal", 0 0, v0x7f9c394088b0_0;  1 drivers
v0x7f9c394095e0_0 .net "XORI_Signal", 0 0, v0x7f9c39408950_0;  1 drivers
v0x7f9c39409690_0 .var "funct", 5 0;
v0x7f9c39409740_0 .var "opcode", 5 0;
v0x7f9c394097f0_0 .net "wrenable", 0 0, v0x7f9c39408b50_0;  1 drivers
S_0x7f9c49500530 .scope module, "fsmdut" "FSM" 2 22, 3 34 0, S_0x7f9c49500140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wrenable"
    .port_info 1 /OUTPUT 3 "ALU_Signal"
    .port_info 2 /OUTPUT 1 "ADD_Signal"
    .port_info 3 /OUTPUT 1 "SUB_Signal"
    .port_info 4 /OUTPUT 1 "SLT_Signal"
    .port_info 5 /OUTPUT 1 "JR_Signal"
    .port_info 6 /OUTPUT 1 "ADDI_Signal"
    .port_info 7 /OUTPUT 1 "XORI_Signal"
    .port_info 8 /OUTPUT 1 "BNE_Signal"
    .port_info 9 /OUTPUT 1 "BEQ_Signal"
    .port_info 10 /OUTPUT 1 "SW_Signal"
    .port_info 11 /OUTPUT 1 "LW_Signal"
    .port_info 12 /OUTPUT 1 "JAL_Signal"
    .port_info 13 /OUTPUT 1 "J_Signal"
    .port_info 14 /INPUT 6 "opcode"
    .port_info 15 /INPUT 6 "funct"
v0x7f9c495008f0_0 .var "ADDI_Signal", 0 0;
v0x7f9c394081a0_0 .var "ADD_Signal", 0 0;
v0x7f9c39408250_0 .var "ALU_Signal", 2 0;
v0x7f9c39408310_0 .var "BEQ_Signal", 0 0;
v0x7f9c394083b0_0 .var "BNE_Signal", 0 0;
v0x7f9c39408490_0 .var "JAL_Signal", 0 0;
v0x7f9c39408530_0 .var "JR_Signal", 0 0;
v0x7f9c394085d0_0 .var "J_Signal", 0 0;
v0x7f9c39408670_0 .var "LW_Signal", 0 0;
v0x7f9c39408780_0 .var "SLT_Signal", 0 0;
v0x7f9c39408810_0 .var "SUB_Signal", 0 0;
v0x7f9c394088b0_0 .var "SW_Signal", 0 0;
v0x7f9c39408950_0 .var "XORI_Signal", 0 0;
v0x7f9c394089f0_0 .net "funct", 5 0, v0x7f9c39409690_0;  1 drivers
v0x7f9c39408aa0_0 .net "opcode", 5 0, v0x7f9c39409740_0;  1 drivers
v0x7f9c39408b50_0 .var "wrenable", 0 0;
E_0x7f9c495000e0 .event edge, v0x7f9c394089f0_0, v0x7f9c39408aa0_0;
S_0x7f9c495002a0 .scope module, "instructionDecoder" "instructionDecoder" 4 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
v0x7f9c394098d0_0 .var "address", 25 0;
v0x7f9c39409960_0 .var "funct", 5 0;
v0x7f9c394099f0_0 .var "immediate", 15 0;
o0x7f9c40000698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9c39409aa0_0 .net "instruction", 31 0, o0x7f9c40000698;  0 drivers
v0x7f9c39409b30_0 .var "opcode", 5 0;
v0x7f9c39409c00_0 .var "rd", 4 0;
v0x7f9c39409cb0_0 .var "rs", 4 0;
v0x7f9c39409d60_0 .var "rt", 4 0;
v0x7f9c39409e10_0 .var "shamt", 4 0;
E_0x7f9c394098a0 .event edge, v0x7f9c39409aa0_0;
    .scope S_0x7f9c49500530;
T_0 ;
    %wait E_0x7f9c495000e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c394081a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c495008f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c394083b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c394088b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c39408490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9c394085d0_0, 0;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f9c394089f0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c394081a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f9c394089f0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408810_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f9c394089f0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408780_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f9c394089f0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408530_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c394085d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408490_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c495008f0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408950_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c394083b0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408310_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c394088b0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x7f9c39408aa0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9c39408250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9c39408670_0, 0;
T_0.24 ;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9c49500140;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39408e30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 29 "$display", "ADD: Not Working" {0 0 0};
T_1.0 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 30 "$display", "ADD Write: Not Working" {0 0 0};
T_1.2 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 31 "$display", "ADD ALU: Not Working" {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c394094c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 37 "$display", "SUB: Not Working" {0 0 0};
T_1.6 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 38 "$display", "SUB Write: Not Working" {0 0 0};
T_1.8 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_1.10, 4;
    %vpi_call 2 39 "$display", "SUB ALU: Not Working" {0 0 0};
T_1.10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39409430_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 45 "$display", "SLT: Not Working" {0 0 0};
T_1.12 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 2 46 "$display", "SLT Write: Not Working" {0 0 0};
T_1.14 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 3, 0, 3;
    %jmp/0xz  T_1.16, 4;
    %vpi_call 2 47 "$display", "SLT ALU: Not Working" {0 0 0};
T_1.16 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c394091a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.18, 4;
    %vpi_call 2 54 "$display", "JR: Not Working" {0 0 0};
T_1.18 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 55 "$display", "JR ALU: Not Working" {0 0 0};
T_1.20 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39409250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %vpi_call 2 61 "$display", "J: Not Working" {0 0 0};
T_1.22 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.24, 4;
    %vpi_call 2 62 "$display", "ALU J: Not Working" {0 0 0};
T_1.24 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c394090f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.26, 4;
    %vpi_call 2 68 "$display", "JAL: Not Working" {0 0 0};
T_1.26 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.28, 4;
    %vpi_call 2 69 "$display", "JAL Write: Not Working" {0 0 0};
T_1.28 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.30, 4;
    %vpi_call 2 70 "$display", "JAL ALU: Not Working" {0 0 0};
T_1.30 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39408d70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.32, 4;
    %vpi_call 2 77 "$display", "ADDI: Not Working" {0 0 0};
T_1.32 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.34, 4;
    %vpi_call 2 78 "$display", "ADDI Write: Not Working" {0 0 0};
T_1.34 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.36, 4;
    %vpi_call 2 79 "$display", "ADDI ALU: Not Working" {0 0 0};
T_1.36 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c394095e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.38, 4;
    %vpi_call 2 85 "$display", "XORI: Not Working" {0 0 0};
T_1.38 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.40, 4;
    %vpi_call 2 86 "$display", "XORI Write: Not Working" {0 0 0};
T_1.40 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_1.42, 4;
    %vpi_call 2 87 "$display", "XORI ALU: Not Working" {0 0 0};
T_1.42 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39409020_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.44, 4;
    %vpi_call 2 93 "$display", "BNE: Not Working" {0 0 0};
T_1.44 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.46, 4;
    %vpi_call 2 94 "$display", "BNE: Not Working" {0 0 0};
T_1.46 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39408f70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.48, 4;
    %vpi_call 2 100 "$display", "BEQ: Not Working" {0 0 0};
T_1.48 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.50, 4;
    %vpi_call 2 101 "$display", "BEQ ALU: Not Working" {0 0 0};
T_1.50 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39409550_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.52, 4;
    %vpi_call 2 107 "$display", "SW: Not Working" {0 0 0};
T_1.52 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.54, 4;
    %vpi_call 2 108 "$display", "SW ALU: Not Working" {0 0 0};
T_1.54 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f9c39409740_0, 0, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7f9c39409690_0, 0, 6;
    %delay 1, 0;
    %load/vec4 v0x7f9c39409300_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.56, 4;
    %vpi_call 2 114 "$display", "LW: Not Working" {0 0 0};
T_1.56 ;
    %load/vec4 v0x7f9c394097f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.58, 4;
    %vpi_call 2 115 "$display", "LW Write: Not Working" {0 0 0};
T_1.58 ;
    %load/vec4 v0x7f9c39408ec0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.60, 4;
    %vpi_call 2 116 "$display", "LW ALU: Not Working" {0 0 0};
T_1.60 ;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f9c495002a0;
T_2 ;
    %wait E_0x7f9c394098a0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f9c39409b30_0, 0, 6;
    %load/vec4 v0x7f9c39409b30_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f9c39409cb0_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f9c39409d60_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7f9c39409c00_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0x7f9c39409e10_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7f9c39409960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9c39409b30_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0x7f9c394098d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f9c39409b30_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0x7f9c394098d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f9c39409cb0_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f9c39409d60_0, 0;
    %load/vec4 v0x7f9c39409aa0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7f9c394099f0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Instruction_Decoder_and_FSM/fsm.t.v";
    "Instruction_Decoder_and_FSM/fsm.v";
    "Instruction_Decoder_and_FSM/instructiondecoder.v";
