{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 23:48:10 2016 " "Info: Processing started: Mon Dec 19 23:48:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CCU EP3C55F484C6 " "Info: Automatically selected device EP3C55F484C6 for design CCU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a111 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a95 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a79 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a127 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a31 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a47 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a15 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a63 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a104 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a88 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a72 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a120 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a24 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a40 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a8 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a56 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a110 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a94 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a78 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a126 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a30 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a46 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a14 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a62 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a109 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a93 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a77 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a125 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a29 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a45 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a13 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a61 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a108 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a92 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a76 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a124 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a28 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a44 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a12 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a60 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a105 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a89 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a73 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a121 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a25 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a41 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a9 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a57 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a107 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a91 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a75 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a123 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a27 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a43 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a11 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a59 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a106 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a90 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a74 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a122 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a26 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a42 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a10 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a58 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a102 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a86 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a70 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a118 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a22 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a38 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a54 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a101 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a85 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a69 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a117 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a21 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a37 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a53 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a100 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a84 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a68 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a116 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a20 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a36 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a52 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a103 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a87 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a71 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a119 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a23 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a39 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a55 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a99 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a83 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a67 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a115 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a19 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a35 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a51 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a98 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a82 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a66 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a114 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a18 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a34 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a50 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a97 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a81 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a65 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a113 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a17 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a33 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a49 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a96 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a80 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a64 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a112 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a16 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a32 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a48 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_14a1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C6 " "Info: Device EP3C16F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "9 " "Info: Fitter converted 9 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DEV_OE~ N22 " "Info: Pin ~ALTERA_DEV_OE~ is reserved at location N22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DEV_OE~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DEV_OE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DEV_CLRn~ N21 " "Info: Pin ~ALTERA_DEV_CLRn~ is reserved at location N21" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DEV_CLRn~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DEV_CLRn~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ L22 " "Info: Pin ~ALTERA_INIT_DONE~ is reserved at location L22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CLKUSR~ K21 " "Info: Pin ~ALTERA_CLKUSR~ is reserved at location K21" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_CLKUSR~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_CLKUSR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 14166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "180 180 " "Critical Warning: No exact pin location assignment(s) for 180 pins of 180 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_alu_op " "Info: Pin start_alu_op not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { start_alu_op } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 48 2712 2888 64 "start_alu_op" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_alu_op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_cin " "Info: Pin ALU_cin not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_cin } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 32 2712 2888 48 "ALU_cin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_read_write " "Info: Pin RON_read_write not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_read_write } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 112 2712 2888 128 "RON_read_write" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_read_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_PTS " "Info: Pin STACK_PTS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_PTS } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 176 2712 2888 192 "STACK_PTS" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_PTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_exe " "Info: Pin STACK_exe not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_exe } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 160 2712 2888 176 "STACK_exe" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[15\] " "Info: Pin addr_bus\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4798 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[14\] " "Info: Pin addr_bus\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4799 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[13\] " "Info: Pin addr_bus\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4800 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[12\] " "Info: Pin addr_bus\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4801 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[11\] " "Info: Pin addr_bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4802 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[10\] " "Info: Pin addr_bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4803 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[9\] " "Info: Pin addr_bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4804 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[8\] " "Info: Pin addr_bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4805 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[7\] " "Info: Pin addr_bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4806 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[6\] " "Info: Pin addr_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4807 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[5\] " "Info: Pin addr_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4808 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[4\] " "Info: Pin addr_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4809 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[3\] " "Info: Pin addr_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4810 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[2\] " "Info: Pin addr_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4811 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[1\] " "Info: Pin addr_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4812 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_bus\[0\] " "Info: Pin addr_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr_bus[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -80 2712 2888 -64 "addr_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4813 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_COP\[2\] " "Info: Pin ALU_COP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_COP[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 16 2712 2888 32 "ALU_COP\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_COP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4878 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_COP\[1\] " "Info: Pin ALU_COP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_COP[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 16 2712 2888 32 "ALU_COP\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_COP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_COP\[0\] " "Info: Pin ALU_COP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_COP[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 16 2712 2888 32 "ALU_COP\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_COP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4880 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[15\] " "Info: Pin ALU_OP1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[14\] " "Info: Pin ALU_OP1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4882 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[13\] " "Info: Pin ALU_OP1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4883 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[12\] " "Info: Pin ALU_OP1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4884 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[11\] " "Info: Pin ALU_OP1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[10\] " "Info: Pin ALU_OP1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[9\] " "Info: Pin ALU_OP1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[8\] " "Info: Pin ALU_OP1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[7\] " "Info: Pin ALU_OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[6\] " "Info: Pin ALU_OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[5\] " "Info: Pin ALU_OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4891 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[4\] " "Info: Pin ALU_OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4892 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[3\] " "Info: Pin ALU_OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4893 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[2\] " "Info: Pin ALU_OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4894 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[1\] " "Info: Pin ALU_OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP1\[0\] " "Info: Pin ALU_OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP1[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -16 2712 2888 0 "ALU_OP1\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[15\] " "Info: Pin ALU_OP2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4977 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[14\] " "Info: Pin ALU_OP2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4978 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[13\] " "Info: Pin ALU_OP2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4979 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[12\] " "Info: Pin ALU_OP2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4980 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[11\] " "Info: Pin ALU_OP2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4981 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[10\] " "Info: Pin ALU_OP2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4982 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[9\] " "Info: Pin ALU_OP2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4983 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[8\] " "Info: Pin ALU_OP2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4984 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[7\] " "Info: Pin ALU_OP2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4985 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[6\] " "Info: Pin ALU_OP2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4986 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[5\] " "Info: Pin ALU_OP2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4987 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[4\] " "Info: Pin ALU_OP2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4988 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[3\] " "Info: Pin ALU_OP2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4989 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[2\] " "Info: Pin ALU_OP2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4990 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[1\] " "Info: Pin ALU_OP2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4991 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP2\[0\] " "Info: Pin ALU_OP2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_OP2[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 0 2712 2888 16 "ALU_OP2\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4992 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[15\] " "Info: Pin data_bus\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5009 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[14\] " "Info: Pin data_bus\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5010 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[13\] " "Info: Pin data_bus\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5011 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[12\] " "Info: Pin data_bus\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5012 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[11\] " "Info: Pin data_bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5013 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[10\] " "Info: Pin data_bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5014 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[9\] " "Info: Pin data_bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5015 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[8\] " "Info: Pin data_bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5016 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[7\] " "Info: Pin data_bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5017 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[6\] " "Info: Pin data_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5018 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[5\] " "Info: Pin data_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5019 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[4\] " "Info: Pin data_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5020 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[3\] " "Info: Pin data_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5021 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[2\] " "Info: Pin data_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5022 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[1\] " "Info: Pin data_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5023 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[0\] " "Info: Pin data_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -64 2712 2888 -48 "data_bus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5024 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[15\] " "Info: Pin ProgrammCounter\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5025 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[14\] " "Info: Pin ProgrammCounter\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5026 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[13\] " "Info: Pin ProgrammCounter\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5027 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[12\] " "Info: Pin ProgrammCounter\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5028 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[11\] " "Info: Pin ProgrammCounter\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5029 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[10\] " "Info: Pin ProgrammCounter\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5030 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[9\] " "Info: Pin ProgrammCounter\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5031 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[8\] " "Info: Pin ProgrammCounter\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5032 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[7\] " "Info: Pin ProgrammCounter\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5033 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[6\] " "Info: Pin ProgrammCounter\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5034 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[5\] " "Info: Pin ProgrammCounter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5035 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[4\] " "Info: Pin ProgrammCounter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5036 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[3\] " "Info: Pin ProgrammCounter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5037 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[2\] " "Info: Pin ProgrammCounter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5038 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[1\] " "Info: Pin ProgrammCounter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5039 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ProgrammCounter\[0\] " "Info: Pin ProgrammCounter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ProgrammCounter[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -96 2712 2928 -80 "ProgrammCounter\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgrammCounter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5040 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_A\[3\] " "Info: Pin RON_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_A[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 96 2712 2888 112 "RON_A\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5041 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_A\[2\] " "Info: Pin RON_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_A[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 96 2712 2888 112 "RON_A\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5042 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_A\[1\] " "Info: Pin RON_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_A[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 96 2712 2888 112 "RON_A\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5043 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_A\[0\] " "Info: Pin RON_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_A[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 96 2712 2888 112 "RON_A\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5044 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[15\] " "Info: Pin RON_DI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5065 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[14\] " "Info: Pin RON_DI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5066 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[13\] " "Info: Pin RON_DI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[12\] " "Info: Pin RON_DI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5068 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[11\] " "Info: Pin RON_DI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5069 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[10\] " "Info: Pin RON_DI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5070 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[9\] " "Info: Pin RON_DI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5071 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[8\] " "Info: Pin RON_DI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5072 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[7\] " "Info: Pin RON_DI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5073 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[6\] " "Info: Pin RON_DI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5074 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[5\] " "Info: Pin RON_DI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[4\] " "Info: Pin RON_DI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5076 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[3\] " "Info: Pin RON_DI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5077 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[2\] " "Info: Pin RON_DI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5078 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[1\] " "Info: Pin RON_DI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5079 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_DI\[0\] " "Info: Pin RON_DI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_DI[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 80 2712 2888 96 "RON_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_DI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5080 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[15\] " "Info: Pin STACK_DI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[14\] " "Info: Pin STACK_DI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[13\] " "Info: Pin STACK_DI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[12\] " "Info: Pin STACK_DI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[11\] " "Info: Pin STACK_DI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[10\] " "Info: Pin STACK_DI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[9\] " "Info: Pin STACK_DI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[8\] " "Info: Pin STACK_DI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[7\] " "Info: Pin STACK_DI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[6\] " "Info: Pin STACK_DI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[5\] " "Info: Pin STACK_DI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[4\] " "Info: Pin STACK_DI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[3\] " "Info: Pin STACK_DI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[2\] " "Info: Pin STACK_DI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[1\] " "Info: Pin STACK_DI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DI\[0\] " "Info: Pin STACK_DI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DI[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 144 2712 2891 160 "STACK_DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_bus\[2\] " "Info: Pin state_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state_bus[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -48 2712 2888 -32 "state_bus\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_bus\[1\] " "Info: Pin state_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state_bus[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -48 2712 2888 -32 "state_bus\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_bus\[0\] " "Info: Pin state_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { state_bus[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -48 2712 2888 -32 "state_bus\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_z_flag " "Info: Pin ALU_z_flag not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_z_flag } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 8 576 744 24 "ALU_z_flag" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_z_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_empty " "Info: Pin STACK_empty not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_empty } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 56 576 744 72 "STACK_empty" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -56 576 744 -40 "clk" "" } { 248 2664 2704 264 "clk" "" } { 344 2664 2704 360 "clk" "" } { 536 1048 1104 552 "clk" "" } { 440 1048 1104 456 "clk" "" } { 344 1048 1104 360 "clk" "" } { 112 2296 2368 128 "clk" "" } { -72 1240 1280 -56 "clk" "" } { 40 1112 1168 56 "clk" "" } { -64 744 800 -48 "clk" "" } { 120 672 728 136 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sko " "Info: Pin ALU_sko not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_sko } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -24 576 744 -8 "ALU_sko" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sko } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_c_flag " "Info: Pin ALU_c_flag not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_c_flag } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -8 576 744 8 "ALU_c_flag" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_c_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[15\] " "Info: Pin RONs_DO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[14\] " "Info: Pin RONs_DO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[13\] " "Info: Pin RONs_DO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4864 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[12\] " "Info: Pin RONs_DO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4865 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[11\] " "Info: Pin RONs_DO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4866 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[10\] " "Info: Pin RONs_DO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4867 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[9\] " "Info: Pin RONs_DO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[8\] " "Info: Pin RONs_DO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4869 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[7\] " "Info: Pin RONs_DO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4870 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[6\] " "Info: Pin RONs_DO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4871 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[5\] " "Info: Pin RONs_DO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4872 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[4\] " "Info: Pin RONs_DO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4873 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[3\] " "Info: Pin RONs_DO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4874 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[2\] " "Info: Pin RONs_DO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[1\] " "Info: Pin RONs_DO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4876 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RONs_DO\[0\] " "Info: Pin RONs_DO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RONs_DO[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 24 568 744 40 "RONs_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RONs_DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[15\] " "Info: Pin ALU_DO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4945 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[14\] " "Info: Pin ALU_DO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4946 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[13\] " "Info: Pin ALU_DO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4947 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[12\] " "Info: Pin ALU_DO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4948 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[11\] " "Info: Pin ALU_DO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4949 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[10\] " "Info: Pin ALU_DO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4950 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[9\] " "Info: Pin ALU_DO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4951 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[8\] " "Info: Pin ALU_DO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4952 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[7\] " "Info: Pin ALU_DO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4953 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[6\] " "Info: Pin ALU_DO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4954 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[5\] " "Info: Pin ALU_DO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4955 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[4\] " "Info: Pin ALU_DO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4956 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[3\] " "Info: Pin ALU_DO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4957 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[2\] " "Info: Pin ALU_DO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4958 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[1\] " "Info: Pin ALU_DO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4959 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_DO\[0\] " "Info: Pin ALU_DO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_DO[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -40 576 744 -24 "ALU_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 4960 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[15\] " "Info: Pin STACK_DO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[15] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5097 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[14\] " "Info: Pin STACK_DO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[14] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5098 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[13\] " "Info: Pin STACK_DO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[13] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5099 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[12\] " "Info: Pin STACK_DO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[12] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[11\] " "Info: Pin STACK_DO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[11] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[10\] " "Info: Pin STACK_DO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[10] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[9\] " "Info: Pin STACK_DO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[9] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[8\] " "Info: Pin STACK_DO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[8] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[7\] " "Info: Pin STACK_DO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[7] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[6\] " "Info: Pin STACK_DO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[6] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[5\] " "Info: Pin STACK_DO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[5] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[4\] " "Info: Pin STACK_DO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[4] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[3\] " "Info: Pin STACK_DO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[3] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[2\] " "Info: Pin STACK_DO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[2] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[1\] " "Info: Pin STACK_DO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[1] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STACK_DO\[0\] " "Info: Pin STACK_DO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { STACK_DO[0] } } } { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { 40 568 744 56 "STACK_DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK_DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CCU.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "Info:    1.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2733 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2734 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2735 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2736 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2737 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2738 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2739 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2740 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst15\|lpm_counter:lpm_counter_component\|cntr_bri:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node lpm_counter2:inst15\|lpm_counter:lpm_counter_component\|cntr_bri:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_bri.tdf" "" { Text "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/db/cntr_bri.tdf" 48 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_bri:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2544 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst15\|lpm_counter:lpm_counter_component\|cntr_bri:auto_generated\|counter_reg_bit\[1\] " "Info: Destination node lpm_counter2:inst15\|lpm_counter:lpm_counter_component\|cntr_bri:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_bri.tdf" "" { Text "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/db/cntr_bri.tdf" 48 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst15|lpm_counter:lpm_counter_component|cntr_bri:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 2545 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -56 576 744 -40 "clk" "" } { 248 2664 2704 264 "clk" "" } { 344 2664 2704 360 "clk" "" } { 536 1048 1104 552 "clk" "" } { 440 1048 1104 456 "clk" "" } { 344 1048 1104 360 "clk" "" } { 112 2296 2368 128 "clk" "" } { -72 1240 1280 -56 "clk" "" } { 40 1112 1168 56 "clk" "" } { -64 744 800 -48 "clk" "" } { 120 672 728 136 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 9745 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst57  " "Info: Automatically promoted node inst57 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/CU.bdf" { { -72 1280 1344 -24 "inst57" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/// /  /  26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 5169 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "179 unused 2.5V 52 127 0 " "Info: Number of I/O pins in group: 179 (unused VREF, 2.5V VCCIO, 52 input, 127 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 40 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 36 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info: Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X55_Y21 X65_Y31 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X55_Y21 to location X65_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 23:48:36 2016 " "Info: Processing ended: Mon Dec 19 23:48:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
