===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 450.2187 seconds

  ----Wall Time----  ----Name----
    4.4176 (  1.0%)  FIR Parser
    9.9032 (  2.2%)  'firrtl.circuit' Pipeline
    1.0545 (  0.2%)    LowerFIRRTLTypes
    8.2425 (  1.8%)    'firrtl.module' Pipeline
    1.6907 (  0.4%)      CSE
    0.0272 (  0.0%)        (A) DominanceInfo
    6.0106 (  1.3%)      SimpleCanonicalizer
    0.5412 (  0.1%)      CheckWidths
    3.7557 (  0.8%)  LowerFIRRTLToHW
    1.4987 (  0.3%)  HWMemSimImpl
  420.3314 ( 93.4%)  'hw.module' Pipeline
    1.3551 (  0.3%)    HWCleanup
    2.2295 (  0.5%)    CSE
    0.3123 (  0.1%)      (A) DominanceInfo
  416.7467 ( 92.6%)    SimpleCanonicalizer
    2.0867 (  0.5%)  HWLegalizeNames
    1.1478 (  0.3%)  'hw.module' Pipeline
    1.1478 (  0.3%)    PrettifyVerilog
    3.2630 (  0.7%)  Output
    0.0053 (  0.0%)  Rest
  450.2187 (100.0%)  Total

{
  totalTime: 450.245,
  maxMemory: 719667200
}
