<profile>

<section name = "Vitis HLS Report for 'export_output_buffer_c1_Pipeline_RELU1'" level="0">
<item name = "Date">Sun Nov  5 11:02:33 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.437 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">517, 517, 5.170 us, 5.170 us, 517, 517, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RELU">515, 515, 8, 2, 2, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 81, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 9, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 305, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_2_1_32_1_1_U112">mux_2_1_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln137_fu_131_p2">+, 0, 0, 15, 8, 1</column>
<column name="and_ln142_fu_210_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln137_fu_125_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln142_1_fu_200_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln142_fu_194_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln142_fu_206_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_bw_1">9, 2, 8, 16</column>
<column name="bw_fu_56">9, 2, 8, 16</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0">14, 3, 14, 42</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0">14, 3, 32, 96</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0">14, 3, 14, 42</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add15_1_reg_254">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="bw_fu_56">8, 0, 8, 0</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_232">14, 0, 14, 0</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_238">14, 0, 14, 0</column>
<column name="icmp_ln137_reg_228">1, 0, 1, 0</column>
<column name="icmp_ln142_1_reg_267">1, 0, 1, 0</column>
<column name="icmp_ln142_reg_262">1, 0, 1, 0</column>
<column name="tmp_2_reg_249">32, 0, 32, 0</column>
<column name="tmp_3_reg_244">1, 0, 1, 0</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_reg_232">64, 32, 14, 0</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_reg_238">64, 32, 14, 0</column>
<column name="tmp_3_reg_244">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_860_p_din0">out, 32, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_860_p_din1">out, 32, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_860_p_opcode">out, 2, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_860_p_dout0">in, 32, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_860_p_ce">out, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_864_p_din0">out, 32, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_864_p_din1">out, 32, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_864_p_opcode">out, 5, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_864_p_dout0">in, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="grp_fu_864_p_ce">out, 1, ap_ctrl_hs, export_output_buffer_c1_Pipeline_RELU1, return value</column>
<column name="tmp_15">in, 7, ap_none, tmp_15, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0">out, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0">out, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1">out, 14, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1">out, 1, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
<column name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1">in, 32, ap_memory, conv1_float_255_255_float_1_9_9_float_float_255_255_ou, array</column>
</table>
</item>
</section>
</profile>
