V 50
K _ pd_pluse_timer
Y 1
D 0 0 290 140
Z 10
i 9
P 1 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 dds
A 0 110 10 0 2 0 PINTYPE=IN
P 2 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 rst_n
A 0 90 10 0 2 0 PINTYPE=IN
P 3 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 stateover
A 0 70 10 0 2 0 PINTYPE=IN
P 5 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 pluse_start
A 0 50 10 0 2 0 PINTYPE=IN
P 4 290 100 270 100 0 3 0
L 160 100 10 0 2 0 1 0 count[15:0]
A 270 110 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=pd_pluse_timer
U 20 0 10 0 3 0 VFILE=D:/12_8/12_8_dds/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/hdl/pd_pluse_timer.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=pd_pluse_timer
U 20 -40 10 0 3 0 PINORDER=dds rst_n stateover count[15:0] pluse_start 
b 20 20 270 120
E
