;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP 10, 0
	SUB 0, @1
	SUB <0, @949
	SUB @128, 176
	SUB @-127, 100
	CMP -207, <-120
	SLT <-10, 0
	SUB @121, 103
	CMP @-126, 100
	CMP @-126, 100
	MOV -4, <-20
	SPL @-10, 30
	SPL @-10, 30
	SUB @124, 106
	SUB 0, @778
	JMZ 12, 17
	CMP @-126, 100
	SUB @121, 103
	JMZ -207, @-160
	SUB 12, @10
	JMP 821, 2
	SUB -206, <-126
	JMZ <124, 106
	ADD -7, <-20
	ADD -7, <-20
	SUB 12, <17
	SUB @124, 106
	SLT 10, 0
	SUB @-13, 60
	JMN -4, -20
	CMP 12, <17
	JMZ <121, 106
	MOV -4, <-20
	JMP 821
	SUB @128, 176
	SPL 0, <-52
	SUB @128, 176
	SUB 10, @21
	SUB #4, -20
	SPL 0, <-52
	SUB @128, 176
	MOV #4, -20
	SPL 0, <-52
	ADD #270, <1
	DJN 300, 90
	DJN 300, 90
	DJN -1, @-20
