

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Dec 14 01:36:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   332932|   332932|  3.329 ms|  3.329 ms|  332933|  332933|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_124   |dft_Pipeline_VITIS_LOOP_24_2   |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|       no|
        |grp_dft_Pipeline_VITIS_LOOP_36_3_fu_139   |dft_Pipeline_VITIS_LOOP_36_3   |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_24_21_fu_149  |dft_Pipeline_VITIS_LOOP_24_21  |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |   332672|   332672|      2599|          -|          -|   128|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1521|   1460|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    357|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1564|   1839|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_124   |dft_Pipeline_VITIS_LOOP_24_2        |        0|   0|  576|  343|    0|
    |grp_dft_Pipeline_VITIS_LOOP_24_21_fu_149  |dft_Pipeline_VITIS_LOOP_24_21       |        0|   0|  576|  343|    0|
    |grp_dft_Pipeline_VITIS_LOOP_36_3_fu_139   |dft_Pipeline_VITIS_LOOP_36_3        |        0|   0|   21|   63|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U23    |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24         |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                    |        0|   5| 1521| 1460|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |tempReal_U                |tempReal_RAM_AUTO_1R1W              |        1|  0|   0|    0|   256|   32|     1|         8192|
    |tempImag_U                |tempReal_RAM_AUTO_1R1W              |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_185_p2  |         +|   0|  0|  14|           9|           2|
    |or_ln15_fu_209_p2   |        or|   0|  0|   8|           8|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  22|          17|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  42|          8|    1|          8|
    |cos_coefficients_table_address0  |  14|          3|    8|         24|
    |cos_coefficients_table_ce0       |  14|          3|    1|          3|
    |grp_fu_279_ce                    |  14|          3|    1|          3|
    |grp_fu_279_opcode                |  14|          3|    2|          6|
    |grp_fu_279_p0                    |  14|          3|   32|         96|
    |grp_fu_279_p1                    |  14|          3|   32|         96|
    |grp_fu_283_ce                    |  14|          3|    1|          3|
    |grp_fu_283_p0                    |  14|          3|   32|         96|
    |grp_fu_283_p1                    |  14|          3|   32|         96|
    |i_fu_58                          |   9|          2|    9|         18|
    |imag_sample_address0             |  14|          3|    8|         24|
    |imag_sample_ce0                  |  14|          3|    1|          3|
    |real_sample_address0             |  14|          3|    8|         24|
    |real_sample_ce0                  |  14|          3|    1|          3|
    |sin_coefficients_table_address0  |  14|          3|    8|         24|
    |sin_coefficients_table_ce0       |  14|          3|    1|          3|
    |tempImag_address0                |  20|          4|    8|         32|
    |tempImag_ce0                     |  14|          3|    1|          3|
    |tempImag_d0                      |  14|          3|   32|         96|
    |tempReal_address0                |  20|          4|    8|         32|
    |tempReal_ce0                     |  14|          3|    1|          3|
    |tempReal_d0                      |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 357|         75|  260|        792|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  7|   0|    7|          0|
    |grp_dft_Pipeline_VITIS_LOOP_24_21_fu_149_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_124_ap_start_reg   |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_36_3_fu_139_ap_start_reg   |  1|   0|    1|          0|
    |i_1_reg_259                                            |  9|   0|    9|          0|
    |i_fu_58                                                |  9|   0|    9|          0|
    |or_ln15_reg_273                                        |  7|   0|    8|          1|
    |trunc_ln27_reg_267                                     |  8|   0|    8|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 43|   0|   44|          1|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|Out_R_address0        |  out|    8|   ap_memory|         Out_R|         array|
|Out_R_ce0             |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_we0             |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_d0              |  out|   32|   ap_memory|         Out_R|         array|
|Out_I_address0        |  out|    8|   ap_memory|         Out_I|         array|
|Out_I_ce0             |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_we0             |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_d0              |  out|   32|   ap_memory|         Out_I|         array|
+----------------------+-----+-----+------------+--------------+--------------+

