{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:43:13 2018 " "Info: Processing started: Sun Jun 03 15:43:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16bit_2k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_16bit_2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_16Bit_2K-RTL " "Info: Found design unit 1: FIFO_16Bit_2K-RTL" {  } { { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16Bit_2K " "Info: Found entity 1: FIFO_16Bit_2K" {  } { { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb2_sdram_project.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file usb2_sdram_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB2_SDRAM_Project-RTL " "Info: Found design unit 1: USB2_SDRAM_Project-RTL" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB2_SDRAM_Project " "Info: Found entity 1: USB2_SDRAM_Project" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_Controller-RTL " "Info: Found design unit 1: SDRAM_Controller-RTL" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Info: Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Info: Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_core-SYN " "Info: Found design unit 1: pll_core-SYN" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_Core " "Info: Found entity 1: PLL_Core" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKGen-RTL " "Info: Found design unit 1: CLKGen-RTL" {  } { { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKGen " "Info: Found entity 1: CLKGen" {  } { { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_core-SYN " "Info: Found design unit 1: fifo_core-SYN" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Core " "Info: Found entity 1: FIFO_Core" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enfilter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file enfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_Filter-RTL " "Info: Found design unit 1: Encode_Filter-RTL" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_Filter " "Info: Found entity 1: Encode_Filter" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_4x.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encode_4x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_4x-RTL " "Info: Found design unit 1: Encode_4x-RTL" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_4x " "Info: Found entity 1: Encode_4x" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcheck.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Check-RTL " "Info: Found design unit 1: LED_Check-RTL" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_Check " "Info: Found entity 1: LED_Check" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodecp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encodecp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_CP-RTL " "Info: Found design unit 1: Encode_CP-RTL" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_CP " "Info: Found entity 1: Encode_CP" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "USB2_SDRAM_Project " "Info: Elaborating entity \"USB2_SDRAM_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_En USB2_SDRAM_Project.vhd(33) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(33): used implicit default value for signal \"Laser_En\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_ST USB2_SDRAM_Project.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(34): used implicit default value for signal \"Laser_ST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_Clk USB2_SDRAM_Project.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(35): used implicit default value for signal \"Laser_Clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_RD_CP USB2_SDRAM_Project.vhd(261) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(261): used implicit default value for signal \"FIFO_RD_CP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 261 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EMPTY_tt USB2_SDRAM_Project.vhd(263) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(263): object \"EMPTY_tt\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAMEMPTY_tt USB2_SDRAM_Project.vhd(264) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(264): object \"SDRAMEMPTY_tt\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Out_en USB2_SDRAM_Project.vhd(275) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(275): object \"EN_Out_en\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rEncode_Delay USB2_SDRAM_Project.vhd(276) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(276): object \"rEncode_Delay\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CPU_Read_4_t USB2_SDRAM_Project.vhd(290) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(290): used implicit default value for signal \"CPU_Read_4_t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 290 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rMode_Sel USB2_SDRAM_Project.vhd(291) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(291): object \"rMode_Sel\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_Data USB2_SDRAM_Project.vhd(293) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(293): object \"rLaser_Data\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_En USB2_SDRAM_Project.vhd(294) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(294): object \"rLaser_En\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_Set USB2_SDRAM_Project.vhd(295) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(295): object \"rLaser_Set\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_Laser_CP USB2_SDRAM_Project.vhd(296) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(296): object \"CPU_Laser_CP\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRam_Addr_Clr USB2_SDRAM_Project.vhd(299) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(299): object \"rRam_Addr_Clr\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRam_Read_T USB2_SDRAM_Project.vhd(300) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(300): object \"rRam_Read_T\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_CP USB2_SDRAM_Project.vhd(304) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(304): object \"EN_Laser_CP\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_STR USB2_SDRAM_Project.vhd(305) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(305): object \"EN_Laser_STR\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_RD USB2_SDRAM_Project.vhd(306) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(306): object \"EN_Laser_RD\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_1_t USB2_SDRAM_Project.vhd(401) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(401): signal \"CPU_Read_1_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_2_t USB2_SDRAM_Project.vhd(402) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(402): signal \"CPU_Read_2_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_3_t USB2_SDRAM_Project.vhd(403) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(403): signal \"CPU_Read_3_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_4_t USB2_SDRAM_Project.vhd(404) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(404): signal \"CPU_Read_4_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_1 USB2_SDRAM_Project.vhd(414) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(414): signal \"CPU_Command_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(416) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(416): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(419) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(419): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_4 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_4 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(431) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(431): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(434) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(434): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(435) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(435): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(436) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(436): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(439) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(439) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(442) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(442) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(463) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(463): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Check_Led USB2_SDRAM_Project.vhd(466) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(466): signal \"Check_Led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_DIV USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_DIV\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Conter_Min USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Conter_Min\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Conter_Max USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Conter_Max\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Clr USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Clr\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rEncode_Word USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"rEncode_Word\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_1_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_1_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_2_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_2_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_3_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_3_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Check_Led USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"Check_Led\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "CPU_Read_4 USB2_SDRAM_Project.vhd(286) " "Warning (10873): Using initial value X (don't care) for net \"CPU_Read_4\" at USB2_SDRAM_Project.vhd(286)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 286 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Clr USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Clr\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[8\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[8\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[9\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[9\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[10\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[10\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[11\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[11\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[12\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[12\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[13\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[13\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[14\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[14\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[15\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[15\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[16\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[16\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[17\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[17\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[18\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[18\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[19\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[19\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[20\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[20\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[21\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[21\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[22\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[22\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[23\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[23\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[8\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[8\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[9\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[9\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[10\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[10\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[11\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[11\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[12\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[12\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[13\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[13\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[14\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[14\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[15\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[15\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[16\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[16\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[17\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[17\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[18\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[18\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[19\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[19\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[20\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[20\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[21\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[21\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[22\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[22\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[23\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[23\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKGen CLKGen:U0 " "Info: Elaborating entity \"CLKGen\" for hierarchy \"CLKGen:U0\"" {  } { { "USB2_SDRAM_Project.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Core CLKGen:U0\|PLL_Core:U0 " "Info: Elaborating entity \"PLL_Core\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\"" {  } { { "CLKGen.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "altpll_component" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Instantiated megafunction \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Info: Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Info: Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info: Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_Core " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_Core\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_core_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_core_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Core_altpll " "Info: Found entity 1: PLL_Core_altpll" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Core_altpll CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated " "Info: Elaborating entity \"PLL_Core_altpll\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16Bit_2K FIFO_16Bit_2K:U1 " "Info: Elaborating entity \"FIFO_16Bit_2K\" for hierarchy \"FIFO_16Bit_2K:U1\"" {  } { { "USB2_SDRAM_Project.vhd" "U1" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Core FIFO_16Bit_2K:U1\|FIFO_Core:U0 " "Info: Elaborating entity \"FIFO_Core\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\"" {  } { { "FIFO_16Bit_2K.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "dcfifo_component" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_d7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7n1 " "Info: Found entity 1: dcfifo_d7n1" {  } { { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7n1 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated " "Info: Elaborating entity \"dcfifo_d7n1\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Info: Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_d7n1.tdf" "rdptr_g_gray2bin" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Info: Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_777:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_777\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_d7n1.tdf" "rdptr_g1p" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Info: Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_3lc\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_d7n1.tdf" "wrptr_g1p" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm31 " "Info: Found entity 1: altsyncram_gm31" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gm31 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram " "Info: Elaborating entity \"altsyncram_gm31\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\"" {  } { { "db/dcfifo_d7n1.tdf" "fifo_ram" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:rs_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_d7n1.tdf" "rs_brp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_d7n1.tdf" "rs_dgwp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe13 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe13" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_d7n1.tdf" "ws_dgrp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7n1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 91 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 99 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U2 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:U2\"" {  } { { "USB2_SDRAM_Project.vhd" "U2" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Controller:U3 " "Info: Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Controller:U3\"" {  } { { "USB2_SDRAM_Project.vhd" "U3" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_Filter Encode_Filter:U6 " "Info: Elaborating entity \"Encode_Filter\" for hierarchy \"Encode_Filter:U6\"" {  } { { "USB2_SDRAM_Project.vhd" "U6" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 595 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dfilter5 ENFilter.vhd(26) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal \"dfilter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D ENFilter.vhd(26) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dfilter5 ENFilter.vhd(28) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(28): signal \"dfilter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_t ENFilter.vhd(34) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(34): signal \"Q_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q_t ENFilter.vhd(24) " "Warning (10631): VHDL Process Statement warning at ENFilter.vhd(24): inferring latch(es) for signal or variable \"Q_t\", which holds its previous value in one or more paths through the process" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_t ENFilter.vhd(24) " "Info (10041): Inferred latch for \"Q_t\" at ENFilter.vhd(24)" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_4x Encode_4x:U8 " "Info: Elaborating entity \"Encode_4x\" for hierarchy \"Encode_4x:U8\"" {  } { { "USB2_SDRAM_Project.vhd" "U8" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 613 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Counter Encode_4x.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at Encode_4x.vhd(13): used implicit default value for signal \"Counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_A_Delay Encode_4x.vhd(42) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal \"En_A_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_A Encode_4x.vhd(42) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal \"En_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_B_Delay Encode_4x.vhd(43) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal \"En_B_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_B Encode_4x.vhd(43) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal \"En_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Count_En Encode_4x.vhd(52) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(52): signal \"En_Count_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Count_Dir Encode_4x.vhd(53) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(53): signal \"En_Count_Dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(54) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Encode_4x.vhd(54) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(56) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(56): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(62) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(62): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(65) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(65): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Encode_4x.vhd(66) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(66): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(67) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(67): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(73) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(73): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cInt_t Encode_4x.vhd(79) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(79): signal \"cInt_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Counter_t Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"Counter_t\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Div_Counter Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"Div_Counter\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cInt_t Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"cInt_t\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cInt_t Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"cInt_t\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[0\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[0\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[1\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[1\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[2\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[2\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[3\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[3\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[4\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[4\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[5\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[5\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[6\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[6\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[7\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[7\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[0\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[0\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[1\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[1\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[2\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[2\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[3\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[3\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[4\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[4\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[5\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[5\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[6\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[6\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[7\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[7\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[8\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[8\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[9\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[9\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[10\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[10\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[11\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[11\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[12\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[12\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[13\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[13\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[14\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[14\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[15\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[15\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[16\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[16\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[17\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[17\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[18\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[18\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[19\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[19\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[20\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[20\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[21\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[21\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[22\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[22\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[23\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[23\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Check LED_Check:U9 " "Info: Elaborating entity \"LED_Check\" for hierarchy \"LED_Check:U9\"" {  } { { "USB2_SDRAM_Project.vhd" "U9" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 629 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_CP Encode_CP:U10 " "Info: Elaborating entity \"Encode_CP\" for hierarchy \"Encode_CP:U10\"" {  } { { "USB2_SDRAM_Project.vhd" "U10" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Word EncodeCP.vhd(30) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(30): signal \"Word\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rWord EncodeCP.vhd(34) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(34): signal \"rWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(35) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(35): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(39) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(39): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(43) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(43): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(48) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(48): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(52) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(52): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(53) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(53): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rWord EncodeCP.vhd(55) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(55): signal \"rWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rWord EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"rWord\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Delay EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"Delay\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STR EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"STR\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CP EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"CP\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"RD\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CP EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"CP\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STR EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"STR\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[0\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[0\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[1\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[1\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[2\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[2\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[3\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[3\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[4\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[4\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[5\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[5\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[6\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[6\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[7\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[7\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[0\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[0\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[1\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[1\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[2\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[2\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[3\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[3\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[4\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[4\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[5\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[5\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[6\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[6\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[7\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[7\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 16 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 23 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 24 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 25 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 26 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 27 -1 0 } } { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 44 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 47 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 64 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 68 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 47 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[0\] CPU_Read_1\[0\]~_emulated CPU_Read_1\[0\]~latch " "Warning (13310): Register \"CPU_Read_1\[0\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[0\]~_emulated\" and latch \"CPU_Read_1\[0\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[1\] CPU_Read_1\[1\]~_emulated CPU_Read_1\[1\]~latch " "Warning (13310): Register \"CPU_Read_1\[1\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[1\]~_emulated\" and latch \"CPU_Read_1\[1\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[2\] CPU_Read_1\[2\]~_emulated CPU_Read_1\[2\]~latch " "Warning (13310): Register \"CPU_Read_1\[2\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[2\]~_emulated\" and latch \"CPU_Read_1\[2\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[3\] CPU_Read_1\[3\]~_emulated CPU_Read_1\[3\]~latch " "Warning (13310): Register \"CPU_Read_1\[3\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[3\]~_emulated\" and latch \"CPU_Read_1\[3\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[4\] CPU_Read_1\[4\]~_emulated CPU_Read_1\[4\]~latch " "Warning (13310): Register \"CPU_Read_1\[4\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[4\]~_emulated\" and latch \"CPU_Read_1\[4\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[5\] CPU_Read_1\[5\]~_emulated CPU_Read_1\[5\]~latch " "Warning (13310): Register \"CPU_Read_1\[5\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[5\]~_emulated\" and latch \"CPU_Read_1\[5\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[6\] CPU_Read_1\[6\]~_emulated CPU_Read_1\[6\]~latch " "Warning (13310): Register \"CPU_Read_1\[6\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[6\]~_emulated\" and latch \"CPU_Read_1\[6\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[7\] CPU_Read_1\[7\]~_emulated CPU_Read_1\[7\]~latch " "Warning (13310): Register \"CPU_Read_1\[7\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[7\]~_emulated\" and latch \"CPU_Read_1\[7\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SLWR VCC " "Warning (13410): Pin \"SLWR\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_En GND " "Warning (13410): Pin \"Laser_En\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_ST GND " "Warning (13410): Pin \"Laser_ST\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_Clk GND " "Warning (13410): Pin \"Laser_Clk\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CKE0 VCC " "Warning (13410): Pin \"CKE0\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CSn0 GND " "Warning (13410): Pin \"CSn0\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CKE1 VCC " "Warning (13410): Pin \"CKE1\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CSn1 GND " "Warning (13410): Pin \"CSn1\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[0\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[1\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[2\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[3\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[4\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[5\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[6\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[7\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[8\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[9\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 " "Info: Adding node \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGB " "Warning (15610): No output dependent on input pin \"FLAGB\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Laser_On " "Warning (15610): No output dependent on input pin \"Laser_On\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encode_A " "Warning (15610): No output dependent on input pin \"Encode_A\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encode_B " "Warning (15610): No output dependent on input pin \"Encode_B\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Info: Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Info: Implemented 69 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Info: Implemented 40 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "830 " "Info: Implemented 830 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Info: Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:43:21 2018 " "Info: Processing ended: Sun Jun 03 15:43:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:43:22 2018 " "Info: Processing started: Sun Jun 03 15:43:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "USB2_SDRAM_Project EP4CE10F17C8 " "Info: Selected device EP4CE10F17C8 for design \"USB2_SDRAM_Project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] 9 4 0 0 " "Info: Implementing clock multiplication of 9, clock division of 4, and phase shift of 0 degrees (0 ps) for CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] 3 8 0 0 " "Info: Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3043 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3045 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3047 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3049 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[6\]\|combout " "Warning: Node \"Check_Led\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[7\]\|combout " "Warning: Node \"Check_Led\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[2\]\|combout " "Warning: Node \"Check_Led\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[3\]\|combout " "Warning: Node \"Check_Led\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[5\]\|combout " "Warning: Node \"Check_Led\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[4\]\|combout " "Warning: Node \"Check_Led\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[1\]\|combout " "Warning: Node \"Check_Led\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[0\]\|combout " "Warning: Node \"Check_Led\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[0\]~latch\|combout " "Warning: Node \"CPU_Read_1\[0\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[0\]\|combout " "Warning: Node \"CPU_Read_1_t\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[1\]~latch\|combout " "Warning: Node \"CPU_Read_1\[1\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[1\]\|combout " "Warning: Node \"CPU_Read_1_t\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[2\]~latch\|combout " "Warning: Node \"CPU_Read_1\[2\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[2\]\|combout " "Warning: Node \"CPU_Read_1_t\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[3\]~latch\|combout " "Warning: Node \"CPU_Read_1\[3\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[3\]\|combout " "Warning: Node \"CPU_Read_1_t\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[4\]~latch\|combout " "Warning: Node \"CPU_Read_1\[4\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[4\]\|combout " "Warning: Node \"CPU_Read_1_t\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[5\]~latch\|combout " "Warning: Node \"CPU_Read_1\[5\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[5\]\|combout " "Warning: Node \"CPU_Read_1_t\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[6\]~latch\|combout " "Warning: Node \"CPU_Read_1\[6\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[6\]\|combout " "Warning: Node \"CPU_Read_1_t\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[7\]~latch\|combout " "Warning: Node \"CPU_Read_1\[7\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[7\]\|combout " "Warning: Node \"CPU_Read_1_t\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7n1 " "Info: Entity dcfifo_d7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter: *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning: Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "USB2_SDRAM_Project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'USB2_SDRAM_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Info: Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833       CLK48M " "Info:   20.833       CLK48M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       CPU_RD " "Info:    1.000       CPU_RD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      CPU_Set " "Info:    1.000      CPU_Set" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       CPU_WR " "Info:    1.000       CPU_WR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LED_Check:U9\|Low_Clk_Counter\[19\] " "Info:    1.000 LED_Check:U9\|Low_Clk_Counter\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    9.259 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.554 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   55.554 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK48M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLK48M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3016 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 644 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 644 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info: Automatically promoted node LED_Check:U9\|Low_Clk_Counter\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_Check:U9\|Low_Clk_Counter\[19\]~55 " "Info: Destination node LED_Check:U9\|Low_Clk_Counter\[19\]~55" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 17 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Check:U9|Low_Clk_Counter[19]~55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1385 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 17 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Check:U9|Low_Clk_Counter[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 254 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Check_Led\[7\]~1  " "Info: Automatically promoted node Check_Led\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Check_Led[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1661 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Read_1_t\[7\]~1  " "Info: Automatically promoted node CPU_Read_1_t\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Read_1_t[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1867 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn_t  " "Info: Automatically promoted node resetn_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Controller:U3\|Empty " "Info: Destination node SDRAM_Controller:U3\|Empty" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U3|Empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Controller:U4\|Empty " "Info: Destination node SDRAM_Controller:U4\|Empty" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U4|Empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 902 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 243 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 761 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[0\] CLK0~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 43 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[0\] CLK1~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 56 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[1\] IFCLK~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"IFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 20 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 Cyclone IV E " "Warning: 66 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGB 3.3-V LVTTL L9 " "Info: Pin FLAGB uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { FLAGB } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGB" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 19 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Laser_On 3.3-V LVTTL N14 " "Info: Pin Laser_On uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Laser_On } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Laser_On" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 32 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Laser_On } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 199 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Encode_A 3.3-V LVTTL L1 " "Info: Pin Encode_A uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Encode_A } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Encode_A" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 39 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Encode_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 203 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Encode_B 3.3-V LVTTL K2 " "Info: Pin Encode_B uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Encode_B } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Encode_B" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 40 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Encode_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 204 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[0\] 3.3-V LVTTL K16 " "Info: Pin CPU_Data\[0\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[1\] 3.3-V LVTTL L15 " "Info: Pin CPU_Data\[1\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[2\] 3.3-V LVTTL L16 " "Info: Pin CPU_Data\[2\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 88 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[3\] 3.3-V LVTTL L14 " "Info: Pin CPU_Data\[3\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 89 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[4\] 3.3-V LVTTL N15 " "Info: Pin CPU_Data\[4\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 90 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[5\] 3.3-V LVTTL N16 " "Info: Pin CPU_Data\[5\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 91 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[6\] 3.3-V LVTTL P15 " "Info: Pin CPU_Data\[6\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[7\] 3.3-V LVTTL P16 " "Info: Pin CPU_Data\[7\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[0\] 3.3-V LVTTL L2 " "Info: Pin DQ0\[0\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[1\] 3.3-V LVTTL L4 " "Info: Pin DQ0\[1\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[2\] 3.3-V LVTTL N3 " "Info: Pin DQ0\[2\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 143 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[3\] 3.3-V LVTTL N1 " "Info: Pin DQ0\[3\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 144 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[4\] 3.3-V LVTTL N5 " "Info: Pin DQ0\[4\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 145 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[5\] 3.3-V LVTTL N2 " "Info: Pin DQ0\[5\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 146 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[6\] 3.3-V LVTTL P1 " "Info: Pin DQ0\[6\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 147 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[7\] 3.3-V LVTTL P2 " "Info: Pin DQ0\[7\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 148 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[8\] 3.3-V LVTTL R6 " "Info: Pin DQ0\[8\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 149 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[9\] 3.3-V LVTTL T6 " "Info: Pin DQ0\[9\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 150 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[10\] 3.3-V LVTTL R5 " "Info: Pin DQ0\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[11\] 3.3-V LVTTL T5 " "Info: Pin DQ0\[11\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[12\] 3.3-V LVTTL R4 " "Info: Pin DQ0\[12\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[13\] 3.3-V LVTTL T4 " "Info: Pin DQ0\[13\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[14\] 3.3-V LVTTL R3 " "Info: Pin DQ0\[14\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[15\] 3.3-V LVTTL T3 " "Info: Pin DQ0\[15\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[0\] 3.3-V LVTTL B3 " "Info: Pin DQ1\[0\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[1\] 3.3-V LVTTL A3 " "Info: Pin DQ1\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[2\] 3.3-V LVTTL B4 " "Info: Pin DQ1\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[3\] 3.3-V LVTTL A4 " "Info: Pin DQ1\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[4\] 3.3-V LVTTL B5 " "Info: Pin DQ1\[4\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[5\] 3.3-V LVTTL A5 " "Info: Pin DQ1\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 177 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[6\] 3.3-V LVTTL B6 " "Info: Pin DQ1\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[7\] 3.3-V LVTTL A6 " "Info: Pin DQ1\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[8\] 3.3-V LVTTL D1 " "Info: Pin DQ1\[8\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[9\] 3.3-V LVTTL F3 " "Info: Pin DQ1\[9\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[10\] 3.3-V LVTTL F1 " "Info: Pin DQ1\[10\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[11\] 3.3-V LVTTL F2 " "Info: Pin DQ1\[11\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[12\] 3.3-V LVTTL G1 " "Info: Pin DQ1\[12\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 184 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[13\] 3.3-V LVTTL G2 " "Info: Pin DQ1\[13\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 185 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[14\] 3.3-V LVTTL J1 " "Info: Pin DQ1\[14\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[15\] 3.3-V LVTTL J2 " "Info: Pin DQ1\[15\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGC 3.3-V LVTTL N12 " "Info: Pin FLAGC uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { FLAGC } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGC" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESETn 3.3-V LVTTL N13 " "Info: Pin RESETn uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { RESETn } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESETn" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 188 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK48M 3.3-V LVTTL E1 " "Info: Pin CLK48M uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK48M } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK48M" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 189 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Set 3.3-V LVTTL N11 " "Info: Pin CPU_Set uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Set } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Set" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 29 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RD 3.3-V LVTTL D15 " "Info: Pin CPU_RD uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_RD } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RD" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 28 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[0\] 3.3-V LVTTL D14 " "Info: Pin DATAIN\[0\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[1\] 3.3-V LVTTL F15 " "Info: Pin DATAIN\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[2\] 3.3-V LVTTL F16 " "Info: Pin DATAIN\[2\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 96 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[3\] 3.3-V LVTTL G15 " "Info: Pin DATAIN\[3\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[4\] 3.3-V LVTTL G16 " "Info: Pin DATAIN\[4\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[5\] 3.3-V LVTTL J15 " "Info: Pin DATAIN\[5\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[6\] 3.3-V LVTTL J16 " "Info: Pin DATAIN\[6\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 100 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[7\] 3.3-V LVTTL K15 " "Info: Pin DATAIN\[7\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 101 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[8\] 3.3-V LVTTL P14 " "Info: Pin DATAIN\[8\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 102 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[9\] 3.3-V LVTTL R16 " "Info: Pin DATAIN\[9\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 103 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[10\] 3.3-V LVTTL T15 " "Info: Pin DATAIN\[10\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 104 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[11\] 3.3-V LVTTL R14 " "Info: Pin DATAIN\[11\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 105 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[12\] 3.3-V LVTTL T14 " "Info: Pin DATAIN\[12\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 106 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[13\] 3.3-V LVTTL R13 " "Info: Pin DATAIN\[13\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 107 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[14\] 3.3-V LVTTL T13 " "Info: Pin DATAIN\[14\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 108 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[15\] 3.3-V LVTTL R12 " "Info: Pin DATAIN\[15\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 109 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_WR 3.3-V LVTTL D16 " "Info: Pin CPU_WR uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_WR } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_WR" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 27 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.fit.smsg " "Info: Generated suppressed messages file E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Info: Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:43:32 2018 " "Info: Processing ended: Sun Jun 03 15:43:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:43:33 2018 " "Info: Processing started: Sun Jun 03 15:43:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:43:33 2018 " "Info: Processing started: Sun Jun 03 15:43:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_sta USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[2\]\|combout " "Warning: Node \"Check_Led\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[3\]\|combout " "Warning: Node \"Check_Led\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[7\]\|combout " "Warning: Node \"Check_Led\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[6\]\|combout " "Warning: Node \"Check_Led\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[1\]\|combout " "Warning: Node \"Check_Led\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[0\]\|combout " "Warning: Node \"Check_Led\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[4\]\|combout " "Warning: Node \"Check_Led\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[5\]\|combout " "Warning: Node \"Check_Led\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[0\]~latch\|combout " "Warning: Node \"CPU_Read_1\[0\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[0\]\|combout " "Warning: Node \"CPU_Read_1_t\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[1\]\|combout " "Warning: Node \"CPU_Read_1_t\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[1\]~latch\|combout " "Warning: Node \"CPU_Read_1\[1\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[2\]~latch\|combout " "Warning: Node \"CPU_Read_1\[2\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[2\]\|combout " "Warning: Node \"CPU_Read_1_t\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[3\]~latch\|combout " "Warning: Node \"CPU_Read_1\[3\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[3\]\|combout " "Warning: Node \"CPU_Read_1_t\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[4\]~latch\|combout " "Warning: Node \"CPU_Read_1\[4\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[4\]\|combout " "Warning: Node \"CPU_Read_1_t\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[5\]\|combout " "Warning: Node \"CPU_Read_1_t\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[5\]~latch\|combout " "Warning: Node \"CPU_Read_1\[5\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[6\]\|combout " "Warning: Node \"CPU_Read_1_t\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[6\]~latch\|combout " "Warning: Node \"CPU_Read_1\[6\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[7\]~latch\|combout " "Warning: Node \"CPU_Read_1\[7\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[7\]\|combout " "Warning: Node \"CPU_Read_1_t\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:43:35 2018 " "Info: Processing ended: Sun Jun 03 15:43:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7n1 " "Info: Entity dcfifo_d7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 876 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at qsta_default_script.tcl(876): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 876 Argument <to> is not an object ID " "Warning: Ignored set_false_path at qsta_default_script.tcl(876): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info: read_sdc" {  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.0/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "USB2_SDRAM_Project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'USB2_SDRAM_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name CLK48M CLK48M " "Info: create_clock -period 20.833 -waveform \{0.000 10.416\} -name CLK48M CLK48M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{U0\|U0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LED_Check:U9\|Low_Clk_Counter\[19\] LED_Check:U9\|Low_Clk_Counter\[19\] " "Info: create_clock -period 1.000 -name LED_Check:U9\|Low_Clk_Counter\[19\] LED_Check:U9\|Low_Clk_Counter\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_WR CPU_WR " "Info: create_clock -period 1.000 -name CPU_WR CPU_WR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_RD CPU_RD " "Info: create_clock -period 1.000 -name CPU_RD CPU_RD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_Set CPU_Set " "Info: create_clock -period 1.000 -name CPU_Set CPU_Set" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.402 " "Info: Worst-case setup slack is -6.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.402       -43.761 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -6.402       -43.761 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580       -45.606 CPU_Set  " "Info:    -4.580       -45.606 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304        -1.165 CPU_WR  " "Info:    -0.304        -1.165 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.101 CLK48M  " "Info:    -0.101        -0.101 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095        -0.540 CPU_RD  " "Info:    -0.095        -0.540 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.040         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.443         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.443         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.915 " "Info: Worst-case hold slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915        -5.482 CPU_Set  " "Info:    -0.915        -5.482 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -0.658 CLK48M  " "Info:    -0.658        -0.658 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247         0.000 CPU_RD  " "Info:     0.247         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.432         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.435         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.452         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 CPU_WR  " "Info:     0.551         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.436 " "Info: Worst-case recovery slack is -0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436        -2.532 CPU_RD  " "Info:    -0.436        -2.532 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.089 " "Info: Worst-case removal slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 CPU_RD  " "Info:     0.089         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 CPU_WR  " "Info:    -3.000       -26.792 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.896 CPU_RD  " "Info:    -3.000       -14.896 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CPU_Set  " "Info:    -3.000        -3.000 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.346         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.346         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.162         0.000 CLK48M  " "Info:    10.162         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.535         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.535         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.799 " "Info: Worst-case setup slack is -5.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.799       -39.374 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -5.799       -39.374 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949       -40.503 CPU_Set  " "Info:    -3.949       -40.503 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.489 CPU_WR  " "Info:    -0.208        -0.489 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 CLK48M  " "Info:    -0.198        -0.198 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.120 CPU_RD  " "Info:    -0.060        -0.120 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.274         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.603         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     5.603         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Info: Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694        -3.755 CPU_Set  " "Info:    -0.694        -3.755 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674        -0.674 CLK48M  " "Info:    -0.674        -0.674 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 CPU_RD  " "Info:     0.227         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.382         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.400         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 CPU_WR  " "Info:     0.512         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.238 " "Info: Worst-case recovery slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -1.052 CPU_RD  " "Info:    -0.238        -1.052 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.062 " "Info: Worst-case removal slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 CPU_RD  " "Info:     0.062         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -26.792 CPU_WR  " "Info:    -3.000       -26.792 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.896 CPU_RD  " "Info:    -3.000       -14.896 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CPU_Set  " "Info:    -3.000        -3.000 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.487       -17.844 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.344         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.344         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.170         0.000 CLK48M  " "Info:    10.170         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.538         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.538         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.027 " "Info: Worst-case setup slack is -3.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.027       -16.011 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -3.027       -16.011 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.464       -19.412 CPU_Set  " "Info:    -2.464       -19.412 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.082 CLK48M  " "Info:    -0.082        -0.082 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 CPU_WR  " "Info:     0.459         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 CPU_RD  " "Info:     0.497         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.003         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     3.003         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.612         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     7.612         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.897 " "Info: Worst-case hold slack is -0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897        -6.416 CPU_Set  " "Info:    -0.897        -6.416 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -0.339 CLK48M  " "Info:    -0.339        -0.339 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116         0.000 CPU_RD  " "Info:     0.116         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.156         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.166         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:     0.179         0.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 CPU_WR  " "Info:     0.217         0.000 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.620 " "Info: Worst-case recovery slack is -0.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620        -4.488 CPU_RD  " "Info:    -0.620        -4.488 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.059 " "Info: Worst-case removal slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 CPU_RD  " "Info:     0.059         0.000 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.934 CPU_WR  " "Info:    -3.000       -24.934 CPU_WR " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -15.649 CPU_Set  " "Info:    -3.000       -15.649 CPU_Set " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.062 CPU_RD  " "Info:    -3.000       -14.062 CPU_RD " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info:    -1.000       -12.000 LED_Check:U9\|Low_Clk_Counter\[19\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.364         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.364         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680         0.000 CLK48M  " "Info:     9.680         0.000 CLK48M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.521         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    27.521         0.000 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Info: Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:43:39 2018 " "Info: Processing ended: Sun Jun 03 15:43:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:43:41 2018 " "Info: Processing started: Sun Jun 03 15:43:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_85c_slow.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_85c_slow.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_0c_slow.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_0c_slow.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_min_1200mv_0c_fast.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_min_1200mv_0c_fast.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_85c_vhd_slow.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_85c_vhd_slow.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_0c_vhd_slow.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_0c_vhd_slow.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_min_1200mv_0c_vhd_fast.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_min_1200mv_0c_vhd_fast.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_vhd.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_vhd.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:43:43 2018 " "Info: Processing ended: Sun Jun 03 15:43:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 219 s " "Info: Quartus II Full Compilation was successful. 0 errors, 219 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
