{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716721270902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716721270903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:01:10 2024 " "Processing started: Sun May 26 16:01:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716721270903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1716721270903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1716721270903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1716721271083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1716721271083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/BCD_to_7Segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/BCD_to_7Segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Segment-Behavioral " "Found design unit 1: BCD_to_7Segment-Behavioral" {  } { { "code/sources/BCD_to_7Segment.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/BCD_to_7Segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278492 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "code/sources/BCD_to_7Segment.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/BCD_to_7Segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/Bin_to_BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/Bin_to_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_to_BCD-Behavioral " "Found design unit 1: Bin_to_BCD-Behavioral" {  } { { "code/sources/Bin_to_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Bin_to_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_to_BCD " "Found entity 1: Bin_to_BCD" {  } { { "code/sources/Bin_to_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Bin_to_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/clock_1ms_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/clock_1ms_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_1ms_1hz-Behavioral " "Found design unit 1: clock_1ms_1hz-Behavioral" {  } { { "code/sources/clock_1ms_1hz.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/clock_1ms_1hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278493 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_1ms_1hz " "Found entity 1: clock_1ms_1hz" {  } { { "code/sources/clock_1ms_1hz.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/clock_1ms_1hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/clock_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/clock_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_ms-Behavioral " "Found design unit 1: clock_ms-Behavioral" {  } { { "code/sources/clock_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/clock_ms.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278494 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_ms " "Found entity 1: clock_ms" {  } { { "code/sources/clock_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/clock_ms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/configuration_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/configuration_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_fsm-Behavioral " "Found design unit 1: config_fsm-Behavioral" {  } { { "code/sources/configuration_fsm.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/configuration_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278495 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_fsm " "Found entity 1: config_fsm" {  } { { "code/sources/configuration_fsm.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/configuration_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-FSM " "Found design unit 1: controller-FSM" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278496 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/keypressed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/keypressed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypressed-Behavioral " "Found design unit 1: keypressed-Behavioral" {  } { { "code/sources/keypressed.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/keypressed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278497 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypressed " "Found entity 1: keypressed" {  } { { "code/sources/keypressed.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/keypressed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "code/sources/random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278497 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "code/sources/random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/Reaction_Timer_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/Reaction_Timer_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reaction_Timer_System-Behavioral " "Found design unit 1: Reaction_Timer_System-Behavioral" {  } { { "code/sources/Reaction_Timer_System.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reaction_Timer_System " "Found entity 1: Reaction_Timer_System" {  } { { "code/sources/Reaction_Timer_System.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/sources/stopwatch_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/sources/stopwatch_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch_ms-Behavioral " "Found design unit 1: stopwatch_ms-Behavioral" {  } { { "code/sources/stopwatch_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/stopwatch_ms.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278499 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_ms " "Found entity 1: stopwatch_ms" {  } { { "code/sources/stopwatch_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/stopwatch_ms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_BCD_to_7Segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_BCD_to_7Segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_BCD_to_7Segment-Behavioral " "Found design unit 1: tb_BCD_to_7Segment-Behavioral" {  } { { "code/testBenchs/tb_BCD_to_7Segment.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_BCD_to_7Segment.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278499 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_BCD_to_7Segment " "Found entity 1: tb_BCD_to_7Segment" {  } { { "code/testBenchs/tb_BCD_to_7Segment.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_BCD_to_7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_Bin_to_BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_Bin_to_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Bin_to_BCD-Behavioral " "Found design unit 1: tb_Bin_to_BCD-Behavioral" {  } { { "code/testBenchs/tb_Bin_to_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_Bin_to_BCD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278500 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Bin_to_BCD " "Found entity 1: tb_Bin_to_BCD" {  } { { "code/testBenchs/tb_Bin_to_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_Bin_to_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_clock_1ms_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_clock_1ms_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_1ms_1hz-Behavioral " "Found design unit 1: tb_clock_1ms_1hz-Behavioral" {  } { { "code/testBenchs/tb_clock_1ms_1hz.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_clock_1ms_1hz.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278501 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_1ms_1hz " "Found entity 1: tb_clock_1ms_1hz" {  } { { "code/testBenchs/tb_clock_1ms_1hz.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_clock_1ms_1hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_clock_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_clock_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_ms-Behavioral " "Found design unit 1: tb_clock_ms-Behavioral" {  } { { "code/testBenchs/tb_clock_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_clock_ms.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278501 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_ms " "Found entity 1: tb_clock_ms" {  } { { "code/testBenchs/tb_clock_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_clock_ms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_config_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_config_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_config_fsm-Behavioral " "Found design unit 1: tb_config_fsm-Behavioral" {  } { { "code/testBenchs/tb_config_fsm.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_config_fsm.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278502 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_config_fsm " "Found entity 1: tb_config_fsm" {  } { { "code/testBenchs/tb_config_fsm.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_config_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controller-Behavioral " "Found design unit 1: tb_controller-Behavioral" {  } { { "code/testBenchs/tb_controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_controller.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278502 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controller " "Found entity 1: tb_controller" {  } { { "code/testBenchs/tb_controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_keypressed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_keypressed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_keypressed-Behavioral " "Found design unit 1: tb_keypressed-Behavioral" {  } { { "code/testBenchs/tb_keypressed.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_keypressed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278503 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_keypressed " "Found entity 1: tb_keypressed" {  } { { "code/testBenchs/tb_keypressed.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_keypressed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_random_delay-Behavioral " "Found design unit 1: tb_random_delay-Behavioral" {  } { { "code/testBenchs/tb_random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_random_delay.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278504 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_random_delay " "Found entity 1: tb_random_delay" {  } { { "code/testBenchs/tb_random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testBenchs/tb_stopwatch_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/testBenchs/tb_stopwatch_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_stopwatch_ms-Behavioral " "Found design unit 1: tb_stopwatch_ms-Behavioral" {  } { { "code/testBenchs/tb_stopwatch_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_stopwatch_ms.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278504 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_stopwatch_ms " "Found entity 1: tb_stopwatch_ms" {  } { { "code/testBenchs/tb_stopwatch_ms.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/testBenchs/tb_stopwatch_ms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/ClockDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278505 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/ClockDivider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716721278505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716721278505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reaction_Timer_System " "Elaborating entity \"Reaction_Timer_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1716721278554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:uut0 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:uut0\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut0" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278556 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_1hz_reg ClockDivider.vhd(18) " "VHDL Process Statement warning at ClockDivider.vhd(18): inferring latch(es) for signal or variable \"clk_1hz_reg\", which holds its previous value in one or more paths through the process" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/ClockDivider.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278556 "|Reaction_Timer_System|ClockDivider:uut0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_1hz_reg ClockDivider.vhd(18) " "Inferred latch for \"clk_1hz_reg\" at ClockDivider.vhd(18)" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/ClockDivider.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278557 "|Reaction_Timer_System|ClockDivider:uut0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_ms clock_ms:uut1 " "Elaborating entity \"clock_ms\" for hierarchy \"clock_ms:uut1\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut1" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1ms_1hz clock_1ms_1hz:uut2 " "Elaborating entity \"clock_1ms_1hz\" for hierarchy \"clock_1ms_1hz:uut2\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut2" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypressed keypressed:uut3_key0 " "Elaborating entity \"keypressed\" for hierarchy \"keypressed:uut3_key0\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut3_key0" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:uut4 " "Elaborating entity \"controller\" for hierarchy \"controller:uut4\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut4" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable controller.vhd(61) " "Verilog HDL or VHDL warning at controller.vhd(61): object \"timer_enable\" assigned a value but never read" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_done controller.vhd(215) " "VHDL Process Statement warning at controller.vhd(215): signal \"config_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_done controller.vhd(236) " "VHDL Process Statement warning at controller.vhd(236): signal \"timer_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_done controller.vhd(252) " "VHDL Process Statement warning at controller.vhd(252): signal \"sp1_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_done controller.vhd(252) " "VHDL Process Statement warning at controller.vhd(252): signal \"sp2_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time_w controller.vhd(254) " "VHDL Process Statement warning at controller.vhd(254): signal \"sp1_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time_w controller.vhd(255) " "VHDL Process Statement warning at controller.vhd(255): signal \"sp2_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_cycles_reg controller.vhd(259) " "VHDL Process Statement warning at controller.vhd(259): signal \"test_cycles_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time controller.vhd(260) " "VHDL Process Statement warning at controller.vhd(260): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time controller.vhd(260) " "VHDL Process Statement warning at controller.vhd(260): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(261) " "VHDL Process Statement warning at controller.vhd(261): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time controller.vhd(262) " "VHDL Process Statement warning at controller.vhd(262): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time controller.vhd(262) " "VHDL Process Statement warning at controller.vhd(262): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278563 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(263) " "VHDL Process Statement warning at controller.vhd(263): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(266) " "VHDL Process Statement warning at controller.vhd(266): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(266) " "VHDL Process Statement warning at controller.vhd(266): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_score_reg controller.vhd(266) " "VHDL Process Statement warning at controller.vhd(266): signal \"target_score_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_done controller.vhd(274) " "VHDL Process Statement warning at controller.vhd(274): signal \"sec_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec5_done controller.vhd(282) " "VHDL Process Statement warning at controller.vhd(282): signal \"sec5_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(286) " "VHDL Process Statement warning at controller.vhd(286): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(286) " "VHDL Process Statement warning at controller.vhd(286): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(289) " "VHDL Process Statement warning at controller.vhd(289): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(289) " "VHDL Process Statement warning at controller.vhd(289): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(292) " "VHDL Process Statement warning at controller.vhd(292): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(292) " "VHDL Process Statement warning at controller.vhd(292): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(298) " "VHDL Process Statement warning at controller.vhd(298): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(301) " "VHDL Process Statement warning at controller.vhd(301): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(304) " "VHDL Process Statement warning at controller.vhd(304): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(305) " "VHDL Process Statement warning at controller.vhd(305): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(310) " "VHDL Process Statement warning at controller.vhd(310): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(311) " "VHDL Process Statement warning at controller.vhd(311): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(317) " "VHDL Process Statement warning at controller.vhd(317): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(318) " "VHDL Process Statement warning at controller.vhd(318): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg controller.vhd(323) " "VHDL Process Statement warning at controller.vhd(323): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg controller.vhd(324) " "VHDL Process Statement warning at controller.vhd(324): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test_cycles_reg controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"test_cycles_reg\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerA_reg controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"score_playerA_reg\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerB_reg controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"score_playerB_reg\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerA controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"stimulus_playerA\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerB controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"stimulus_playerB\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "config_enable controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"config_enable\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopwatch_enable controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"stopwatch_enable\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278564 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_en controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"sec_en\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec5_en controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"sec5_en\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp1_time controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"sp1_time\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp2_time controller.vhd(184) " "VHDL Process Statement warning at controller.vhd(184): inferring latch(es) for signal or variable \"sp2_time\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_en controller.vhd(342) " "VHDL Process Statement warning at controller.vhd(342): signal \"sec_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_count controller.vhd(343) " "VHDL Process Statement warning at controller.vhd(343): signal \"sec_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_count controller.vhd(344) " "VHDL Process Statement warning at controller.vhd(344): signal \"sec_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_count controller.vhd(337) " "VHDL Process Statement warning at controller.vhd(337): inferring latch(es) for signal or variable \"sec_count\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_done controller.vhd(337) " "VHDL Process Statement warning at controller.vhd(337): inferring latch(es) for signal or variable \"sec_done\", which holds its previous value in one or more paths through the process" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 337 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_done controller.vhd(337) " "Inferred latch for \"sec_done\" at controller.vhd(337)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_count\[0\] controller.vhd(337) " "Inferred latch for \"sec_count\[0\]\" at controller.vhd(337)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_count\[1\] controller.vhd(337) " "Inferred latch for \"sec_count\[1\]\" at controller.vhd(337)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[0\] controller.vhd(184) " "Inferred latch for \"sp2_time\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[1\] controller.vhd(184) " "Inferred latch for \"sp2_time\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[2\] controller.vhd(184) " "Inferred latch for \"sp2_time\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[3\] controller.vhd(184) " "Inferred latch for \"sp2_time\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[4\] controller.vhd(184) " "Inferred latch for \"sp2_time\[4\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[5\] controller.vhd(184) " "Inferred latch for \"sp2_time\[5\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[6\] controller.vhd(184) " "Inferred latch for \"sp2_time\[6\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[7\] controller.vhd(184) " "Inferred latch for \"sp2_time\[7\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[8\] controller.vhd(184) " "Inferred latch for \"sp2_time\[8\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[9\] controller.vhd(184) " "Inferred latch for \"sp2_time\[9\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[10\] controller.vhd(184) " "Inferred latch for \"sp2_time\[10\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[11\] controller.vhd(184) " "Inferred latch for \"sp2_time\[11\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[12\] controller.vhd(184) " "Inferred latch for \"sp2_time\[12\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[13\] controller.vhd(184) " "Inferred latch for \"sp2_time\[13\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[14\] controller.vhd(184) " "Inferred latch for \"sp2_time\[14\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[15\] controller.vhd(184) " "Inferred latch for \"sp2_time\[15\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[16\] controller.vhd(184) " "Inferred latch for \"sp2_time\[16\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[17\] controller.vhd(184) " "Inferred latch for \"sp2_time\[17\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[18\] controller.vhd(184) " "Inferred latch for \"sp2_time\[18\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[19\] controller.vhd(184) " "Inferred latch for \"sp2_time\[19\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[20\] controller.vhd(184) " "Inferred latch for \"sp2_time\[20\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[21\] controller.vhd(184) " "Inferred latch for \"sp2_time\[21\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[22\] controller.vhd(184) " "Inferred latch for \"sp2_time\[22\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[23\] controller.vhd(184) " "Inferred latch for \"sp2_time\[23\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[0\] controller.vhd(184) " "Inferred latch for \"sp1_time\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[1\] controller.vhd(184) " "Inferred latch for \"sp1_time\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[2\] controller.vhd(184) " "Inferred latch for \"sp1_time\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[3\] controller.vhd(184) " "Inferred latch for \"sp1_time\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278565 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[4\] controller.vhd(184) " "Inferred latch for \"sp1_time\[4\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[5\] controller.vhd(184) " "Inferred latch for \"sp1_time\[5\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[6\] controller.vhd(184) " "Inferred latch for \"sp1_time\[6\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[7\] controller.vhd(184) " "Inferred latch for \"sp1_time\[7\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[8\] controller.vhd(184) " "Inferred latch for \"sp1_time\[8\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[9\] controller.vhd(184) " "Inferred latch for \"sp1_time\[9\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[10\] controller.vhd(184) " "Inferred latch for \"sp1_time\[10\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[11\] controller.vhd(184) " "Inferred latch for \"sp1_time\[11\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[12\] controller.vhd(184) " "Inferred latch for \"sp1_time\[12\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[13\] controller.vhd(184) " "Inferred latch for \"sp1_time\[13\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[14\] controller.vhd(184) " "Inferred latch for \"sp1_time\[14\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[15\] controller.vhd(184) " "Inferred latch for \"sp1_time\[15\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[16\] controller.vhd(184) " "Inferred latch for \"sp1_time\[16\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[17\] controller.vhd(184) " "Inferred latch for \"sp1_time\[17\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[18\] controller.vhd(184) " "Inferred latch for \"sp1_time\[18\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[19\] controller.vhd(184) " "Inferred latch for \"sp1_time\[19\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[20\] controller.vhd(184) " "Inferred latch for \"sp1_time\[20\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[21\] controller.vhd(184) " "Inferred latch for \"sp1_time\[21\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[22\] controller.vhd(184) " "Inferred latch for \"sp1_time\[22\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[23\] controller.vhd(184) " "Inferred latch for \"sp1_time\[23\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PENALTY controller.vhd(184) " "Inferred latch for \"next_state.PENALTY\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP2_2 controller.vhd(184) " "Inferred latch for \"next_state.SP2_2\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP1_2 controller.vhd(184) " "Inferred latch for \"next_state.SP1_2\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WINNER controller.vhd(184) " "Inferred latch for \"next_state.WINNER\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SEC_DELAY controller.vhd(184) " "Inferred latch for \"next_state.SEC_DELAY\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COMPARE_SCORE controller.vhd(184) " "Inferred latch for \"next_state.COMPARE_SCORE\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INC_SCORE controller.vhd(184) " "Inferred latch for \"next_state.INC_SCORE\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.POINTS_ASSIGN controller.vhd(184) " "Inferred latch for \"next_state.POINTS_ASSIGN\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STIMULUS controller.vhd(184) " "Inferred latch for \"next_state.STIMULUS\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DELAY_TIMER controller.vhd(184) " "Inferred latch for \"next_state.DELAY_TIMER\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_for_START controller.vhd(184) " "Inferred latch for \"next_state.WAIT_for_START\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONFIG controller.vhd(184) " "Inferred latch for \"next_state.CONFIG\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE controller.vhd(184) " "Inferred latch for \"next_state.IDLE\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278566 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec5_en controller.vhd(184) " "Inferred latch for \"sec5_en\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_en controller.vhd(184) " "Inferred latch for \"sec_en\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopwatch_enable controller.vhd(184) " "Inferred latch for \"stopwatch_enable\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_enable controller.vhd(184) " "Inferred latch for \"config_enable\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[0\] controller.vhd(184) " "Inferred latch for \"stimulus_playerB\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[1\] controller.vhd(184) " "Inferred latch for \"stimulus_playerB\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[2\] controller.vhd(184) " "Inferred latch for \"stimulus_playerB\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[3\] controller.vhd(184) " "Inferred latch for \"stimulus_playerB\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[0\] controller.vhd(184) " "Inferred latch for \"stimulus_playerA\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[1\] controller.vhd(184) " "Inferred latch for \"stimulus_playerA\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[2\] controller.vhd(184) " "Inferred latch for \"stimulus_playerA\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[3\] controller.vhd(184) " "Inferred latch for \"stimulus_playerA\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[0\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[1\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[2\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[3\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[4\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[4\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[5\] controller.vhd(184) " "Inferred latch for \"score_playerB_reg\[5\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[0\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[1\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[2\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[3\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[4\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[4\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[5\] controller.vhd(184) " "Inferred latch for \"score_playerA_reg\[5\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[0\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[0\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[1\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[1\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[2\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[2\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278567 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[3\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[3\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278568 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[4\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[4\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278568 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[5\] controller.vhd(184) " "Inferred latch for \"test_cycles_reg\[5\]\" at controller.vhd(184)" {  } { { "code/sources/controller.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716721278568 "|Reaction_Timer_System|controller:uut4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_fsm controller:uut4\|config_fsm:uut1 " "Elaborating entity \"config_fsm\" for hierarchy \"controller:uut4\|config_fsm:uut1\"" {  } { { "code/sources/controller.vhd" "uut1" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_delay controller:uut4\|random_delay:uut2 " "Elaborating entity \"random_delay\" for hierarchy \"controller:uut4\|random_delay:uut2\"" {  } { { "code/sources/controller.vhd" "uut2" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_ms controller:uut4\|stopwatch_ms:spA " "Elaborating entity \"stopwatch_ms\" for hierarchy \"controller:uut4\|stopwatch_ms:spA\"" {  } { { "code/sources/controller.vhd" "spA" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/controller.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_to_BCD Bin_to_BCD:uut5_target_Score " "Elaborating entity \"Bin_to_BCD\" for hierarchy \"Bin_to_BCD:uut5_target_Score\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut5_target_Score" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Segment BCD_to_7Segment:uut6_target_scoreTens " "Elaborating entity \"BCD_to_7Segment\" for hierarchy \"BCD_to_7Segment:uut6_target_scoreTens\"" {  } { { "code/sources/Reaction_Timer_System.vhd" "uut6_target_scoreTens" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTimer/QuartusProject/code/sources/Reaction_Timer_System.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716721278575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716721278685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:01:18 2024 " "Processing ended: Sun May 26 16:01:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716721278685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716721278685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716721278685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1716721278685 ""}
