// Seed: 1898969210
`timescale 1ps / 1 ps
module module_0 ();
  logic id_0;
  assign #1 id_0 = id_0;
  logic id_1;
  assign id_0 = id_0;
  logic id_2;
  assign id_1 = 1;
endmodule
