#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Wed Feb 11 11:32:35 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_RESET_STATE 6'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_DISABLE_S5_DEVICES 6'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h1A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1F.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 4)] Analyzing module Tieta_Feiteng_2001_top (library work).
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1098)] i_PAL_OCP2_PWRGD is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1099)] i_DIMM_SNS_ALERT is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1117)] i_PAL_LCD_CARD_IN is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1149)] i_RISER_PRSNT_DET_9 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1150)] i_RISER_PRSNT_DET_8 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1155)] i_RISER_PRSNT_DET_11 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1156)] i_RISER_PRSNT_DET_10 is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1183)] i_FRONT_VGA_CABLE_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1184)] i_PAL_OCP2_FAN_FOO is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1185)] i_PAL_OCP2_FAN_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1644)] PAL_RISER1_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1649)] riser1_pvti_ss_count is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1877)] o_PAL_OCP1_SS_CLK_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1878)] o_PAL_OCP1_SS_LD_N_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1879)] i_PAL_OCP1_SS_DATA_IN_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1898)] o_PAL_OCP2_SS_CLK_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1899)] o_PAL_OCP2_SS_LD_N_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1900)] i_PAL_OCP2_SS_DATA_IN_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2450)] io_MCIO_PWR_EN11_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2468)] io_MCIO_PWR_EN4_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2560)] io_MCIO_PWR_EN9_R is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 2578)] io_MCIO_PWR_EN10_R is declared implicitly.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_RESET_STATE 6'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_DISABLE_S5_DEVICES 6'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h1A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1F.
Parsing done.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/pon_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/pon_reset.v(line number: 19)] Analyzing module pon_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/timer_gen_50mhz.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/timer_gen_50mhz.v(line number: 15)] Analyzing module timer_gen (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 50)] Analyzing module SYNC_RESET_N_AASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 70)] Analyzing module SYNC_RESET_AASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 90)] Analyzing module SYNC_RESET_SASD (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 106)] Analyzing module SYNC_DATA_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 130)] Analyzing module SYNC_DATA (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 155)] Analyzing module STABLE (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 182)] Analyzing module BREAK_COMBI_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 198)] Analyzing module BREAK_COMBI (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 217)] Analyzing module ISOLATE_COMBI (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 269)] Analyzing module PGM_DEBOUNCE_N (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 354)] Analyzing module PGM_DEBOUNCE (library work).
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/synclib.v(line number: 456)] Analyzing module PGM_DEBOUNCE_GPO_N (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Analyzing module p2s_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/p2s_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_dync_alloc.v(line number: 2)] Analyzing module pcie_dync_alloc (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pcie_slot_number.v(line number: 18)] Analyzing module pcie_slot_number (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/pvt_gpi.v(line number: 2)] Analyzing module pvt_gpi (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 19)] Analyzing module s2p_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_master.v(line number: 19)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v(line number: 19)] Analyzing module s2p_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/s2p_slave.v(line number: 20)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/uart_master.v(line number: 25)] Analyzing module UART_MASTER (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/communication/UART_MASTER_VPP.v(line number: 1)] Analyzing module UART_MASTER_VPP (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/fan_ctrl/FanControl.v(line number: 25)] Analyzing module FanControl (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_delay.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_delay.v(line number: 24)] Analyzing module edge_delay (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_detect.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/edge_detect.v(line number: 4)] Analyzing module Edge_Detect (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/Edge_Detect1.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/Edge_Detect1.v(line number: 4)] Analyzing module Edge_Detect1 (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT.v(line number: 29)] Analyzing module WDT (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT_init.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/common/WDT_init.v(line number: 29)] Analyzing module WDT_init (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_INF.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_INF.v(line number: 20)] Analyzing module I2C_SLAVE_INF (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 29)] Define macro MCIO_DEFAULT 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 30)] Define macro MCIO_NVMe 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 31)] Define macro MCIO_E1_S 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 32)] Define macro MCIO_SATA 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 33)] Define macro MCIO_OCP 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 34)] Define macro MCIO_RS36R3X16R 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 35)] Define macro MCIO_RS36R3X8R 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 36)] Define macro MCIO_RS46RX8R 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 37)] Define macro MCIO_RS46RX8RA 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 38)] Define macro MCIO_RS46RX16R 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 39)] Define macro MCIO_RS46RX16RA 4'hA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 40)] Define macro MCIO_M_2 4'hB.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 41)] Define macro MCIO_OTHER_RISER 4'hC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 42)] Define macro MCIO_OCP2 4'hD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 44)] Define macro MCIO_DEFAULT_BMC 4'h0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 45)] Define macro MCIO_NVMe_BMC 4'h1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 46)] Define macro MCIO_E1_S_BMC 4'h2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 47)] Define macro MCIO_SATA_BMC 4'h3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 48)] Define macro MCIO_OCP_BMC 4'h4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 49)] Define macro MCIO_RISER1_BMC 4'h5.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 50)] Define macro MCIO_RISER2_BMC 4'h6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 51)] Define macro MCIO_RISER3_BMC 4'h7.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 52)] Define macro MCIO_RISER4_BMC 4'h8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 53)] Define macro MCIO_M_2_BMC 4'h9.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 54)] Define macro MCIO_OTHER_BMC 4'hf.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 61)] Define macro CPLD_DATE_YYYYMMDD 32'h20230824.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 64)] Define macro CPLD_TIME_HHMMSSXX {24'h145800, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 66)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 69)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 82)] Define macro CPLD_VER 16'h01A0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 83)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 84)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 87)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 88)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 89)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 90)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 94)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 98)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 99)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 100)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 101)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 102)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 103)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 104)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 106)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 114)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 115)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 116)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 117)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 121)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 122)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 123)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 124)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 125)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 127)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 131)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 132)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 133)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 134)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 135)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 136)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 137)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 138)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 147)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 148)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 149)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 150)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 157)] Define macro RISER_ID_RS36R3X16R 6'b001100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 158)] Define macro RISER_ID_RS36R3X8R 6'b001011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 159)] Define macro RISER_ID_RS36RX16R 6'b010001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 160)] Define macro RISER_ID_RS46RX8R 6'b111110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 161)] Define macro RISER_ID_RS46RX8RA 6'b111111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 162)] Define macro RISER_ID_RS46RX16R 6'b111100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 163)] Define macro RISER_ID_RS46RX16RA 6'b111101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 167)] Define macro SLOT_0 7'd00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 168)] Define macro SLOT_1 7'd01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 169)] Define macro SLOT_2 7'd02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 170)] Define macro SLOT_3 7'd03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 171)] Define macro SLOT_4 7'd04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 172)] Define macro SLOT_5 7'd05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 173)] Define macro SLOT_6 7'd06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 174)] Define macro SLOT_7 7'd07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 175)] Define macro SLOT_8 7'd08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 176)] Define macro SLOT_9 7'd09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 177)] Define macro SLOT_10 7'd10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 178)] Define macro SLOT_11 7'd11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 179)] Define macro SLOT_12 7'd12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 180)] Define macro SLOT_13 7'd13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 181)] Define macro SLOT_14 7'd14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 182)] Define macro SLOT_15 7'd15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 183)] Define macro SLOT_16 7'd16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 184)] Define macro SLOT_17 7'd17.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 185)] Define macro SLOT_18 7'd18.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 186)] Define macro SLOT_19 7'd19.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 187)] Define macro SLOT_20 7'd20.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 188)] Define macro SLOT_21 7'd21.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 190)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 193)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 194)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 195)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 196)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 198)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 201)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 207)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 208)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 209)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 210)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 211)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 212)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 213)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 215)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 216)] Define macro NUM_RISER 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 217)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 220)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 222)] Define macro NUM_BP 6      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 224)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 238)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 239)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 242)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 243)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 245)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 248)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 249)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 251)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 254)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 255)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 257)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 259)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 262)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 263)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 264)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 266)] Define macro PDT_GEN_H3C_S5000C 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 269)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 272)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 273)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 274)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 275)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 276)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 277)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 279)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 280)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 281)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 285)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 288)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 289)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 290)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 291)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 292)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 293)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 294)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 297)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 298)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 299)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 300)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 301)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 302)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 304)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 307)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 308)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 309)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 310)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 313)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 314)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 315)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 316)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 318)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 321)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 322)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 323)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 324)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 325)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 327)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 332)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 333)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 334)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 339)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 340)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 341)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 342)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 343)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 344)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 345)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 352)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 357)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 358)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 359)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 360)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 361)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 362)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 363)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 364)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 365)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 366)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 367)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 368)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 369)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 370)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 371)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 372)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 373)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 374)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 375)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 376)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 377)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 378)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 379)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 380)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 381)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 382)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 383)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 384)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 385)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 386)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 387)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 388)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 389)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 390)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 391)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/include/as03mb03_define.v(line number: 392)] Define macro ASCII_Z 8'h5A.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/i2c/I2C_SLAVE_REG.v(line number: 5)] Analyzing module I2C_SLAVE_REG (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 17)] Analyzing module pll_i25M_o50M_o25M (library pll_i25M_o50M_o25M).
Parsing done.
W: Verilog-2084: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1302)] Identifier 'db_i_lom_prsnt_n' is used before its declaration.
W: Verilog-2084: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1303)] Identifier 'lom_thermal_trip' is used before its declaration.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1770)] Identifier 'i_BOARD_ID2' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/rtl/Tieta_Feiteng_2001_top.v(line number: 1771)] Identifier 'i_BOARD_ID3' is not declared.
I: Module "Tieta_Feiteng_2001_top" is set as top module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Action compile: Peak memory pool usage is 139 MB

Current time: Wed Feb 11 11:32:37 2026
