/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 53|128,85/*10933*/,  TARGET_VAL(ISD::ADD),// ->10938
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 40|128,3/*424*/, /*->4405*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 11 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      /*Scope*/ 97, /*->4404*/
/*4307*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4309*/        OPC_MoveParent,
/*4310*/        OPC_CheckType, MVT::i32,
/*4312*/        OPC_Scope, 44, /*->4358*/ // 2 children in Scope
/*4314*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4316*/          OPC_EmitConvertToTarget, 1,
/*4318*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4321*/          OPC_EmitInteger, MVT::i32, 14, 
/*4324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4327*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4337*/          OPC_EmitInteger, MVT::i32, 14, 
/*4340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4358*/        /*Scope*/ 44, /*->4403*/
/*4359*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4361*/          OPC_EmitConvertToTarget, 1,
/*4363*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4366*/          OPC_EmitInteger, MVT::i32, 14, 
/*4369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4372*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4382*/          OPC_EmitInteger, MVT::i32, 14, 
/*4385*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4403*/        0, /*End of Scope*/
/*4404*/      0, /*End of Scope*/
/*4405*/    /*Scope*/ 94, /*->4500*/
/*4406*/      OPC_MoveChild, 0,
/*4408*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4470
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_RecordChild1, // #1 = $Rm
/*4414*/        OPC_MoveParent,
/*4415*/        OPC_RecordChild1, // #2 = $Ra
/*4416*/        OPC_CheckType, MVT::i32,
/*4418*/        OPC_Scope, 24, /*->4444*/ // 2 children in Scope
/*4420*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4422*/          OPC_EmitInteger, MVT::i32, 14, 
/*4425*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4428*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4431*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4444*/        /*Scope*/ 24, /*->4469*/
/*4445*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4447*/          OPC_EmitInteger, MVT::i32, 14, 
/*4450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4456*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4469*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4499
/*4473*/        OPC_RecordChild0, // #0 = $Rn
/*4474*/        OPC_RecordChild1, // #1 = $Rm
/*4475*/        OPC_MoveParent,
/*4476*/        OPC_RecordChild1, // #2 = $Ra
/*4477*/        OPC_CheckType, MVT::i32,
/*4479*/        OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4481*/        OPC_EmitInteger, MVT::i32, 14, 
/*4484*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4487*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4500*/    /*Scope*/ 67, /*->4568*/
/*4501*/      OPC_RecordChild0, // #0 = $Rn
/*4502*/      OPC_MoveChild, 1,
/*4504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4507*/      OPC_RecordChild0, // #1 = $Rm
/*4508*/      OPC_MoveChild, 1,
/*4510*/      OPC_Scope, 27, /*->4539*/ // 2 children in Scope
/*4512*/        OPC_CheckValueType, MVT::i8,
/*4514*/        OPC_MoveParent,
/*4515*/        OPC_MoveParent,
/*4516*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4518*/        OPC_EmitInteger, MVT::i32, 0, 
/*4521*/        OPC_EmitInteger, MVT::i32, 14, 
/*4524*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4527*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4539*/      /*Scope*/ 27, /*->4567*/
/*4540*/        OPC_CheckValueType, MVT::i16,
/*4542*/        OPC_MoveParent,
/*4543*/        OPC_MoveParent,
/*4544*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4546*/        OPC_EmitInteger, MVT::i32, 0, 
/*4549*/        OPC_EmitInteger, MVT::i32, 14, 
/*4552*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4555*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4567*/      0, /*End of Scope*/
/*4568*/    /*Scope*/ 62, /*->4631*/
/*4569*/      OPC_MoveChild, 0,
/*4571*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4601
/*4575*/        OPC_RecordChild0, // #0 = $Rn
/*4576*/        OPC_RecordChild1, // #1 = $Rm
/*4577*/        OPC_MoveParent,
/*4578*/        OPC_RecordChild1, // #2 = $Ra
/*4579*/        OPC_CheckType, MVT::i32,
/*4581*/        OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4583*/        OPC_EmitInteger, MVT::i32, 14, 
/*4586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4630
/*4604*/        OPC_RecordChild0, // #0 = $Rm
/*4605*/        OPC_RecordChild1, // #1 = $Rn
/*4606*/        OPC_MoveParent,
/*4607*/        OPC_RecordChild1, // #2 = $Ra
/*4608*/        OPC_CheckType, MVT::i32,
/*4610*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4612*/        OPC_EmitInteger, MVT::i32, 14, 
/*4615*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4618*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4631*/    /*Scope*/ 74|128,1/*202*/, /*->4835*/
/*4633*/      OPC_RecordChild0, // #0 = $Rn
/*4634*/      OPC_MoveChild, 1,
/*4636*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4701
/*4640*/        OPC_RecordChild0, // #1 = $Rm
/*4641*/        OPC_MoveChild, 1,
/*4643*/        OPC_Scope, 27, /*->4672*/ // 2 children in Scope
/*4645*/          OPC_CheckValueType, MVT::i8,
/*4647*/          OPC_MoveParent,
/*4648*/          OPC_MoveParent,
/*4649*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4651*/          OPC_EmitInteger, MVT::i32, 0, 
/*4654*/          OPC_EmitInteger, MVT::i32, 14, 
/*4657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4672*/        /*Scope*/ 27, /*->4700*/
/*4673*/          OPC_CheckValueType, MVT::i16,
/*4675*/          OPC_MoveParent,
/*4676*/          OPC_MoveParent,
/*4677*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4679*/          OPC_EmitInteger, MVT::i32, 0, 
/*4682*/          OPC_EmitInteger, MVT::i32, 14, 
/*4685*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4688*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4700*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4782
/*4704*/        OPC_RecordChild0, // #1 = $Rn
/*4705*/        OPC_RecordChild1, // #2 = $Rm
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_CheckType, MVT::i32,
/*4709*/        OPC_Scope, 24, /*->4735*/ // 3 children in Scope
/*4711*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4713*/          OPC_EmitInteger, MVT::i32, 14, 
/*4716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4719*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4722*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4735*/        /*Scope*/ 24, /*->4760*/
/*4736*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4738*/          OPC_EmitInteger, MVT::i32, 14, 
/*4741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4747*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4760*/        /*Scope*/ 20, /*->4781*/
/*4761*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4763*/          OPC_EmitInteger, MVT::i32, 14, 
/*4766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4781*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4834
/*4785*/        OPC_RecordChild0, // #1 = $Rn
/*4786*/        OPC_RecordChild1, // #2 = $Rm
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::i32,
/*4790*/        OPC_Scope, 20, /*->4812*/ // 2 children in Scope
/*4792*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4794*/          OPC_EmitInteger, MVT::i32, 14, 
/*4797*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4812*/        /*Scope*/ 20, /*->4833*/
/*4813*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4815*/          OPC_EmitInteger, MVT::i32, 14, 
/*4818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4833*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4835*/    /*Scope*/ 122, /*->4958*/
/*4836*/      OPC_MoveChild, 0,
/*4838*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4841*/      OPC_RecordChild0, // #0 = $Rm
/*4842*/      OPC_MoveChild, 1,
/*4844*/      OPC_Scope, 55, /*->4901*/ // 2 children in Scope
/*4846*/        OPC_CheckValueType, MVT::i8,
/*4848*/        OPC_MoveParent,
/*4849*/        OPC_MoveParent,
/*4850*/        OPC_RecordChild1, // #1 = $Rn
/*4851*/        OPC_Scope, 23, /*->4876*/ // 2 children in Scope
/*4853*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4855*/          OPC_EmitInteger, MVT::i32, 0, 
/*4858*/          OPC_EmitInteger, MVT::i32, 14, 
/*4861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4876*/        /*Scope*/ 23, /*->4900*/
/*4877*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4879*/          OPC_EmitInteger, MVT::i32, 0, 
/*4882*/          OPC_EmitInteger, MVT::i32, 14, 
/*4885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4900*/        0, /*End of Scope*/
/*4901*/      /*Scope*/ 55, /*->4957*/
/*4902*/        OPC_CheckValueType, MVT::i16,
/*4904*/        OPC_MoveParent,
/*4905*/        OPC_MoveParent,
/*4906*/        OPC_RecordChild1, // #1 = $Rn
/*4907*/        OPC_Scope, 23, /*->4932*/ // 2 children in Scope
/*4909*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4911*/          OPC_EmitInteger, MVT::i32, 0, 
/*4914*/          OPC_EmitInteger, MVT::i32, 14, 
/*4917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4920*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4932*/        /*Scope*/ 23, /*->4956*/
/*4933*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4935*/          OPC_EmitInteger, MVT::i32, 0, 
/*4938*/          OPC_EmitInteger, MVT::i32, 14, 
/*4941*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4956*/        0, /*End of Scope*/
/*4957*/      0, /*End of Scope*/
/*4958*/    /*Scope*/ 57|128,2/*313*/, /*->5273*/
/*4960*/      OPC_RecordChild0, // #0 = $Rn
/*4961*/      OPC_Scope, 93, /*->5056*/ // 2 children in Scope
/*4963*/        OPC_RecordChild1, // #1 = $Rm
/*4964*/        OPC_CheckType, MVT::i32,
/*4966*/        OPC_Scope, 23, /*->4991*/ // 3 children in Scope
/*4968*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4970*/          OPC_EmitInteger, MVT::i32, 14, 
/*4973*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4979*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4991*/        /*Scope*/ 23, /*->5015*/
/*4992*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4994*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4997*/          OPC_EmitInteger, MVT::i32, 14, 
/*5000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5015*/        /*Scope*/ 39, /*->5055*/
/*5016*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5018*/          OPC_EmitInteger, MVT::i32, 14, 
/*5021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5024*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/          OPC_Scope, 12, /*->5041*/ // 2 children in Scope
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5041*/          /*Scope*/ 12, /*->5054*/
/*5042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5054*/          0, /*End of Scope*/
/*5055*/        0, /*End of Scope*/
/*5056*/      /*Scope*/ 86|128,1/*214*/, /*->5272*/
/*5058*/        OPC_MoveChild, 1,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5063*/        OPC_MoveChild, 0,
/*5065*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5068*/        OPC_MoveChild, 0,
/*5070*/        OPC_Scope, 99, /*->5171*/ // 2 children in Scope
/*5072*/          OPC_CheckInteger, 22, 
/*5074*/          OPC_MoveParent,
/*5075*/          OPC_RecordChild1, // #1 = $Vn
/*5076*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5108
/*5079*/            OPC_CheckChild1Type, MVT::v8i8,
/*5081*/            OPC_RecordChild2, // #2 = $Vm
/*5082*/            OPC_CheckChild2Type, MVT::v8i8,
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_CheckType, MVT::v8i16,
/*5088*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5090*/            OPC_EmitInteger, MVT::i32, 14, 
/*5093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5139
/*5110*/            OPC_CheckChild1Type, MVT::v4i16,
/*5112*/            OPC_RecordChild2, // #2 = $Vm
/*5113*/            OPC_CheckChild2Type, MVT::v4i16,
/*5115*/            OPC_MoveParent,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_CheckType, MVT::v4i32,
/*5119*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5121*/            OPC_EmitInteger, MVT::i32, 14, 
/*5124*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5127*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5170
/*5141*/            OPC_CheckChild1Type, MVT::v2i32,
/*5143*/            OPC_RecordChild2, // #2 = $Vm
/*5144*/            OPC_CheckChild2Type, MVT::v2i32,
/*5146*/            OPC_MoveParent,
/*5147*/            OPC_MoveParent,
/*5148*/            OPC_CheckType, MVT::v2i64,
/*5150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5152*/            OPC_EmitInteger, MVT::i32, 14, 
/*5155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5158*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5171*/        /*Scope*/ 99, /*->5271*/
/*5172*/          OPC_CheckInteger, 23, 
/*5174*/          OPC_MoveParent,
/*5175*/          OPC_RecordChild1, // #1 = $Vn
/*5176*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5208
/*5179*/            OPC_CheckChild1Type, MVT::v8i8,
/*5181*/            OPC_RecordChild2, // #2 = $Vm
/*5182*/            OPC_CheckChild2Type, MVT::v8i8,
/*5184*/            OPC_MoveParent,
/*5185*/            OPC_MoveParent,
/*5186*/            OPC_CheckType, MVT::v8i16,
/*5188*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5190*/            OPC_EmitInteger, MVT::i32, 14, 
/*5193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5196*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5239
/*5210*/            OPC_CheckChild1Type, MVT::v4i16,
/*5212*/            OPC_RecordChild2, // #2 = $Vm
/*5213*/            OPC_CheckChild2Type, MVT::v4i16,
/*5215*/            OPC_MoveParent,
/*5216*/            OPC_MoveParent,
/*5217*/            OPC_CheckType, MVT::v4i32,
/*5219*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5221*/            OPC_EmitInteger, MVT::i32, 14, 
/*5224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5270
/*5241*/            OPC_CheckChild1Type, MVT::v2i32,
/*5243*/            OPC_RecordChild2, // #2 = $Vm
/*5244*/            OPC_CheckChild2Type, MVT::v2i32,
/*5246*/            OPC_MoveParent,
/*5247*/            OPC_MoveParent,
/*5248*/            OPC_CheckType, MVT::v2i64,
/*5250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5252*/            OPC_EmitInteger, MVT::i32, 14, 
/*5255*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5258*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5271*/        0, /*End of Scope*/
/*5272*/      0, /*End of Scope*/
/*5273*/    /*Scope*/ 92|128,1/*220*/, /*->5495*/
/*5275*/      OPC_MoveChild, 0,
/*5277*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5280*/      OPC_MoveChild, 0,
/*5282*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5285*/      OPC_MoveChild, 0,
/*5287*/      OPC_Scope, 102, /*->5391*/ // 2 children in Scope
/*5289*/        OPC_CheckInteger, 22, 
/*5291*/        OPC_MoveParent,
/*5292*/        OPC_RecordChild1, // #0 = $Vn
/*5293*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5326
/*5296*/          OPC_CheckChild1Type, MVT::v8i8,
/*5298*/          OPC_RecordChild2, // #1 = $Vm
/*5299*/          OPC_CheckChild2Type, MVT::v8i8,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_MoveParent,
/*5303*/          OPC_RecordChild1, // #2 = $src1
/*5304*/          OPC_CheckType, MVT::v8i16,
/*5306*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5358
/*5328*/          OPC_CheckChild1Type, MVT::v4i16,
/*5330*/          OPC_RecordChild2, // #1 = $Vm
/*5331*/          OPC_CheckChild2Type, MVT::v4i16,
/*5333*/          OPC_MoveParent,
/*5334*/          OPC_MoveParent,
/*5335*/          OPC_RecordChild1, // #2 = $src1
/*5336*/          OPC_CheckType, MVT::v4i32,
/*5338*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5340*/          OPC_EmitInteger, MVT::i32, 14, 
/*5343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5390
/*5360*/          OPC_CheckChild1Type, MVT::v2i32,
/*5362*/          OPC_RecordChild2, // #1 = $Vm
/*5363*/          OPC_CheckChild2Type, MVT::v2i32,
/*5365*/          OPC_MoveParent,
/*5366*/          OPC_MoveParent,
/*5367*/          OPC_RecordChild1, // #2 = $src1
/*5368*/          OPC_CheckType, MVT::v2i64,
/*5370*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5372*/          OPC_EmitInteger, MVT::i32, 14, 
/*5375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5378*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5391*/      /*Scope*/ 102, /*->5494*/
/*5392*/        OPC_CheckInteger, 23, 
/*5394*/        OPC_MoveParent,
/*5395*/        OPC_RecordChild1, // #0 = $Vn
/*5396*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5429
/*5399*/          OPC_CheckChild1Type, MVT::v8i8,
/*5401*/          OPC_RecordChild2, // #1 = $Vm
/*5402*/          OPC_CheckChild2Type, MVT::v8i8,
/*5404*/          OPC_MoveParent,
/*5405*/          OPC_MoveParent,
/*5406*/          OPC_RecordChild1, // #2 = $src1
/*5407*/          OPC_CheckType, MVT::v8i16,
/*5409*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5411*/          OPC_EmitInteger, MVT::i32, 14, 
/*5414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5461
/*5431*/          OPC_CheckChild1Type, MVT::v4i16,
/*5433*/          OPC_RecordChild2, // #1 = $Vm
/*5434*/          OPC_CheckChild2Type, MVT::v4i16,
/*5436*/          OPC_MoveParent,
/*5437*/          OPC_MoveParent,
/*5438*/          OPC_RecordChild1, // #2 = $src1
/*5439*/          OPC_CheckType, MVT::v4i32,
/*5441*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5443*/          OPC_EmitInteger, MVT::i32, 14, 
/*5446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5493
/*5463*/          OPC_CheckChild1Type, MVT::v2i32,
/*5465*/          OPC_RecordChild2, // #1 = $Vm
/*5466*/          OPC_CheckChild2Type, MVT::v2i32,
/*5468*/          OPC_MoveParent,
/*5469*/          OPC_MoveParent,
/*5470*/          OPC_RecordChild1, // #2 = $src1
/*5471*/          OPC_CheckType, MVT::v2i64,
/*5473*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5475*/          OPC_EmitInteger, MVT::i32, 14, 
/*5478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5481*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5494*/      0, /*End of Scope*/
/*5495*/    /*Scope*/ 2|128,3/*386*/, /*->5883*/
/*5497*/      OPC_RecordChild0, // #0 = $src1
/*5498*/      OPC_MoveChild, 1,
/*5500*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5690
/*5505*/        OPC_Scope, 9|128,1/*137*/, /*->5645*/ // 2 children in Scope
/*5508*/          OPC_RecordChild0, // #1 = $Vn
/*5509*/          OPC_MoveChild, 1,
/*5511*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5514*/          OPC_RecordChild0, // #2 = $Vm
/*5515*/          OPC_Scope, 63, /*->5580*/ // 2 children in Scope
/*5517*/            OPC_CheckChild0Type, MVT::v4i16,
/*5519*/            OPC_RecordChild1, // #3 = $lane
/*5520*/            OPC_MoveChild, 1,
/*5522*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5525*/            OPC_MoveParent,
/*5526*/            OPC_MoveParent,
/*5527*/            OPC_MoveParent,
/*5528*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5554
/*5531*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5533*/              OPC_EmitConvertToTarget, 3,
/*5535*/              OPC_EmitInteger, MVT::i32, 14, 
/*5538*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5541*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5579
/*5556*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5558*/              OPC_EmitConvertToTarget, 3,
/*5560*/              OPC_EmitInteger, MVT::i32, 14, 
/*5563*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5566*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5580*/          /*Scope*/ 63, /*->5644*/
/*5581*/            OPC_CheckChild0Type, MVT::v2i32,
/*5583*/            OPC_RecordChild1, // #3 = $lane
/*5584*/            OPC_MoveChild, 1,
/*5586*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5589*/            OPC_MoveParent,
/*5590*/            OPC_MoveParent,
/*5591*/            OPC_MoveParent,
/*5592*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5618
/*5595*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5597*/              OPC_EmitConvertToTarget, 3,
/*5599*/              OPC_EmitInteger, MVT::i32, 14, 
/*5602*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5605*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5643
/*5620*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5622*/              OPC_EmitConvertToTarget, 3,
/*5624*/              OPC_EmitInteger, MVT::i32, 14, 
/*5627*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5630*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5644*/          0, /*End of Scope*/
/*5645*/        /*Scope*/ 43, /*->5689*/
/*5646*/          OPC_MoveChild, 0,
/*5648*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5651*/          OPC_RecordChild0, // #1 = $Vm
/*5652*/          OPC_CheckChild0Type, MVT::v4i16,
/*5654*/          OPC_RecordChild1, // #2 = $lane
/*5655*/          OPC_MoveChild, 1,
/*5657*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_RecordChild1, // #3 = $Vn
/*5663*/          OPC_MoveParent,
/*5664*/          OPC_CheckType, MVT::v4i16,
/*5666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5668*/          OPC_EmitConvertToTarget, 2,
/*5670*/          OPC_EmitInteger, MVT::i32, 14, 
/*5673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5689*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5786
/*5693*/        OPC_RecordChild0, // #1 = $Vn
/*5694*/        OPC_Scope, 44, /*->5740*/ // 2 children in Scope
/*5696*/          OPC_CheckChild0Type, MVT::v4i16,
/*5698*/          OPC_MoveChild, 1,
/*5700*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5703*/          OPC_RecordChild0, // #2 = $Vm
/*5704*/          OPC_CheckChild0Type, MVT::v4i16,
/*5706*/          OPC_RecordChild1, // #3 = $lane
/*5707*/          OPC_MoveChild, 1,
/*5709*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_MoveParent,
/*5714*/          OPC_MoveParent,
/*5715*/          OPC_CheckType, MVT::v4i32,
/*5717*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5719*/          OPC_EmitConvertToTarget, 3,
/*5721*/          OPC_EmitInteger, MVT::i32, 14, 
/*5724*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5727*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5740*/        /*Scope*/ 44, /*->5785*/
/*5741*/          OPC_CheckChild0Type, MVT::v2i32,
/*5743*/          OPC_MoveChild, 1,
/*5745*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5748*/          OPC_RecordChild0, // #2 = $Vm
/*5749*/          OPC_CheckChild0Type, MVT::v2i32,
/*5751*/          OPC_RecordChild1, // #3 = $lane
/*5752*/          OPC_MoveChild, 1,
/*5754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_MoveParent,
/*5760*/          OPC_CheckType, MVT::v2i64,
/*5762*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5764*/          OPC_EmitConvertToTarget, 3,
/*5766*/          OPC_EmitInteger, MVT::i32, 14, 
/*5769*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5772*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5785*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5882
/*5789*/        OPC_RecordChild0, // #1 = $Vn
/*5790*/        OPC_Scope, 44, /*->5836*/ // 2 children in Scope
/*5792*/          OPC_CheckChild0Type, MVT::v4i16,
/*5794*/          OPC_MoveChild, 1,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/          OPC_RecordChild0, // #2 = $Vm
/*5800*/          OPC_CheckChild0Type, MVT::v4i16,
/*5802*/          OPC_RecordChild1, // #3 = $lane
/*5803*/          OPC_MoveChild, 1,
/*5805*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/          OPC_MoveParent,
/*5809*/          OPC_MoveParent,
/*5810*/          OPC_MoveParent,
/*5811*/          OPC_CheckType, MVT::v4i32,
/*5813*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5815*/          OPC_EmitConvertToTarget, 3,
/*5817*/          OPC_EmitInteger, MVT::i32, 14, 
/*5820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5836*/        /*Scope*/ 44, /*->5881*/
/*5837*/          OPC_CheckChild0Type, MVT::v2i32,
/*5839*/          OPC_MoveChild, 1,
/*5841*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5844*/          OPC_RecordChild0, // #2 = $Vm
/*5845*/          OPC_CheckChild0Type, MVT::v2i32,
/*5847*/          OPC_RecordChild1, // #3 = $lane
/*5848*/          OPC_MoveChild, 1,
/*5850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5853*/          OPC_MoveParent,
/*5854*/          OPC_MoveParent,
/*5855*/          OPC_MoveParent,
/*5856*/          OPC_CheckType, MVT::v2i64,
/*5858*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5860*/          OPC_EmitConvertToTarget, 3,
/*5862*/          OPC_EmitInteger, MVT::i32, 14, 
/*5865*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5881*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5883*/    /*Scope*/ 97, /*->5981*/
/*5884*/      OPC_MoveChild, 0,
/*5886*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5889*/      OPC_Scope, 44, /*->5935*/ // 2 children in Scope
/*5891*/        OPC_RecordChild0, // #0 = $Vn
/*5892*/        OPC_MoveChild, 1,
/*5894*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5897*/        OPC_RecordChild0, // #1 = $Vm
/*5898*/        OPC_CheckChild0Type, MVT::v4i16,
/*5900*/        OPC_RecordChild1, // #2 = $lane
/*5901*/        OPC_MoveChild, 1,
/*5903*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5906*/        OPC_MoveParent,
/*5907*/        OPC_MoveParent,
/*5908*/        OPC_MoveParent,
/*5909*/        OPC_RecordChild1, // #3 = $src1
/*5910*/        OPC_CheckType, MVT::v4i16,
/*5912*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5914*/        OPC_EmitConvertToTarget, 2,
/*5916*/        OPC_EmitInteger, MVT::i32, 14, 
/*5919*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5922*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5935*/      /*Scope*/ 44, /*->5980*/
/*5936*/        OPC_MoveChild, 0,
/*5938*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5941*/        OPC_RecordChild0, // #0 = $Vm
/*5942*/        OPC_CheckChild0Type, MVT::v4i16,
/*5944*/        OPC_RecordChild1, // #1 = $lane
/*5945*/        OPC_MoveChild, 1,
/*5947*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5950*/        OPC_MoveParent,
/*5951*/        OPC_MoveParent,
/*5952*/        OPC_RecordChild1, // #2 = $Vn
/*5953*/        OPC_MoveParent,
/*5954*/        OPC_RecordChild1, // #3 = $src1
/*5955*/        OPC_CheckType, MVT::v4i16,
/*5957*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5959*/        OPC_EmitConvertToTarget, 1,
/*5961*/        OPC_EmitInteger, MVT::i32, 14, 
/*5964*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5967*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5980*/      0, /*End of Scope*/
/*5981*/    /*Scope*/ 49, /*->6031*/
/*5982*/      OPC_RecordChild0, // #0 = $src1
/*5983*/      OPC_MoveChild, 1,
/*5985*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5988*/      OPC_MoveChild, 0,
/*5990*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5993*/      OPC_RecordChild0, // #1 = $Vm
/*5994*/      OPC_CheckChild0Type, MVT::v2i32,
/*5996*/      OPC_RecordChild1, // #2 = $lane
/*5997*/      OPC_MoveChild, 1,
/*5999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6002*/      OPC_MoveParent,
/*6003*/      OPC_MoveParent,
/*6004*/      OPC_RecordChild1, // #3 = $Vn
/*6005*/      OPC_MoveParent,
/*6006*/      OPC_CheckType, MVT::v2i32,
/*6008*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/      OPC_EmitConvertToTarget, 2,
/*6012*/      OPC_EmitInteger, MVT::i32, 14, 
/*6015*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6018*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6031*/    /*Scope*/ 97, /*->6129*/
/*6032*/      OPC_MoveChild, 0,
/*6034*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6037*/      OPC_Scope, 44, /*->6083*/ // 2 children in Scope
/*6039*/        OPC_RecordChild0, // #0 = $Vn
/*6040*/        OPC_MoveChild, 1,
/*6042*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6045*/        OPC_RecordChild0, // #1 = $Vm
/*6046*/        OPC_CheckChild0Type, MVT::v2i32,
/*6048*/        OPC_RecordChild1, // #2 = $lane
/*6049*/        OPC_MoveChild, 1,
/*6051*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6054*/        OPC_MoveParent,
/*6055*/        OPC_MoveParent,
/*6056*/        OPC_MoveParent,
/*6057*/        OPC_RecordChild1, // #3 = $src1
/*6058*/        OPC_CheckType, MVT::v2i32,
/*6060*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6062*/        OPC_EmitConvertToTarget, 2,
/*6064*/        OPC_EmitInteger, MVT::i32, 14, 
/*6067*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6070*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6083*/      /*Scope*/ 44, /*->6128*/
/*6084*/        OPC_MoveChild, 0,
/*6086*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6089*/        OPC_RecordChild0, // #0 = $Vm
/*6090*/        OPC_CheckChild0Type, MVT::v2i32,
/*6092*/        OPC_RecordChild1, // #1 = $lane
/*6093*/        OPC_MoveChild, 1,
/*6095*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6098*/        OPC_MoveParent,
/*6099*/        OPC_MoveParent,
/*6100*/        OPC_RecordChild1, // #2 = $Vn
/*6101*/        OPC_MoveParent,
/*6102*/        OPC_RecordChild1, // #3 = $src1
/*6103*/        OPC_CheckType, MVT::v2i32,
/*6105*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6107*/        OPC_EmitConvertToTarget, 1,
/*6109*/        OPC_EmitInteger, MVT::i32, 14, 
/*6112*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6115*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6128*/      0, /*End of Scope*/
/*6129*/    /*Scope*/ 49, /*->6179*/
/*6130*/      OPC_RecordChild0, // #0 = $src1
/*6131*/      OPC_MoveChild, 1,
/*6133*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6136*/      OPC_MoveChild, 0,
/*6138*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6141*/      OPC_RecordChild0, // #1 = $Vm
/*6142*/      OPC_CheckChild0Type, MVT::v4i16,
/*6144*/      OPC_RecordChild1, // #2 = $lane
/*6145*/      OPC_MoveChild, 1,
/*6147*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6150*/      OPC_MoveParent,
/*6151*/      OPC_MoveParent,
/*6152*/      OPC_RecordChild1, // #3 = $Vn
/*6153*/      OPC_MoveParent,
/*6154*/      OPC_CheckType, MVT::v8i16,
/*6156*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6158*/      OPC_EmitConvertToTarget, 2,
/*6160*/      OPC_EmitInteger, MVT::i32, 14, 
/*6163*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6166*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6179*/    /*Scope*/ 97, /*->6277*/
/*6180*/      OPC_MoveChild, 0,
/*6182*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6185*/      OPC_Scope, 44, /*->6231*/ // 2 children in Scope
/*6187*/        OPC_RecordChild0, // #0 = $Vn
/*6188*/        OPC_MoveChild, 1,
/*6190*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6193*/        OPC_RecordChild0, // #1 = $Vm
/*6194*/        OPC_CheckChild0Type, MVT::v4i16,
/*6196*/        OPC_RecordChild1, // #2 = $lane
/*6197*/        OPC_MoveChild, 1,
/*6199*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6202*/        OPC_MoveParent,
/*6203*/        OPC_MoveParent,
/*6204*/        OPC_MoveParent,
/*6205*/        OPC_RecordChild1, // #3 = $src1
/*6206*/        OPC_CheckType, MVT::v8i16,
/*6208*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6210*/        OPC_EmitConvertToTarget, 2,
/*6212*/        OPC_EmitInteger, MVT::i32, 14, 
/*6215*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6218*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6231*/      /*Scope*/ 44, /*->6276*/
/*6232*/        OPC_MoveChild, 0,
/*6234*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6237*/        OPC_RecordChild0, // #0 = $Vm
/*6238*/        OPC_CheckChild0Type, MVT::v4i16,
/*6240*/        OPC_RecordChild1, // #1 = $lane
/*6241*/        OPC_MoveChild, 1,
/*6243*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6246*/        OPC_MoveParent,
/*6247*/        OPC_MoveParent,
/*6248*/        OPC_RecordChild1, // #2 = $Vn
/*6249*/        OPC_MoveParent,
/*6250*/        OPC_RecordChild1, // #3 = $src1
/*6251*/        OPC_CheckType, MVT::v8i16,
/*6253*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6255*/        OPC_EmitConvertToTarget, 1,
/*6257*/        OPC_EmitInteger, MVT::i32, 14, 
/*6260*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6263*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6276*/      0, /*End of Scope*/
/*6277*/    /*Scope*/ 49, /*->6327*/
/*6278*/      OPC_RecordChild0, // #0 = $src1
/*6279*/      OPC_MoveChild, 1,
/*6281*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6284*/      OPC_MoveChild, 0,
/*6286*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/      OPC_RecordChild0, // #1 = $Vm
/*6290*/      OPC_CheckChild0Type, MVT::v2i32,
/*6292*/      OPC_RecordChild1, // #2 = $lane
/*6293*/      OPC_MoveChild, 1,
/*6295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/      OPC_MoveParent,
/*6299*/      OPC_MoveParent,
/*6300*/      OPC_RecordChild1, // #3 = $Vn
/*6301*/      OPC_MoveParent,
/*6302*/      OPC_CheckType, MVT::v4i32,
/*6304*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6306*/      OPC_EmitConvertToTarget, 2,
/*6308*/      OPC_EmitInteger, MVT::i32, 14, 
/*6311*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6314*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6327*/    /*Scope*/ 39|128,2/*295*/, /*->6624*/
/*6329*/      OPC_MoveChild, 0,
/*6331*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6427
/*6335*/        OPC_Scope, 44, /*->6381*/ // 2 children in Scope
/*6337*/          OPC_RecordChild0, // #0 = $Vn
/*6338*/          OPC_MoveChild, 1,
/*6340*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6343*/          OPC_RecordChild0, // #1 = $Vm
/*6344*/          OPC_CheckChild0Type, MVT::v2i32,
/*6346*/          OPC_RecordChild1, // #2 = $lane
/*6347*/          OPC_MoveChild, 1,
/*6349*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_MoveParent,
/*6355*/          OPC_RecordChild1, // #3 = $src1
/*6356*/          OPC_CheckType, MVT::v4i32,
/*6358*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6360*/          OPC_EmitConvertToTarget, 2,
/*6362*/          OPC_EmitInteger, MVT::i32, 14, 
/*6365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6381*/        /*Scope*/ 44, /*->6426*/
/*6382*/          OPC_MoveChild, 0,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6387*/          OPC_RecordChild0, // #0 = $Vm
/*6388*/          OPC_CheckChild0Type, MVT::v2i32,
/*6390*/          OPC_RecordChild1, // #1 = $lane
/*6391*/          OPC_MoveChild, 1,
/*6393*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6396*/          OPC_MoveParent,
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_RecordChild1, // #2 = $Vn
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v4i32,
/*6403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 1,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6623
/*6528*/        OPC_RecordChild0, // #0 = $Vn
/*6529*/        OPC_Scope, 45, /*->6576*/ // 2 children in Scope
/*6531*/          OPC_CheckChild0Type, MVT::v4i16,
/*6533*/          OPC_MoveChild, 1,
/*6535*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6538*/          OPC_RecordChild0, // #1 = $Vm
/*6539*/          OPC_CheckChild0Type, MVT::v4i16,
/*6541*/          OPC_RecordChild1, // #2 = $lane
/*6542*/          OPC_MoveChild, 1,
/*6544*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6547*/          OPC_MoveParent,
/*6548*/          OPC_MoveParent,
/*6549*/          OPC_MoveParent,
/*6550*/          OPC_RecordChild1, // #3 = $src1
/*6551*/          OPC_CheckType, MVT::v4i32,
/*6553*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6555*/          OPC_EmitConvertToTarget, 2,
/*6557*/          OPC_EmitInteger, MVT::i32, 14, 
/*6560*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6563*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6576*/        /*Scope*/ 45, /*->6622*/
/*6577*/          OPC_CheckChild0Type, MVT::v2i32,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6584*/          OPC_RecordChild0, // #1 = $Vm
/*6585*/          OPC_CheckChild0Type, MVT::v2i32,
/*6587*/          OPC_RecordChild1, // #2 = $lane
/*6588*/          OPC_MoveChild, 1,
/*6590*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6593*/          OPC_MoveParent,
/*6594*/          OPC_MoveParent,
/*6595*/          OPC_MoveParent,
/*6596*/          OPC_RecordChild1, // #3 = $src1
/*6597*/          OPC_CheckType, MVT::v2i64,
/*6599*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6601*/          OPC_EmitConvertToTarget, 2,
/*6603*/          OPC_EmitInteger, MVT::i32, 14, 
/*6606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6622*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6624*/    /*Scope*/ 53|128,1/*181*/, /*->6807*/
/*6626*/      OPC_RecordChild0, // #0 = $src1
/*6627*/      OPC_MoveChild, 1,
/*6629*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6632*/      OPC_Scope, 113, /*->6747*/ // 2 children in Scope
/*6634*/        OPC_RecordChild0, // #1 = $src2
/*6635*/        OPC_MoveChild, 1,
/*6637*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6640*/        OPC_RecordChild0, // #2 = $src3
/*6641*/        OPC_Scope, 51, /*->6694*/ // 2 children in Scope
/*6643*/          OPC_CheckChild0Type, MVT::v8i16,
/*6645*/          OPC_RecordChild1, // #3 = $lane
/*6646*/          OPC_MoveChild, 1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_MoveParent,
/*6654*/          OPC_CheckType, MVT::v8i16,
/*6656*/          OPC_EmitConvertToTarget, 3,
/*6658*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6661*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6670*/          OPC_EmitConvertToTarget, 3,
/*6672*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6675*/          OPC_EmitInteger, MVT::i32, 14, 
/*6678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6694*/        /*Scope*/ 51, /*->6746*/
/*6695*/          OPC_CheckChild0Type, MVT::v4i32,
/*6697*/          OPC_RecordChild1, // #3 = $lane
/*6698*/          OPC_MoveChild, 1,
/*6700*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6703*/          OPC_MoveParent,
/*6704*/          OPC_MoveParent,
/*6705*/          OPC_MoveParent,
/*6706*/          OPC_CheckType, MVT::v4i32,
/*6708*/          OPC_EmitConvertToTarget, 3,
/*6710*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6713*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6722*/          OPC_EmitConvertToTarget, 3,
/*6724*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6727*/          OPC_EmitInteger, MVT::i32, 14, 
/*6730*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6733*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6746*/        0, /*End of Scope*/
/*6747*/      /*Scope*/ 58, /*->6806*/
/*6748*/        OPC_MoveChild, 0,
/*6750*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6753*/        OPC_RecordChild0, // #1 = $src3
/*6754*/        OPC_CheckChild0Type, MVT::v8i16,
/*6756*/        OPC_RecordChild1, // #2 = $lane
/*6757*/        OPC_MoveChild, 1,
/*6759*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6762*/        OPC_MoveParent,
/*6763*/        OPC_MoveParent,
/*6764*/        OPC_RecordChild1, // #3 = $src2
/*6765*/        OPC_MoveParent,
/*6766*/        OPC_CheckType, MVT::v8i16,
/*6768*/        OPC_EmitConvertToTarget, 2,
/*6770*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6773*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6782*/        OPC_EmitConvertToTarget, 2,
/*6784*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6787*/        OPC_EmitInteger, MVT::i32, 14, 
/*6790*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6793*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6806*/      0, /*End of Scope*/
/*6807*/    /*Scope*/ 127, /*->6935*/
/*6808*/      OPC_MoveChild, 0,
/*6810*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6813*/      OPC_Scope, 59, /*->6874*/ // 2 children in Scope
/*6815*/        OPC_RecordChild0, // #0 = $src2
/*6816*/        OPC_MoveChild, 1,
/*6818*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6821*/        OPC_RecordChild0, // #1 = $src3
/*6822*/        OPC_CheckChild0Type, MVT::v8i16,
/*6824*/        OPC_RecordChild1, // #2 = $lane
/*6825*/        OPC_MoveChild, 1,
/*6827*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6830*/        OPC_MoveParent,
/*6831*/        OPC_MoveParent,
/*6832*/        OPC_MoveParent,
/*6833*/        OPC_RecordChild1, // #3 = $src1
/*6834*/        OPC_CheckType, MVT::v8i16,
/*6836*/        OPC_EmitConvertToTarget, 2,
/*6838*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6841*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6850*/        OPC_EmitConvertToTarget, 2,
/*6852*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6855*/        OPC_EmitInteger, MVT::i32, 14, 
/*6858*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6861*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6874*/      /*Scope*/ 59, /*->6934*/
/*6875*/        OPC_MoveChild, 0,
/*6877*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6880*/        OPC_RecordChild0, // #0 = $src3
/*6881*/        OPC_CheckChild0Type, MVT::v8i16,
/*6883*/        OPC_RecordChild1, // #1 = $lane
/*6884*/        OPC_MoveChild, 1,
/*6886*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6889*/        OPC_MoveParent,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_RecordChild1, // #2 = $src2
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_RecordChild1, // #3 = $src1
/*6894*/        OPC_CheckType, MVT::v8i16,
/*6896*/        OPC_EmitConvertToTarget, 1,
/*6898*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6901*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6910*/        OPC_EmitConvertToTarget, 1,
/*6912*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6915*/        OPC_EmitInteger, MVT::i32, 14, 
/*6918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6921*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6934*/      0, /*End of Scope*/
/*6935*/    /*Scope*/ 64, /*->7000*/
/*6936*/      OPC_RecordChild0, // #0 = $src1
/*6937*/      OPC_MoveChild, 1,
/*6939*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6942*/      OPC_MoveChild, 0,
/*6944*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6947*/      OPC_RecordChild0, // #1 = $src3
/*6948*/      OPC_CheckChild0Type, MVT::v4i32,
/*6950*/      OPC_RecordChild1, // #2 = $lane
/*6951*/      OPC_MoveChild, 1,
/*6953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6956*/      OPC_MoveParent,
/*6957*/      OPC_MoveParent,
/*6958*/      OPC_RecordChild1, // #3 = $src2
/*6959*/      OPC_MoveParent,
/*6960*/      OPC_CheckType, MVT::v4i32,
/*6962*/      OPC_EmitConvertToTarget, 2,
/*6964*/      OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6967*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6976*/      OPC_EmitConvertToTarget, 2,
/*6978*/      OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6981*/      OPC_EmitInteger, MVT::i32, 14, 
/*6984*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6987*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7000*/    /*Scope*/ 127, /*->7128*/
/*7001*/      OPC_MoveChild, 0,
/*7003*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7006*/      OPC_Scope, 59, /*->7067*/ // 2 children in Scope
/*7008*/        OPC_RecordChild0, // #0 = $src2
/*7009*/        OPC_MoveChild, 1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7014*/        OPC_RecordChild0, // #1 = $src3
/*7015*/        OPC_CheckChild0Type, MVT::v4i32,
/*7017*/        OPC_RecordChild1, // #2 = $lane
/*7018*/        OPC_MoveChild, 1,
/*7020*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7023*/        OPC_MoveParent,
/*7024*/        OPC_MoveParent,
/*7025*/        OPC_MoveParent,
/*7026*/        OPC_RecordChild1, // #3 = $src1
/*7027*/        OPC_CheckType, MVT::v4i32,
/*7029*/        OPC_EmitConvertToTarget, 2,
/*7031*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7034*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7043*/        OPC_EmitConvertToTarget, 2,
/*7045*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7048*/        OPC_EmitInteger, MVT::i32, 14, 
/*7051*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7054*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7067*/      /*Scope*/ 59, /*->7127*/
/*7068*/        OPC_MoveChild, 0,
/*7070*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7073*/        OPC_RecordChild0, // #0 = $src3
/*7074*/        OPC_CheckChild0Type, MVT::v4i32,
/*7076*/        OPC_RecordChild1, // #1 = $lane
/*7077*/        OPC_MoveChild, 1,
/*7079*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7082*/        OPC_MoveParent,
/*7083*/        OPC_MoveParent,
/*7084*/        OPC_RecordChild1, // #2 = $src2
/*7085*/        OPC_MoveParent,
/*7086*/        OPC_RecordChild1, // #3 = $src1
/*7087*/        OPC_CheckType, MVT::v4i32,
/*7089*/        OPC_EmitConvertToTarget, 1,
/*7091*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7094*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7103*/        OPC_EmitConvertToTarget, 1,
/*7105*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7108*/        OPC_EmitInteger, MVT::i32, 14, 
/*7111*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7114*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7127*/      0, /*End of Scope*/
/*7128*/    /*Scope*/ 118|128,2/*374*/, /*->7504*/
/*7130*/      OPC_RecordChild0, // #0 = $src1
/*7131*/      OPC_MoveChild, 1,
/*7133*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7136*/      OPC_MoveChild, 0,
/*7138*/      OPC_Scope, 52|128,1/*180*/, /*->7321*/ // 2 children in Scope
/*7141*/        OPC_CheckInteger, 22, 
/*7143*/        OPC_MoveParent,
/*7144*/        OPC_RecordChild1, // #1 = $Vn
/*7145*/        OPC_Scope, 28, /*->7175*/ // 6 children in Scope
/*7147*/          OPC_CheckChild1Type, MVT::v8i8,
/*7149*/          OPC_RecordChild2, // #2 = $Vm
/*7150*/          OPC_CheckChild2Type, MVT::v8i8,
/*7152*/          OPC_MoveParent,
/*7153*/          OPC_CheckType, MVT::v8i8,
/*7155*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7157*/          OPC_EmitInteger, MVT::i32, 14, 
/*7160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7175*/        /*Scope*/ 28, /*->7204*/
/*7176*/          OPC_CheckChild1Type, MVT::v4i16,
/*7178*/          OPC_RecordChild2, // #2 = $Vm
/*7179*/          OPC_CheckChild2Type, MVT::v4i16,
/*7181*/          OPC_MoveParent,
/*7182*/          OPC_CheckType, MVT::v4i16,
/*7184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7186*/          OPC_EmitInteger, MVT::i32, 14, 
/*7189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7192*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7204*/        /*Scope*/ 28, /*->7233*/
/*7205*/          OPC_CheckChild1Type, MVT::v2i32,
/*7207*/          OPC_RecordChild2, // #2 = $Vm
/*7208*/          OPC_CheckChild2Type, MVT::v2i32,
/*7210*/          OPC_MoveParent,
/*7211*/          OPC_CheckType, MVT::v2i32,
/*7213*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/          OPC_EmitInteger, MVT::i32, 14, 
/*7218*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7221*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7233*/        /*Scope*/ 28, /*->7262*/
/*7234*/          OPC_CheckChild1Type, MVT::v16i8,
/*7236*/          OPC_RecordChild2, // #2 = $Vm
/*7237*/          OPC_CheckChild2Type, MVT::v16i8,
/*7239*/          OPC_MoveParent,
/*7240*/          OPC_CheckType, MVT::v16i8,
/*7242*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7244*/          OPC_EmitInteger, MVT::i32, 14, 
/*7247*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7250*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7262*/        /*Scope*/ 28, /*->7291*/
/*7263*/          OPC_CheckChild1Type, MVT::v8i16,
/*7265*/          OPC_RecordChild2, // #2 = $Vm
/*7266*/          OPC_CheckChild2Type, MVT::v8i16,
/*7268*/          OPC_MoveParent,
/*7269*/          OPC_CheckType, MVT::v8i16,
/*7271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7273*/          OPC_EmitInteger, MVT::i32, 14, 
/*7276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7279*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7291*/        /*Scope*/ 28, /*->7320*/
/*7292*/          OPC_CheckChild1Type, MVT::v4i32,
/*7294*/          OPC_RecordChild2, // #2 = $Vm
/*7295*/          OPC_CheckChild2Type, MVT::v4i32,
/*7297*/          OPC_MoveParent,
/*7298*/          OPC_CheckType, MVT::v4i32,
/*7300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7302*/          OPC_EmitInteger, MVT::i32, 14, 
/*7305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7308*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7320*/        0, /*End of Scope*/
/*7321*/      /*Scope*/ 52|128,1/*180*/, /*->7503*/
/*7323*/        OPC_CheckInteger, 23, 
/*7325*/        OPC_MoveParent,
/*7326*/        OPC_RecordChild1, // #1 = $Vn
/*7327*/        OPC_Scope, 28, /*->7357*/ // 6 children in Scope
/*7329*/          OPC_CheckChild1Type, MVT::v8i8,
/*7331*/          OPC_RecordChild2, // #2 = $Vm
/*7332*/          OPC_CheckChild2Type, MVT::v8i8,
/*7334*/          OPC_MoveParent,
/*7335*/          OPC_CheckType, MVT::v8i8,
/*7337*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/          OPC_EmitInteger, MVT::i32, 14, 
/*7342*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7357*/        /*Scope*/ 28, /*->7386*/
/*7358*/          OPC_CheckChild1Type, MVT::v4i16,
/*7360*/          OPC_RecordChild2, // #2 = $Vm
/*7361*/          OPC_CheckChild2Type, MVT::v4i16,
/*7363*/          OPC_MoveParent,
/*7364*/          OPC_CheckType, MVT::v4i16,
/*7366*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7368*/          OPC_EmitInteger, MVT::i32, 14, 
/*7371*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7374*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7386*/        /*Scope*/ 28, /*->7415*/
/*7387*/          OPC_CheckChild1Type, MVT::v2i32,
/*7389*/          OPC_RecordChild2, // #2 = $Vm
/*7390*/          OPC_CheckChild2Type, MVT::v2i32,
/*7392*/          OPC_MoveParent,
/*7393*/          OPC_CheckType, MVT::v2i32,
/*7395*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7397*/          OPC_EmitInteger, MVT::i32, 14, 
/*7400*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7403*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7415*/        /*Scope*/ 28, /*->7444*/
/*7416*/          OPC_CheckChild1Type, MVT::v16i8,
/*7418*/          OPC_RecordChild2, // #2 = $Vm
/*7419*/          OPC_CheckChild2Type, MVT::v16i8,
/*7421*/          OPC_MoveParent,
/*7422*/          OPC_CheckType, MVT::v16i8,
/*7424*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7426*/          OPC_EmitInteger, MVT::i32, 14, 
/*7429*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7432*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7444*/        /*Scope*/ 28, /*->7473*/
/*7445*/          OPC_CheckChild1Type, MVT::v8i16,
/*7447*/          OPC_RecordChild2, // #2 = $Vm
/*7448*/          OPC_CheckChild2Type, MVT::v8i16,
/*7450*/          OPC_MoveParent,
/*7451*/          OPC_CheckType, MVT::v8i16,
/*7453*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7455*/          OPC_EmitInteger, MVT::i32, 14, 
/*7458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7473*/        /*Scope*/ 28, /*->7502*/
/*7474*/          OPC_CheckChild1Type, MVT::v4i32,
/*7476*/          OPC_RecordChild2, // #2 = $Vm
/*7477*/          OPC_CheckChild2Type, MVT::v4i32,
/*7479*/          OPC_MoveParent,
/*7480*/          OPC_CheckType, MVT::v4i32,
/*7482*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7484*/          OPC_EmitInteger, MVT::i32, 14, 
/*7487*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7490*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7502*/        0, /*End of Scope*/
/*7503*/      0, /*End of Scope*/
/*7504*/    /*Scope*/ 92|128,4/*604*/, /*->8110*/
/*7506*/      OPC_MoveChild, 0,
/*7508*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7893
/*7513*/        OPC_MoveChild, 0,
/*7515*/        OPC_Scope, 58|128,1/*186*/, /*->7704*/ // 2 children in Scope
/*7518*/          OPC_CheckInteger, 22, 
/*7520*/          OPC_MoveParent,
/*7521*/          OPC_RecordChild1, // #0 = $Vn
/*7522*/          OPC_Scope, 29, /*->7553*/ // 6 children in Scope
/*7524*/            OPC_CheckChild1Type, MVT::v8i8,
/*7526*/            OPC_RecordChild2, // #1 = $Vm
/*7527*/            OPC_CheckChild2Type, MVT::v8i8,
/*7529*/            OPC_MoveParent,
/*7530*/            OPC_RecordChild1, // #2 = $src1
/*7531*/            OPC_CheckType, MVT::v8i8,
/*7533*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7535*/            OPC_EmitInteger, MVT::i32, 14, 
/*7538*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7541*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7553*/          /*Scope*/ 29, /*->7583*/
/*7554*/            OPC_CheckChild1Type, MVT::v4i16,
/*7556*/            OPC_RecordChild2, // #1 = $Vm
/*7557*/            OPC_CheckChild2Type, MVT::v4i16,
/*7559*/            OPC_MoveParent,
/*7560*/            OPC_RecordChild1, // #2 = $src1
/*7561*/            OPC_CheckType, MVT::v4i16,
/*7563*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7565*/            OPC_EmitInteger, MVT::i32, 14, 
/*7568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7583*/          /*Scope*/ 29, /*->7613*/
/*7584*/            OPC_CheckChild1Type, MVT::v2i32,
/*7586*/            OPC_RecordChild2, // #1 = $Vm
/*7587*/            OPC_CheckChild2Type, MVT::v2i32,
/*7589*/            OPC_MoveParent,
/*7590*/            OPC_RecordChild1, // #2 = $src1
/*7591*/            OPC_CheckType, MVT::v2i32,
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitInteger, MVT::i32, 14, 
/*7598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7601*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7613*/          /*Scope*/ 29, /*->7643*/
/*7614*/            OPC_CheckChild1Type, MVT::v16i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v16i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v16i8,
/*7623*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v8i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v8i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v8i16,
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v4i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v4i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v4i32,
/*7683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7703*/          0, /*End of Scope*/
/*7704*/        /*Scope*/ 58|128,1/*186*/, /*->7892*/
/*7706*/          OPC_CheckInteger, 23, 
/*7708*/          OPC_MoveParent,
/*7709*/          OPC_RecordChild1, // #0 = $Vn
/*7710*/          OPC_Scope, 29, /*->7741*/ // 6 children in Scope
/*7712*/            OPC_CheckChild1Type, MVT::v8i8,
/*7714*/            OPC_RecordChild2, // #1 = $Vm
/*7715*/            OPC_CheckChild2Type, MVT::v8i8,
/*7717*/            OPC_MoveParent,
/*7718*/            OPC_RecordChild1, // #2 = $src1
/*7719*/            OPC_CheckType, MVT::v8i8,
/*7721*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7723*/            OPC_EmitInteger, MVT::i32, 14, 
/*7726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7741*/          /*Scope*/ 29, /*->7771*/
/*7742*/            OPC_CheckChild1Type, MVT::v4i16,
/*7744*/            OPC_RecordChild2, // #1 = $Vm
/*7745*/            OPC_CheckChild2Type, MVT::v4i16,
/*7747*/            OPC_MoveParent,
/*7748*/            OPC_RecordChild1, // #2 = $src1
/*7749*/            OPC_CheckType, MVT::v4i16,
/*7751*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7753*/            OPC_EmitInteger, MVT::i32, 14, 
/*7756*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7771*/          /*Scope*/ 29, /*->7801*/
/*7772*/            OPC_CheckChild1Type, MVT::v2i32,
/*7774*/            OPC_RecordChild2, // #1 = $Vm
/*7775*/            OPC_CheckChild2Type, MVT::v2i32,
/*7777*/            OPC_MoveParent,
/*7778*/            OPC_RecordChild1, // #2 = $src1
/*7779*/            OPC_CheckType, MVT::v2i32,
/*7781*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7783*/            OPC_EmitInteger, MVT::i32, 14, 
/*7786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7801*/          /*Scope*/ 29, /*->7831*/
/*7802*/            OPC_CheckChild1Type, MVT::v16i8,
/*7804*/            OPC_RecordChild2, // #1 = $Vm
/*7805*/            OPC_CheckChild2Type, MVT::v16i8,
/*7807*/            OPC_MoveParent,
/*7808*/            OPC_RecordChild1, // #2 = $src1
/*7809*/            OPC_CheckType, MVT::v16i8,
/*7811*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7813*/            OPC_EmitInteger, MVT::i32, 14, 
/*7816*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7819*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7831*/          /*Scope*/ 29, /*->7861*/
/*7832*/            OPC_CheckChild1Type, MVT::v8i16,
/*7834*/            OPC_RecordChild2, // #1 = $Vm
/*7835*/            OPC_CheckChild2Type, MVT::v8i16,
/*7837*/            OPC_MoveParent,
/*7838*/            OPC_RecordChild1, // #2 = $src1
/*7839*/            OPC_CheckType, MVT::v8i16,
/*7841*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7843*/            OPC_EmitInteger, MVT::i32, 14, 
/*7846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7861*/          /*Scope*/ 29, /*->7891*/
/*7862*/            OPC_CheckChild1Type, MVT::v4i32,
/*7864*/            OPC_RecordChild2, // #1 = $Vm
/*7865*/            OPC_CheckChild2Type, MVT::v4i32,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_RecordChild1, // #2 = $src1
/*7869*/            OPC_CheckType, MVT::v4i32,
/*7871*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7873*/            OPC_EmitInteger, MVT::i32, 14, 
/*7876*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7879*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7891*/          0, /*End of Scope*/
/*7892*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->8001
/*7896*/        OPC_RecordChild0, // #0 = $Vn
/*7897*/        OPC_Scope, 33, /*->7932*/ // 3 children in Scope
/*7899*/          OPC_CheckChild0Type, MVT::v8i8,
/*7901*/          OPC_MoveParent,
/*7902*/          OPC_MoveChild, 1,
/*7904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7907*/          OPC_RecordChild0, // #1 = $Vm
/*7908*/          OPC_CheckChild0Type, MVT::v8i8,
/*7910*/          OPC_MoveParent,
/*7911*/          OPC_CheckType, MVT::v8i16,
/*7913*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/          OPC_EmitInteger, MVT::i32, 14, 
/*7918*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7921*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7932*/        /*Scope*/ 33, /*->7966*/
/*7933*/          OPC_CheckChild0Type, MVT::v4i16,
/*7935*/          OPC_MoveParent,
/*7936*/          OPC_MoveChild, 1,
/*7938*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7941*/          OPC_RecordChild0, // #1 = $Vm
/*7942*/          OPC_CheckChild0Type, MVT::v4i16,
/*7944*/          OPC_MoveParent,
/*7945*/          OPC_CheckType, MVT::v4i32,
/*7947*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7949*/          OPC_EmitInteger, MVT::i32, 14, 
/*7952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7966*/        /*Scope*/ 33, /*->8000*/
/*7967*/          OPC_CheckChild0Type, MVT::v2i32,
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_MoveChild, 1,
/*7972*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7975*/          OPC_RecordChild0, // #1 = $Vm
/*7976*/          OPC_CheckChild0Type, MVT::v2i32,
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::v2i64,
/*7981*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7983*/          OPC_EmitInteger, MVT::i32, 14, 
/*7986*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7989*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8000*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8109
/*8004*/        OPC_RecordChild0, // #0 = $Vn
/*8005*/        OPC_Scope, 33, /*->8040*/ // 3 children in Scope
/*8007*/          OPC_CheckChild0Type, MVT::v8i8,
/*8009*/          OPC_MoveParent,
/*8010*/          OPC_MoveChild, 1,
/*8012*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8015*/          OPC_RecordChild0, // #1 = $Vm
/*8016*/          OPC_CheckChild0Type, MVT::v8i8,
/*8018*/          OPC_MoveParent,
/*8019*/          OPC_CheckType, MVT::v8i16,
/*8021*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/          OPC_EmitInteger, MVT::i32, 14, 
/*8026*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8040*/        /*Scope*/ 33, /*->8074*/
/*8041*/          OPC_CheckChild0Type, MVT::v4i16,
/*8043*/          OPC_MoveParent,
/*8044*/          OPC_MoveChild, 1,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8049*/          OPC_RecordChild0, // #1 = $Vm
/*8050*/          OPC_CheckChild0Type, MVT::v4i16,
/*8052*/          OPC_MoveParent,
/*8053*/          OPC_CheckType, MVT::v4i32,
/*8055*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8057*/          OPC_EmitInteger, MVT::i32, 14, 
/*8060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8063*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8074*/        /*Scope*/ 33, /*->8108*/
/*8075*/          OPC_CheckChild0Type, MVT::v2i32,
/*8077*/          OPC_MoveParent,
/*8078*/          OPC_MoveChild, 1,
/*8080*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8083*/          OPC_RecordChild0, // #1 = $Vm
/*8084*/          OPC_CheckChild0Type, MVT::v2i32,
/*8086*/          OPC_MoveParent,
/*8087*/          OPC_CheckType, MVT::v2i64,
/*8089*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8091*/          OPC_EmitInteger, MVT::i32, 14, 
/*8094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8108*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8110*/    /*Scope*/ 65|128,6/*833*/, /*->8945*/
/*8112*/      OPC_RecordChild0, // #0 = $src1
/*8113*/      OPC_MoveChild, 1,
/*8115*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8323
/*8120*/        OPC_RecordChild0, // #1 = $Vm
/*8121*/        OPC_RecordChild1, // #2 = $SIMM
/*8122*/        OPC_MoveChild, 1,
/*8124*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8127*/        OPC_MoveParent,
/*8128*/        OPC_MoveParent,
/*8129*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8154
/*8132*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8134*/          OPC_EmitConvertToTarget, 2,
/*8136*/          OPC_EmitInteger, MVT::i32, 14, 
/*8139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8178
/*8156*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8158*/          OPC_EmitConvertToTarget, 2,
/*8160*/          OPC_EmitInteger, MVT::i32, 14, 
/*8163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8202
/*8180*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8182*/          OPC_EmitConvertToTarget, 2,
/*8184*/          OPC_EmitInteger, MVT::i32, 14, 
/*8187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8190*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8226
/*8204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8206*/          OPC_EmitConvertToTarget, 2,
/*8208*/          OPC_EmitInteger, MVT::i32, 14, 
/*8211*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8214*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8250
/*8228*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8230*/          OPC_EmitConvertToTarget, 2,
/*8232*/          OPC_EmitInteger, MVT::i32, 14, 
/*8235*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8238*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8274
/*8252*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8254*/          OPC_EmitConvertToTarget, 2,
/*8256*/          OPC_EmitInteger, MVT::i32, 14, 
/*8259*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8262*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8298
/*8276*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8278*/          OPC_EmitConvertToTarget, 2,
/*8280*/          OPC_EmitInteger, MVT::i32, 14, 
/*8283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8322
/*8300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8302*/          OPC_EmitConvertToTarget, 2,
/*8304*/          OPC_EmitInteger, MVT::i32, 14, 
/*8307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8310*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8530
/*8327*/        OPC_RecordChild0, // #1 = $Vm
/*8328*/        OPC_RecordChild1, // #2 = $SIMM
/*8329*/        OPC_MoveChild, 1,
/*8331*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8334*/        OPC_MoveParent,
/*8335*/        OPC_MoveParent,
/*8336*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8361
/*8339*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8341*/          OPC_EmitConvertToTarget, 2,
/*8343*/          OPC_EmitInteger, MVT::i32, 14, 
/*8346*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8349*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8385
/*8363*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8365*/          OPC_EmitConvertToTarget, 2,
/*8367*/          OPC_EmitInteger, MVT::i32, 14, 
/*8370*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8373*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8409
/*8387*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8389*/          OPC_EmitConvertToTarget, 2,
/*8391*/          OPC_EmitInteger, MVT::i32, 14, 
/*8394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8433
/*8411*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8413*/          OPC_EmitConvertToTarget, 2,
/*8415*/          OPC_EmitInteger, MVT::i32, 14, 
/*8418*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8421*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8457
/*8435*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8437*/          OPC_EmitConvertToTarget, 2,
/*8439*/          OPC_EmitInteger, MVT::i32, 14, 
/*8442*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8445*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8481
/*8459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8461*/          OPC_EmitConvertToTarget, 2,
/*8463*/          OPC_EmitInteger, MVT::i32, 14, 
/*8466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8469*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8505
/*8483*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8485*/          OPC_EmitConvertToTarget, 2,
/*8487*/          OPC_EmitInteger, MVT::i32, 14, 
/*8490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8493*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8529
/*8507*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/          OPC_EmitConvertToTarget, 2,
/*8511*/          OPC_EmitInteger, MVT::i32, 14, 
/*8514*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8517*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8737
/*8534*/        OPC_RecordChild0, // #1 = $Vm
/*8535*/        OPC_RecordChild1, // #2 = $SIMM
/*8536*/        OPC_MoveChild, 1,
/*8538*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8541*/        OPC_MoveParent,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8568
/*8546*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8548*/          OPC_EmitConvertToTarget, 2,
/*8550*/          OPC_EmitInteger, MVT::i32, 14, 
/*8553*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8556*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8592
/*8570*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8572*/          OPC_EmitConvertToTarget, 2,
/*8574*/          OPC_EmitInteger, MVT::i32, 14, 
/*8577*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8580*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8616
/*8594*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8596*/          OPC_EmitConvertToTarget, 2,
/*8598*/          OPC_EmitInteger, MVT::i32, 14, 
/*8601*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8604*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8640
/*8618*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8620*/          OPC_EmitConvertToTarget, 2,
/*8622*/          OPC_EmitInteger, MVT::i32, 14, 
/*8625*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8664
/*8642*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8644*/          OPC_EmitConvertToTarget, 2,
/*8646*/          OPC_EmitInteger, MVT::i32, 14, 
/*8649*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8652*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8688
/*8666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8668*/          OPC_EmitConvertToTarget, 2,
/*8670*/          OPC_EmitInteger, MVT::i32, 14, 
/*8673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8712
/*8690*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8692*/          OPC_EmitConvertToTarget, 2,
/*8694*/          OPC_EmitInteger, MVT::i32, 14, 
/*8697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8736
/*8714*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8716*/          OPC_EmitConvertToTarget, 2,
/*8718*/          OPC_EmitInteger, MVT::i32, 14, 
/*8721*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8944
/*8741*/        OPC_RecordChild0, // #1 = $Vm
/*8742*/        OPC_RecordChild1, // #2 = $SIMM
/*8743*/        OPC_MoveChild, 1,
/*8745*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8748*/        OPC_MoveParent,
/*8749*/        OPC_MoveParent,
/*8750*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8775
/*8753*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8755*/          OPC_EmitConvertToTarget, 2,
/*8757*/          OPC_EmitInteger, MVT::i32, 14, 
/*8760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8799
/*8777*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8779*/          OPC_EmitConvertToTarget, 2,
/*8781*/          OPC_EmitInteger, MVT::i32, 14, 
/*8784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8823
/*8801*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8803*/          OPC_EmitConvertToTarget, 2,
/*8805*/          OPC_EmitInteger, MVT::i32, 14, 
/*8808*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8847
/*8825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8827*/          OPC_EmitConvertToTarget, 2,
/*8829*/          OPC_EmitInteger, MVT::i32, 14, 
/*8832*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8835*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8871
/*8849*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8851*/          OPC_EmitConvertToTarget, 2,
/*8853*/          OPC_EmitInteger, MVT::i32, 14, 
/*8856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8859*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8895
/*8873*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8875*/          OPC_EmitConvertToTarget, 2,
/*8877*/          OPC_EmitInteger, MVT::i32, 14, 
/*8880*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8883*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8919
/*8897*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8899*/          OPC_EmitConvertToTarget, 2,
/*8901*/          OPC_EmitInteger, MVT::i32, 14, 
/*8904*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8907*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8943
/*8921*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8923*/          OPC_EmitConvertToTarget, 2,
/*8925*/          OPC_EmitInteger, MVT::i32, 14, 
/*8928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8945*/    /*Scope*/ 68|128,6/*836*/, /*->9783*/
/*8947*/      OPC_MoveChild, 0,
/*8949*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9158
/*8954*/        OPC_RecordChild0, // #0 = $Vm
/*8955*/        OPC_RecordChild1, // #1 = $SIMM
/*8956*/        OPC_MoveChild, 1,
/*8958*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8961*/        OPC_MoveParent,
/*8962*/        OPC_MoveParent,
/*8963*/        OPC_RecordChild1, // #2 = $src1
/*8964*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9157
/*9135*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9137*/          OPC_EmitConvertToTarget, 1,
/*9139*/          OPC_EmitInteger, MVT::i32, 14, 
/*9142*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9145*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9366
/*9162*/        OPC_RecordChild0, // #0 = $Vm
/*9163*/        OPC_RecordChild1, // #1 = $SIMM
/*9164*/        OPC_MoveChild, 1,
/*9166*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9169*/        OPC_MoveParent,
/*9170*/        OPC_MoveParent,
/*9171*/        OPC_RecordChild1, // #2 = $src1
/*9172*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9197
/*9175*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9177*/          OPC_EmitConvertToTarget, 1,
/*9179*/          OPC_EmitInteger, MVT::i32, 14, 
/*9182*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9185*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9221
/*9199*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9201*/          OPC_EmitConvertToTarget, 1,
/*9203*/          OPC_EmitInteger, MVT::i32, 14, 
/*9206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9245
/*9223*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9225*/          OPC_EmitConvertToTarget, 1,
/*9227*/          OPC_EmitInteger, MVT::i32, 14, 
/*9230*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9233*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9269
/*9247*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9249*/          OPC_EmitConvertToTarget, 1,
/*9251*/          OPC_EmitInteger, MVT::i32, 14, 
/*9254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9293
/*9271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9273*/          OPC_EmitConvertToTarget, 1,
/*9275*/          OPC_EmitInteger, MVT::i32, 14, 
/*9278*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9281*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9317
/*9295*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9297*/          OPC_EmitConvertToTarget, 1,
/*9299*/          OPC_EmitInteger, MVT::i32, 14, 
/*9302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9341
/*9319*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9321*/          OPC_EmitConvertToTarget, 1,
/*9323*/          OPC_EmitInteger, MVT::i32, 14, 
/*9326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9365
/*9343*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9345*/          OPC_EmitConvertToTarget, 1,
/*9347*/          OPC_EmitInteger, MVT::i32, 14, 
/*9350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9574
/*9370*/        OPC_RecordChild0, // #0 = $Vm
/*9371*/        OPC_RecordChild1, // #1 = $SIMM
/*9372*/        OPC_MoveChild, 1,
/*9374*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9377*/        OPC_MoveParent,
/*9378*/        OPC_MoveParent,
/*9379*/        OPC_RecordChild1, // #2 = $src1
/*9380*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9405
/*9383*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9385*/          OPC_EmitConvertToTarget, 1,
/*9387*/          OPC_EmitInteger, MVT::i32, 14, 
/*9390*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9393*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9429
/*9407*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9409*/          OPC_EmitConvertToTarget, 1,
/*9411*/          OPC_EmitInteger, MVT::i32, 14, 
/*9414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9453
/*9431*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9433*/          OPC_EmitConvertToTarget, 1,
/*9435*/          OPC_EmitInteger, MVT::i32, 14, 
/*9438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9441*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9477
/*9455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9457*/          OPC_EmitConvertToTarget, 1,
/*9459*/          OPC_EmitInteger, MVT::i32, 14, 
/*9462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9501
/*9479*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9481*/          OPC_EmitConvertToTarget, 1,
/*9483*/          OPC_EmitInteger, MVT::i32, 14, 
/*9486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9489*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9525
/*9503*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9505*/          OPC_EmitConvertToTarget, 1,
/*9507*/          OPC_EmitInteger, MVT::i32, 14, 
/*9510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9513*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9549
/*9527*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9529*/          OPC_EmitConvertToTarget, 1,
/*9531*/          OPC_EmitInteger, MVT::i32, 14, 
/*9534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9573
/*9551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9553*/          OPC_EmitConvertToTarget, 1,
/*9555*/          OPC_EmitInteger, MVT::i32, 14, 
/*9558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9782
/*9578*/        OPC_RecordChild0, // #0 = $Vm
/*9579*/        OPC_RecordChild1, // #1 = $SIMM
/*9580*/        OPC_MoveChild, 1,
/*9582*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9585*/        OPC_MoveParent,
/*9586*/        OPC_MoveParent,
/*9587*/        OPC_RecordChild1, // #2 = $src1
/*9588*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9613
/*9591*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9593*/          OPC_EmitConvertToTarget, 1,
/*9595*/          OPC_EmitInteger, MVT::i32, 14, 
/*9598*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9637
/*9615*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9617*/          OPC_EmitConvertToTarget, 1,
/*9619*/          OPC_EmitInteger, MVT::i32, 14, 
/*9622*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9625*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9661
/*9639*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9641*/          OPC_EmitConvertToTarget, 1,
/*9643*/          OPC_EmitInteger, MVT::i32, 14, 
/*9646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9685
/*9663*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/          OPC_EmitConvertToTarget, 1,
/*9667*/          OPC_EmitInteger, MVT::i32, 14, 
/*9670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9709
/*9687*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9689*/          OPC_EmitConvertToTarget, 1,
/*9691*/          OPC_EmitInteger, MVT::i32, 14, 
/*9694*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9697*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9733
/*9711*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9713*/          OPC_EmitConvertToTarget, 1,
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9757
/*9735*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9737*/          OPC_EmitConvertToTarget, 1,
/*9739*/          OPC_EmitInteger, MVT::i32, 14, 
/*9742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9781
/*9759*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9761*/          OPC_EmitConvertToTarget, 1,
/*9763*/          OPC_EmitInteger, MVT::i32, 14, 
/*9766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9783*/    /*Scope*/ 98|128,3/*482*/, /*->10267*/
/*9785*/      OPC_RecordChild0, // #0 = $Vn
/*9786*/      OPC_MoveChild, 1,
/*9788*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9870
/*9792*/        OPC_RecordChild0, // #1 = $Vm
/*9793*/        OPC_Scope, 24, /*->9819*/ // 3 children in Scope
/*9795*/          OPC_CheckChild0Type, MVT::v8i8,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::v8i16,
/*9800*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9802*/          OPC_EmitInteger, MVT::i32, 14, 
/*9805*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9808*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9819*/        /*Scope*/ 24, /*->9844*/
/*9820*/          OPC_CheckChild0Type, MVT::v4i16,
/*9822*/          OPC_MoveParent,
/*9823*/          OPC_CheckType, MVT::v4i32,
/*9825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9827*/          OPC_EmitInteger, MVT::i32, 14, 
/*9830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9844*/        /*Scope*/ 24, /*->9869*/
/*9845*/          OPC_CheckChild0Type, MVT::v2i32,
/*9847*/          OPC_MoveParent,
/*9848*/          OPC_CheckType, MVT::v2i64,
/*9850*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9852*/          OPC_EmitInteger, MVT::i32, 14, 
/*9855*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9858*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9869*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9951
/*9873*/        OPC_RecordChild0, // #1 = $Vm
/*9874*/        OPC_Scope, 24, /*->9900*/ // 3 children in Scope
/*9876*/          OPC_CheckChild0Type, MVT::v8i8,
/*9878*/          OPC_MoveParent,
/*9879*/          OPC_CheckType, MVT::v8i16,
/*9881*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9883*/          OPC_EmitInteger, MVT::i32, 14, 
/*9886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9900*/        /*Scope*/ 24, /*->9925*/
/*9901*/          OPC_CheckChild0Type, MVT::v4i16,
/*9903*/          OPC_MoveParent,
/*9904*/          OPC_CheckType, MVT::v4i32,
/*9906*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9908*/          OPC_EmitInteger, MVT::i32, 14, 
/*9911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9925*/        /*Scope*/ 24, /*->9950*/
/*9926*/          OPC_CheckChild0Type, MVT::v2i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_CheckType, MVT::v2i64,
/*9931*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9933*/          OPC_EmitInteger, MVT::i32, 14, 
/*9936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9950*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10092
/*9955*/        OPC_RecordChild0, // #1 = $Vn
/*9956*/        OPC_RecordChild1, // #2 = $Vm
/*9957*/        OPC_MoveParent,
/*9958*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9981
/*9961*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10003
/*9983*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9985*/          OPC_EmitInteger, MVT::i32, 14, 
/*9988*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9991*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10025
/*10005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10007*/         OPC_EmitInteger, MVT::i32, 14, 
/*10010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10047
/*10027*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10029*/         OPC_EmitInteger, MVT::i32, 14, 
/*10032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10069
/*10049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10051*/         OPC_EmitInteger, MVT::i32, 14, 
/*10054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10091
/*10071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10073*/         OPC_EmitInteger, MVT::i32, 14, 
/*10076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10179
/*10095*/       OPC_RecordChild0, // #1 = $Vn
/*10096*/       OPC_Scope, 26, /*->10124*/ // 3 children in Scope
/*10098*/         OPC_CheckChild0Type, MVT::v8i8,
/*10100*/         OPC_RecordChild1, // #2 = $Vm
/*10101*/         OPC_MoveParent,
/*10102*/         OPC_CheckType, MVT::v8i16,
/*10104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10106*/         OPC_EmitInteger, MVT::i32, 14, 
/*10109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10124*/       /*Scope*/ 26, /*->10151*/
/*10125*/         OPC_CheckChild0Type, MVT::v4i16,
/*10127*/         OPC_RecordChild1, // #2 = $Vm
/*10128*/         OPC_MoveParent,
/*10129*/         OPC_CheckType, MVT::v4i32,
/*10131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10133*/         OPC_EmitInteger, MVT::i32, 14, 
/*10136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10151*/       /*Scope*/ 26, /*->10178*/
/*10152*/         OPC_CheckChild0Type, MVT::v2i32,
/*10154*/         OPC_RecordChild1, // #2 = $Vm
/*10155*/         OPC_MoveParent,
/*10156*/         OPC_CheckType, MVT::v2i64,
/*10158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10160*/         OPC_EmitInteger, MVT::i32, 14, 
/*10163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10266
/*10182*/       OPC_RecordChild0, // #1 = $Vn
/*10183*/       OPC_Scope, 26, /*->10211*/ // 3 children in Scope
/*10185*/         OPC_CheckChild0Type, MVT::v8i8,
/*10187*/         OPC_RecordChild1, // #2 = $Vm
/*10188*/         OPC_MoveParent,
/*10189*/         OPC_CheckType, MVT::v8i16,
/*10191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10193*/         OPC_EmitInteger, MVT::i32, 14, 
/*10196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10211*/       /*Scope*/ 26, /*->10238*/
/*10212*/         OPC_CheckChild0Type, MVT::v4i16,
/*10214*/         OPC_RecordChild1, // #2 = $Vm
/*10215*/         OPC_MoveParent,
/*10216*/         OPC_CheckType, MVT::v4i32,
/*10218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10220*/         OPC_EmitInteger, MVT::i32, 14, 
/*10223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10238*/       /*Scope*/ 26, /*->10265*/
/*10239*/         OPC_CheckChild0Type, MVT::v2i32,
/*10241*/         OPC_RecordChild1, // #2 = $Vm
/*10242*/         OPC_MoveParent,
/*10243*/         OPC_CheckType, MVT::v2i64,
/*10245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10247*/         OPC_EmitInteger, MVT::i32, 14, 
/*10250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10265*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10267*/   /*Scope*/ 110|128,3/*494*/, /*->10763*/
/*10269*/     OPC_MoveChild, 0,
/*10271*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10356
/*10275*/       OPC_RecordChild0, // #0 = $Vm
/*10276*/       OPC_Scope, 25, /*->10303*/ // 3 children in Scope
/*10278*/         OPC_CheckChild0Type, MVT::v8i8,
/*10280*/         OPC_MoveParent,
/*10281*/         OPC_RecordChild1, // #1 = $Vn
/*10282*/         OPC_CheckType, MVT::v8i16,
/*10284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10286*/         OPC_EmitInteger, MVT::i32, 14, 
/*10289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10303*/       /*Scope*/ 25, /*->10329*/
/*10304*/         OPC_CheckChild0Type, MVT::v4i16,
/*10306*/         OPC_MoveParent,
/*10307*/         OPC_RecordChild1, // #1 = $Vn
/*10308*/         OPC_CheckType, MVT::v4i32,
/*10310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10312*/         OPC_EmitInteger, MVT::i32, 14, 
/*10315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10329*/       /*Scope*/ 25, /*->10355*/
/*10330*/         OPC_CheckChild0Type, MVT::v2i32,
/*10332*/         OPC_MoveParent,
/*10333*/         OPC_RecordChild1, // #1 = $Vn
/*10334*/         OPC_CheckType, MVT::v2i64,
/*10336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10338*/         OPC_EmitInteger, MVT::i32, 14, 
/*10341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10355*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10440
/*10359*/       OPC_RecordChild0, // #0 = $Vm
/*10360*/       OPC_Scope, 25, /*->10387*/ // 3 children in Scope
/*10362*/         OPC_CheckChild0Type, MVT::v8i8,
/*10364*/         OPC_MoveParent,
/*10365*/         OPC_RecordChild1, // #1 = $Vn
/*10366*/         OPC_CheckType, MVT::v8i16,
/*10368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10370*/         OPC_EmitInteger, MVT::i32, 14, 
/*10373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10387*/       /*Scope*/ 25, /*->10413*/
/*10388*/         OPC_CheckChild0Type, MVT::v4i16,
/*10390*/         OPC_MoveParent,
/*10391*/         OPC_RecordChild1, // #1 = $Vn
/*10392*/         OPC_CheckType, MVT::v4i32,
/*10394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10396*/         OPC_EmitInteger, MVT::i32, 14, 
/*10399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10413*/       /*Scope*/ 25, /*->10439*/
/*10414*/         OPC_CheckChild0Type, MVT::v2i32,
/*10416*/         OPC_MoveParent,
/*10417*/         OPC_RecordChild1, // #1 = $Vn
/*10418*/         OPC_CheckType, MVT::v2i64,
/*10420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10422*/         OPC_EmitInteger, MVT::i32, 14, 
/*10425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10439*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10582
/*10444*/       OPC_RecordChild0, // #0 = $Vn
/*10445*/       OPC_RecordChild1, // #1 = $Vm
/*10446*/       OPC_MoveParent,
/*10447*/       OPC_RecordChild1, // #2 = $src1
/*10448*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10471
/*10451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10453*/         OPC_EmitInteger, MVT::i32, 14, 
/*10456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10493
/*10473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10475*/         OPC_EmitInteger, MVT::i32, 14, 
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10515
/*10495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10497*/         OPC_EmitInteger, MVT::i32, 14, 
/*10500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10537
/*10517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10519*/         OPC_EmitInteger, MVT::i32, 14, 
/*10522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10559
/*10539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10541*/         OPC_EmitInteger, MVT::i32, 14, 
/*10544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10581
/*10561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10563*/         OPC_EmitInteger, MVT::i32, 14, 
/*10566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10672
/*10585*/       OPC_RecordChild0, // #0 = $Vn
/*10586*/       OPC_Scope, 27, /*->10615*/ // 3 children in Scope
/*10588*/         OPC_CheckChild0Type, MVT::v8i8,
/*10590*/         OPC_RecordChild1, // #1 = $Vm
/*10591*/         OPC_MoveParent,
/*10592*/         OPC_RecordChild1, // #2 = $src1
/*10593*/         OPC_CheckType, MVT::v8i16,
/*10595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10597*/         OPC_EmitInteger, MVT::i32, 14, 
/*10600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10615*/       /*Scope*/ 27, /*->10643*/
/*10616*/         OPC_CheckChild0Type, MVT::v4i16,
/*10618*/         OPC_RecordChild1, // #1 = $Vm
/*10619*/         OPC_MoveParent,
/*10620*/         OPC_RecordChild1, // #2 = $src1
/*10621*/         OPC_CheckType, MVT::v4i32,
/*10623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10625*/         OPC_EmitInteger, MVT::i32, 14, 
/*10628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10643*/       /*Scope*/ 27, /*->10671*/
/*10644*/         OPC_CheckChild0Type, MVT::v2i32,
/*10646*/         OPC_RecordChild1, // #1 = $Vm
/*10647*/         OPC_MoveParent,
/*10648*/         OPC_RecordChild1, // #2 = $src1
/*10649*/         OPC_CheckType, MVT::v2i64,
/*10651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10653*/         OPC_EmitInteger, MVT::i32, 14, 
/*10656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10671*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10762
/*10675*/       OPC_RecordChild0, // #0 = $Vn
/*10676*/       OPC_Scope, 27, /*->10705*/ // 3 children in Scope
/*10678*/         OPC_CheckChild0Type, MVT::v8i8,
/*10680*/         OPC_RecordChild1, // #1 = $Vm
/*10681*/         OPC_MoveParent,
/*10682*/         OPC_RecordChild1, // #2 = $src1
/*10683*/         OPC_CheckType, MVT::v8i16,
/*10685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10687*/         OPC_EmitInteger, MVT::i32, 14, 
/*10690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10705*/       /*Scope*/ 27, /*->10733*/
/*10706*/         OPC_CheckChild0Type, MVT::v4i16,
/*10708*/         OPC_RecordChild1, // #1 = $Vm
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #2 = $src1
/*10711*/         OPC_CheckType, MVT::v4i32,
/*10713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitInteger, MVT::i32, 14, 
/*10718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10733*/       /*Scope*/ 27, /*->10761*/
/*10734*/         OPC_CheckChild0Type, MVT::v2i32,
/*10736*/         OPC_RecordChild1, // #1 = $Vm
/*10737*/         OPC_MoveParent,
/*10738*/         OPC_RecordChild1, // #2 = $src1
/*10739*/         OPC_CheckType, MVT::v2i64,
/*10741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10743*/         OPC_EmitInteger, MVT::i32, 14, 
/*10746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10761*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10763*/   /*Scope*/ 44|128,1/*172*/, /*->10937*/
/*10765*/     OPC_RecordChild0, // #0 = $Vn
/*10766*/     OPC_RecordChild1, // #1 = $Vm
/*10767*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10789
/*10770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10772*/       OPC_EmitInteger, MVT::i32, 14, 
/*10775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10810
/*10791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10793*/       OPC_EmitInteger, MVT::i32, 14, 
/*10796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10831
/*10812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10814*/       OPC_EmitInteger, MVT::i32, 14, 
/*10817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10852
/*10833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10835*/       OPC_EmitInteger, MVT::i32, 14, 
/*10838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10873
/*10854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10856*/       OPC_EmitInteger, MVT::i32, 14, 
/*10859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10894
/*10875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10877*/       OPC_EmitInteger, MVT::i32, 14, 
/*10880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10915
/*10896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10898*/       OPC_EmitInteger, MVT::i32, 14, 
/*10901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10936
/*10917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10919*/       OPC_EmitInteger, MVT::i32, 14, 
/*10922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,48/*6208*/,  TARGET_VAL(ISD::OR),// ->17150
/*10942*/   OPC_Scope, 48|128,6/*816*/, /*->11761*/ // 17 children in Scope
/*10945*/     OPC_MoveChild, 0,
/*10947*/     OPC_Scope, 91, /*->11040*/ // 9 children in Scope
/*10949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10952*/       OPC_MoveChild, 0,
/*10954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10957*/       OPC_RecordChild0, // #0 = $Rm
/*10958*/       OPC_MoveChild, 1,
/*10960*/       OPC_CheckInteger, 24, 
/*10962*/       OPC_CheckType, MVT::i32,
/*10964*/       OPC_MoveParent,
/*10965*/       OPC_MoveParent,
/*10966*/       OPC_MoveChild, 1,
/*10968*/       OPC_CheckInteger, 16, 
/*10970*/       OPC_CheckType, MVT::i32,
/*10972*/       OPC_MoveParent,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveChild, 1,
/*10976*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10979*/       OPC_MoveChild, 0,
/*10981*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10984*/       OPC_MoveChild, 0,
/*10986*/       OPC_CheckSame, 0,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_MoveChild, 1,
/*10991*/       OPC_CheckInteger, 8, 
/*10993*/       OPC_CheckType, MVT::i32,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_MoveParent,
/*10998*/       OPC_CheckType, MVT::i32,
/*11000*/       OPC_Scope, 18, /*->11020*/ // 2 children in Scope
/*11002*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11004*/         OPC_EmitInteger, MVT::i32, 14, 
/*11007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11020*/       /*Scope*/ 18, /*->11039*/
/*11021*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11023*/         OPC_EmitInteger, MVT::i32, 14, 
/*11026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11039*/       0, /*End of Scope*/
/*11040*/     /*Scope*/ 91, /*->11132*/
/*11041*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11044*/       OPC_MoveChild, 0,
/*11046*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11049*/       OPC_RecordChild0, // #0 = $Rm
/*11050*/       OPC_MoveChild, 1,
/*11052*/       OPC_CheckInteger, 8, 
/*11054*/       OPC_CheckType, MVT::i32,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_MoveChild, 1,
/*11061*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11064*/       OPC_MoveChild, 0,
/*11066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11069*/       OPC_MoveChild, 0,
/*11071*/       OPC_CheckSame, 0,
/*11073*/       OPC_MoveParent,
/*11074*/       OPC_MoveChild, 1,
/*11076*/       OPC_CheckInteger, 24, 
/*11078*/       OPC_CheckType, MVT::i32,
/*11080*/       OPC_MoveParent,
/*11081*/       OPC_MoveParent,
/*11082*/       OPC_MoveChild, 1,
/*11084*/       OPC_CheckInteger, 16, 
/*11086*/       OPC_CheckType, MVT::i32,
/*11088*/       OPC_MoveParent,
/*11089*/       OPC_MoveParent,
/*11090*/       OPC_CheckType, MVT::i32,
/*11092*/       OPC_Scope, 18, /*->11112*/ // 2 children in Scope
/*11094*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11096*/         OPC_EmitInteger, MVT::i32, 14, 
/*11099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11112*/       /*Scope*/ 18, /*->11131*/
/*11113*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11115*/         OPC_EmitInteger, MVT::i32, 14, 
/*11118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11131*/       0, /*End of Scope*/
/*11132*/     /*Scope*/ 57, /*->11190*/
/*11133*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11137*/       OPC_RecordChild0, // #0 = $Rn
/*11138*/       OPC_MoveParent,
/*11139*/       OPC_MoveChild, 1,
/*11141*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11147*/       OPC_MoveChild, 0,
/*11149*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11152*/       OPC_RecordChild0, // #1 = $Rm
/*11153*/       OPC_RecordChild1, // #2 = $sh
/*11154*/       OPC_MoveChild, 1,
/*11156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11159*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11161*/       OPC_CheckType, MVT::i32,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_MoveParent,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_CheckType, MVT::i32,
/*11168*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11170*/       OPC_EmitConvertToTarget, 2,
/*11172*/       OPC_EmitInteger, MVT::i32, 14, 
/*11175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11190*/     /*Scope*/ 100, /*->11291*/
/*11191*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11197*/       OPC_RecordChild0, // #0 = $Rn
/*11198*/       OPC_MoveParent,
/*11199*/       OPC_MoveChild, 1,
/*11201*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/       OPC_MoveChild, 0,
/*11207*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11249
/*11211*/         OPC_RecordChild0, // #1 = $Rm
/*11212*/         OPC_RecordChild1, // #2 = $sh
/*11213*/         OPC_MoveChild, 1,
/*11215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11218*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11220*/         OPC_CheckType, MVT::i32,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_MoveParent,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_CheckType, MVT::i32,
/*11227*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11229*/         OPC_EmitConvertToTarget, 2,
/*11231*/         OPC_EmitInteger, MVT::i32, 14, 
/*11234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11290
/*11252*/         OPC_RecordChild0, // #1 = $src2
/*11253*/         OPC_RecordChild1, // #2 = $sh
/*11254*/         OPC_MoveChild, 1,
/*11256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11259*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11261*/         OPC_CheckType, MVT::i32,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_MoveParent,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_CheckType, MVT::i32,
/*11268*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11270*/         OPC_EmitConvertToTarget, 2,
/*11272*/         OPC_EmitInteger, MVT::i32, 14, 
/*11275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11291*/     /*Scope*/ 57, /*->11349*/
/*11292*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11296*/       OPC_RecordChild0, // #0 = $Rn
/*11297*/       OPC_MoveParent,
/*11298*/       OPC_MoveChild, 1,
/*11300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11306*/       OPC_MoveChild, 0,
/*11308*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11311*/       OPC_RecordChild0, // #1 = $Rm
/*11312*/       OPC_RecordChild1, // #2 = $sh
/*11313*/       OPC_MoveChild, 1,
/*11315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11318*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11320*/       OPC_CheckType, MVT::i32,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_MoveParent,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_CheckType, MVT::i32,
/*11327*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11329*/       OPC_EmitConvertToTarget, 2,
/*11331*/       OPC_EmitInteger, MVT::i32, 14, 
/*11334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11349*/     /*Scope*/ 27|128,1/*155*/, /*->11506*/
/*11351*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11357*/       OPC_Scope, 94, /*->11453*/ // 2 children in Scope
/*11359*/         OPC_RecordChild0, // #0 = $Rn
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_MoveChild, 1,
/*11363*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11367*/         OPC_MoveChild, 0,
/*11369*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11411
/*11373*/           OPC_RecordChild0, // #1 = $Rm
/*11374*/           OPC_RecordChild1, // #2 = $sh
/*11375*/           OPC_MoveChild, 1,
/*11377*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11380*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11382*/           OPC_CheckType, MVT::i32,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_MoveParent,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_CheckType, MVT::i32,
/*11389*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11391*/           OPC_EmitConvertToTarget, 2,
/*11393*/           OPC_EmitInteger, MVT::i32, 14, 
/*11396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11452
/*11414*/           OPC_RecordChild0, // #1 = $src2
/*11415*/           OPC_RecordChild1, // #2 = $sh
/*11416*/           OPC_MoveChild, 1,
/*11418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11421*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11423*/           OPC_CheckType, MVT::i32,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_MoveParent,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_CheckType, MVT::i32,
/*11430*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11432*/           OPC_EmitConvertToTarget, 2,
/*11434*/           OPC_EmitInteger, MVT::i32, 14, 
/*11437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11453*/       /*Scope*/ 51, /*->11505*/
/*11454*/         OPC_MoveChild, 0,
/*11456*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11459*/         OPC_RecordChild0, // #0 = $Rm
/*11460*/         OPC_RecordChild1, // #1 = $sh
/*11461*/         OPC_MoveChild, 1,
/*11463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11466*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11468*/         OPC_CheckType, MVT::i32,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveParent,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveChild, 1,
/*11475*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11479*/         OPC_RecordChild0, // #2 = $Rn
/*11480*/         OPC_MoveParent,
/*11481*/         OPC_CheckType, MVT::i32,
/*11483*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11485*/         OPC_EmitConvertToTarget, 1,
/*11487*/         OPC_EmitInteger, MVT::i32, 14, 
/*11490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11505*/       0, /*End of Scope*/
/*11506*/     /*Scope*/ 57, /*->11564*/
/*11507*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11511*/       OPC_MoveChild, 0,
/*11513*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11516*/       OPC_RecordChild0, // #0 = $Rm
/*11517*/       OPC_RecordChild1, // #1 = $sh
/*11518*/       OPC_MoveChild, 1,
/*11520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11523*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11525*/       OPC_CheckType, MVT::i32,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveParent,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveChild, 1,
/*11532*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11538*/       OPC_RecordChild0, // #2 = $Rn
/*11539*/       OPC_MoveParent,
/*11540*/       OPC_CheckType, MVT::i32,
/*11542*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11544*/       OPC_EmitConvertToTarget, 1,
/*11546*/       OPC_EmitInteger, MVT::i32, 14, 
/*11549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11564*/     /*Scope*/ 57, /*->11622*/
/*11565*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11571*/       OPC_MoveChild, 0,
/*11573*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11576*/       OPC_RecordChild0, // #0 = $Rm
/*11577*/       OPC_RecordChild1, // #1 = $sh
/*11578*/       OPC_MoveChild, 1,
/*11580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11583*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11585*/       OPC_CheckType, MVT::i32,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveParent,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveChild, 1,
/*11592*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11596*/       OPC_RecordChild0, // #2 = $Rn
/*11597*/       OPC_MoveParent,
/*11598*/       OPC_CheckType, MVT::i32,
/*11600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11602*/       OPC_EmitConvertToTarget, 1,
/*11604*/       OPC_EmitInteger, MVT::i32, 14, 
/*11607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11622*/     /*Scope*/ 8|128,1/*136*/, /*->11760*/
/*11624*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11628*/       OPC_MoveChild, 0,
/*11630*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11682
/*11634*/         OPC_RecordChild0, // #0 = $Rm
/*11635*/         OPC_RecordChild1, // #1 = $sh
/*11636*/         OPC_MoveChild, 1,
/*11638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11641*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11643*/         OPC_CheckType, MVT::i32,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveChild, 1,
/*11650*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11656*/         OPC_RecordChild0, // #2 = $Rn
/*11657*/         OPC_MoveParent,
/*11658*/         OPC_CheckType, MVT::i32,
/*11660*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11662*/         OPC_EmitConvertToTarget, 1,
/*11664*/         OPC_EmitInteger, MVT::i32, 14, 
/*11667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11759
/*11685*/         OPC_RecordChild0, // #0 = $src2
/*11686*/         OPC_RecordChild1, // #1 = $sh
/*11687*/         OPC_MoveChild, 1,
/*11689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11692*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11694*/         OPC_CheckType, MVT::i32,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveParent,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveChild, 1,
/*11701*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11707*/         OPC_RecordChild0, // #2 = $src1
/*11708*/         OPC_MoveParent,
/*11709*/         OPC_CheckType, MVT::i32,
/*11711*/         OPC_Scope, 22, /*->11735*/ // 2 children in Scope
/*11713*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11715*/           OPC_EmitConvertToTarget, 1,
/*11717*/           OPC_EmitInteger, MVT::i32, 14, 
/*11720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11735*/         /*Scope*/ 22, /*->11758*/
/*11736*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11738*/           OPC_EmitConvertToTarget, 1,
/*11740*/           OPC_EmitInteger, MVT::i32, 14, 
/*11743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11758*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11760*/     0, /*End of Scope*/
/*11761*/   /*Scope*/ 51, /*->11813*/
/*11762*/     OPC_RecordChild0, // #0 = $Rn
/*11763*/     OPC_MoveChild, 1,
/*11765*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11768*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11769*/     OPC_MoveChild, 1,
/*11771*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11782*/     OPC_MoveParent,
/*11783*/     OPC_MoveParent,
/*11784*/     OPC_CheckType, MVT::i32,
/*11786*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11788*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11791*/     OPC_EmitInteger, MVT::i32, 14, 
/*11794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11813*/   /*Scope*/ 107|128,5/*747*/, /*->12562*/
/*11815*/     OPC_MoveChild, 0,
/*11817*/     OPC_Scope, 49, /*->11868*/ // 11 children in Scope
/*11819*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11822*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11823*/       OPC_MoveChild, 1,
/*11825*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11836*/       OPC_MoveParent,
/*11837*/       OPC_MoveParent,
/*11838*/       OPC_RecordChild1, // #1 = $Rn
/*11839*/       OPC_CheckType, MVT::i32,
/*11841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11846*/       OPC_EmitInteger, MVT::i32, 14, 
/*11849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11868*/     /*Scope*/ 68, /*->11937*/
/*11869*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11873*/       OPC_RecordChild0, // #0 = $Rn
/*11874*/       OPC_MoveParent,
/*11875*/       OPC_MoveChild, 1,
/*11877*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11883*/       OPC_RecordChild0, // #1 = $Rm
/*11884*/       OPC_MoveParent,
/*11885*/       OPC_CheckType, MVT::i32,
/*11887*/       OPC_Scope, 23, /*->11912*/ // 2 children in Scope
/*11889*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11891*/         OPC_EmitInteger, MVT::i32, 0, 
/*11894*/         OPC_EmitInteger, MVT::i32, 14, 
/*11897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11912*/       /*Scope*/ 23, /*->11936*/
/*11913*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11915*/         OPC_EmitInteger, MVT::i32, 0, 
/*11918*/         OPC_EmitInteger, MVT::i32, 14, 
/*11921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11936*/       0, /*End of Scope*/
/*11937*/     /*Scope*/ 68, /*->12006*/
/*11938*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11944*/       OPC_RecordChild0, // #0 = $Rm
/*11945*/       OPC_MoveParent,
/*11946*/       OPC_MoveChild, 1,
/*11948*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11952*/       OPC_RecordChild0, // #1 = $Rn
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_Scope, 23, /*->11981*/ // 2 children in Scope
/*11958*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11960*/         OPC_EmitInteger, MVT::i32, 0, 
/*11963*/         OPC_EmitInteger, MVT::i32, 14, 
/*11966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11981*/       /*Scope*/ 23, /*->12005*/
/*11982*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11984*/         OPC_EmitInteger, MVT::i32, 0, 
/*11987*/         OPC_EmitInteger, MVT::i32, 14, 
/*11990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12005*/       0, /*End of Scope*/
/*12006*/     /*Scope*/ 48, /*->12055*/
/*12007*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12011*/       OPC_RecordChild0, // #0 = $Rn
/*12012*/       OPC_MoveParent,
/*12013*/       OPC_MoveChild, 1,
/*12015*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12018*/       OPC_RecordChild0, // #1 = $Rm
/*12019*/       OPC_RecordChild1, // #2 = $sh
/*12020*/       OPC_MoveChild, 1,
/*12022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12025*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_MoveParent,
/*12030*/       OPC_MoveParent,
/*12031*/       OPC_CheckType, MVT::i32,
/*12033*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12035*/       OPC_EmitConvertToTarget, 2,
/*12037*/       OPC_EmitInteger, MVT::i32, 14, 
/*12040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12055*/     /*Scope*/ 92, /*->12148*/
/*12056*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12062*/       OPC_RecordChild0, // #0 = $src1
/*12063*/       OPC_MoveParent,
/*12064*/       OPC_MoveChild, 1,
/*12066*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12107
/*12070*/         OPC_RecordChild0, // #1 = $src2
/*12071*/         OPC_RecordChild1, // #2 = $sh
/*12072*/         OPC_MoveChild, 1,
/*12074*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12077*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12079*/         OPC_CheckType, MVT::i32,
/*12081*/         OPC_MoveParent,
/*12082*/         OPC_MoveParent,
/*12083*/         OPC_CheckType, MVT::i32,
/*12085*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12087*/         OPC_EmitConvertToTarget, 2,
/*12089*/         OPC_EmitInteger, MVT::i32, 14, 
/*12092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12147
/*12110*/         OPC_RecordChild0, // #1 = $src2
/*12111*/         OPC_RecordChild1, // #2 = $sh
/*12112*/         OPC_MoveChild, 1,
/*12114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12117*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12119*/         OPC_CheckType, MVT::i32,
/*12121*/         OPC_MoveParent,
/*12122*/         OPC_MoveParent,
/*12123*/         OPC_CheckType, MVT::i32,
/*12125*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12127*/         OPC_EmitConvertToTarget, 2,
/*12129*/         OPC_EmitInteger, MVT::i32, 14, 
/*12132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12148*/     /*Scope*/ 48, /*->12197*/
/*12149*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12153*/       OPC_RecordChild0, // #0 = $src1
/*12154*/       OPC_MoveParent,
/*12155*/       OPC_MoveChild, 1,
/*12157*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12160*/       OPC_RecordChild0, // #1 = $src2
/*12161*/       OPC_RecordChild1, // #2 = $sh
/*12162*/       OPC_MoveChild, 1,
/*12164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12167*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12169*/       OPC_CheckType, MVT::i32,
/*12171*/       OPC_MoveParent,
/*12172*/       OPC_MoveParent,
/*12173*/       OPC_CheckType, MVT::i32,
/*12175*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12177*/       OPC_EmitConvertToTarget, 2,
/*12179*/       OPC_EmitInteger, MVT::i32, 14, 
/*12182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12197*/     /*Scope*/ 92, /*->12290*/
/*12198*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12204*/       OPC_RecordChild0, // #0 = $src1
/*12205*/       OPC_MoveParent,
/*12206*/       OPC_MoveChild, 1,
/*12208*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12249
/*12212*/         OPC_RecordChild0, // #1 = $src2
/*12213*/         OPC_RecordChild1, // #2 = $sh
/*12214*/         OPC_MoveChild, 1,
/*12216*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12219*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12221*/         OPC_CheckType, MVT::i32,
/*12223*/         OPC_MoveParent,
/*12224*/         OPC_MoveParent,
/*12225*/         OPC_CheckType, MVT::i32,
/*12227*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12229*/         OPC_EmitConvertToTarget, 2,
/*12231*/         OPC_EmitInteger, MVT::i32, 14, 
/*12234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12289
/*12252*/         OPC_RecordChild0, // #1 = $src2
/*12253*/         OPC_RecordChild1, // #2 = $sh
/*12254*/         OPC_MoveChild, 1,
/*12256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12259*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12261*/         OPC_CheckType, MVT::i32,
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_MoveParent,
/*12265*/         OPC_CheckType, MVT::i32,
/*12267*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12269*/         OPC_EmitConvertToTarget, 2,
/*12271*/         OPC_EmitInteger, MVT::i32, 14, 
/*12274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12290*/     /*Scope*/ 74, /*->12365*/
/*12291*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12294*/       OPC_RecordChild0, // #0 = $Rm
/*12295*/       OPC_RecordChild1, // #1 = $sh
/*12296*/       OPC_MoveChild, 1,
/*12298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12301*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12303*/       OPC_CheckType, MVT::i32,
/*12305*/       OPC_MoveParent,
/*12306*/       OPC_MoveParent,
/*12307*/       OPC_MoveChild, 1,
/*12309*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12313*/       OPC_RecordChild0, // #2 = $Rn
/*12314*/       OPC_MoveParent,
/*12315*/       OPC_CheckType, MVT::i32,
/*12317*/       OPC_Scope, 22, /*->12341*/ // 2 children in Scope
/*12319*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12321*/         OPC_EmitConvertToTarget, 1,
/*12323*/         OPC_EmitInteger, MVT::i32, 14, 
/*12326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12341*/       /*Scope*/ 22, /*->12364*/
/*12342*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12344*/         OPC_EmitConvertToTarget, 1,
/*12346*/         OPC_EmitInteger, MVT::i32, 14, 
/*12349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12364*/       0, /*End of Scope*/
/*12365*/     /*Scope*/ 76, /*->12442*/
/*12366*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12369*/       OPC_RecordChild0, // #0 = $src2
/*12370*/       OPC_RecordChild1, // #1 = $sh
/*12371*/       OPC_MoveChild, 1,
/*12373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12376*/       OPC_CheckPredicate, 18, // Predicate_imm16
/*12378*/       OPC_CheckType, MVT::i32,
/*12380*/       OPC_MoveParent,
/*12381*/       OPC_MoveParent,
/*12382*/       OPC_MoveChild, 1,
/*12384*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12390*/       OPC_RecordChild0, // #2 = $src1
/*12391*/       OPC_MoveParent,
/*12392*/       OPC_CheckType, MVT::i32,
/*12394*/       OPC_Scope, 22, /*->12418*/ // 2 children in Scope
/*12396*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12398*/         OPC_EmitConvertToTarget, 1,
/*12400*/         OPC_EmitInteger, MVT::i32, 14, 
/*12403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12418*/       /*Scope*/ 22, /*->12441*/
/*12419*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12421*/         OPC_EmitConvertToTarget, 1,
/*12423*/         OPC_EmitInteger, MVT::i32, 14, 
/*12426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12441*/       0, /*End of Scope*/
/*12442*/     /*Scope*/ 76, /*->12519*/
/*12443*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12446*/       OPC_RecordChild0, // #0 = $src2
/*12447*/       OPC_RecordChild1, // #1 = $sh
/*12448*/       OPC_MoveChild, 1,
/*12450*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12453*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12455*/       OPC_CheckType, MVT::i32,
/*12457*/       OPC_MoveParent,
/*12458*/       OPC_MoveParent,
/*12459*/       OPC_MoveChild, 1,
/*12461*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12467*/       OPC_RecordChild0, // #2 = $src1
/*12468*/       OPC_MoveParent,
/*12469*/       OPC_CheckType, MVT::i32,
/*12471*/       OPC_Scope, 22, /*->12495*/ // 2 children in Scope
/*12473*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12475*/         OPC_EmitConvertToTarget, 1,
/*12477*/         OPC_EmitInteger, MVT::i32, 14, 
/*12480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12495*/       /*Scope*/ 22, /*->12518*/
/*12496*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12498*/         OPC_EmitConvertToTarget, 1,
/*12500*/         OPC_EmitInteger, MVT::i32, 14, 
/*12503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12518*/       0, /*End of Scope*/
/*12519*/     /*Scope*/ 41, /*->12561*/
/*12520*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12524*/       OPC_RecordChild0, // #0 = $src
/*12525*/       OPC_MoveParent,
/*12526*/       OPC_RecordChild1, // #1 = $imm
/*12527*/       OPC_MoveChild, 1,
/*12529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12532*/       OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12534*/       OPC_MoveParent,
/*12535*/       OPC_CheckType, MVT::i32,
/*12537*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12539*/       OPC_EmitConvertToTarget, 1,
/*12541*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12544*/       OPC_EmitInteger, MVT::i32, 14, 
/*12547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12561*/     0, /*End of Scope*/
/*12562*/   /*Scope*/ 32, /*->12595*/
/*12563*/     OPC_RecordChild0, // #0 = $Rn
/*12564*/     OPC_RecordChild1, // #1 = $shift
/*12565*/     OPC_CheckType, MVT::i32,
/*12567*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12569*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12572*/     OPC_EmitInteger, MVT::i32, 14, 
/*12575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12595*/   /*Scope*/ 43, /*->12639*/
/*12596*/     OPC_MoveChild, 0,
/*12598*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12602*/     OPC_RecordChild0, // #0 = $src
/*12603*/     OPC_MoveParent,
/*12604*/     OPC_RecordChild1, // #1 = $imm
/*12605*/     OPC_MoveChild, 1,
/*12607*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12610*/     OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12612*/     OPC_MoveParent,
/*12613*/     OPC_CheckType, MVT::i32,
/*12615*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12617*/     OPC_EmitConvertToTarget, 1,
/*12619*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12622*/     OPC_EmitInteger, MVT::i32, 14, 
/*12625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12639*/   /*Scope*/ 21|128,1/*149*/, /*->12790*/
/*12641*/     OPC_RecordChild0, // #0 = $Rn
/*12642*/     OPC_Scope, 56, /*->12700*/ // 3 children in Scope
/*12644*/       OPC_MoveChild, 1,
/*12646*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12649*/       OPC_RecordChild0, // #1 = $imm
/*12650*/       OPC_MoveChild, 0,
/*12652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12655*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12657*/       OPC_MoveParent,
/*12658*/       OPC_MoveChild, 1,
/*12660*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12671*/       OPC_MoveParent,
/*12672*/       OPC_MoveParent,
/*12673*/       OPC_CheckType, MVT::i32,
/*12675*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12677*/       OPC_EmitConvertToTarget, 1,
/*12679*/       OPC_EmitInteger, MVT::i32, 14, 
/*12682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12700*/     /*Scope*/ 31, /*->12732*/
/*12701*/       OPC_RecordChild1, // #1 = $Rn
/*12702*/       OPC_CheckType, MVT::i32,
/*12704*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12706*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12709*/       OPC_EmitInteger, MVT::i32, 14, 
/*12712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12732*/     /*Scope*/ 56, /*->12789*/
/*12733*/       OPC_MoveChild, 1,
/*12735*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12738*/       OPC_MoveChild, 0,
/*12740*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12751*/       OPC_MoveParent,
/*12752*/       OPC_RecordChild1, // #1 = $imm
/*12753*/       OPC_MoveChild, 1,
/*12755*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12758*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12760*/       OPC_MoveParent,
/*12761*/       OPC_MoveParent,
/*12762*/       OPC_CheckType, MVT::i32,
/*12764*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12766*/       OPC_EmitConvertToTarget, 1,
/*12768*/       OPC_EmitInteger, MVT::i32, 14, 
/*12771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12789*/     0, /*End of Scope*/
/*12790*/   /*Scope*/ 113, /*->12904*/
/*12791*/     OPC_MoveChild, 0,
/*12793*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12796*/     OPC_Scope, 52, /*->12850*/ // 2 children in Scope
/*12798*/       OPC_RecordChild0, // #0 = $imm
/*12799*/       OPC_MoveChild, 0,
/*12801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12804*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12806*/       OPC_MoveParent,
/*12807*/       OPC_MoveChild, 1,
/*12809*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12820*/       OPC_MoveParent,
/*12821*/       OPC_MoveParent,
/*12822*/       OPC_RecordChild1, // #1 = $Rn
/*12823*/       OPC_CheckType, MVT::i32,
/*12825*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12827*/       OPC_EmitConvertToTarget, 0,
/*12829*/       OPC_EmitInteger, MVT::i32, 14, 
/*12832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12850*/     /*Scope*/ 52, /*->12903*/
/*12851*/       OPC_MoveChild, 0,
/*12853*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12864*/       OPC_MoveParent,
/*12865*/       OPC_RecordChild1, // #0 = $imm
/*12866*/       OPC_MoveChild, 1,
/*12868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12871*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12873*/       OPC_MoveParent,
/*12874*/       OPC_MoveParent,
/*12875*/       OPC_RecordChild1, // #1 = $Rn
/*12876*/       OPC_CheckType, MVT::i32,
/*12878*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12880*/       OPC_EmitConvertToTarget, 0,
/*12882*/       OPC_EmitInteger, MVT::i32, 14, 
/*12885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12903*/     0, /*End of Scope*/
/*12904*/   /*Scope*/ 40|128,1/*168*/, /*->13074*/
/*12906*/     OPC_RecordChild0, // #0 = $Rn
/*12907*/     OPC_Scope, 117, /*->13026*/ // 2 children in Scope
/*12909*/       OPC_RecordChild1, // #1 = $shift
/*12910*/       OPC_CheckType, MVT::i32,
/*12912*/       OPC_Scope, 27, /*->12941*/ // 4 children in Scope
/*12914*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12916*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12919*/         OPC_EmitInteger, MVT::i32, 14, 
/*12922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12941*/       /*Scope*/ 27, /*->12969*/
/*12942*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12944*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12947*/         OPC_EmitInteger, MVT::i32, 14, 
/*12950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12969*/       /*Scope*/ 27, /*->12997*/
/*12970*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12972*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12975*/         OPC_EmitInteger, MVT::i32, 14, 
/*12978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12997*/       /*Scope*/ 27, /*->13025*/
/*12998*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13000*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13003*/         OPC_EmitInteger, MVT::i32, 14, 
/*13006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13025*/       0, /*End of Scope*/
/*13026*/     /*Scope*/ 46, /*->13073*/
/*13027*/       OPC_MoveChild, 1,
/*13029*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13032*/       OPC_RecordChild0, // #1 = $Rm
/*13033*/       OPC_MoveChild, 1,
/*13035*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13046*/       OPC_MoveParent,
/*13047*/       OPC_MoveParent,
/*13048*/       OPC_CheckType, MVT::i32,
/*13050*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13052*/       OPC_EmitInteger, MVT::i32, 14, 
/*13055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13073*/     0, /*End of Scope*/
/*13074*/   /*Scope*/ 47, /*->13122*/
/*13075*/     OPC_MoveChild, 0,
/*13077*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13080*/     OPC_RecordChild0, // #0 = $Rm
/*13081*/     OPC_MoveChild, 1,
/*13083*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13094*/     OPC_MoveParent,
/*13095*/     OPC_MoveParent,
/*13096*/     OPC_RecordChild1, // #1 = $Rn
/*13097*/     OPC_CheckType, MVT::i32,
/*13099*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13101*/     OPC_EmitInteger, MVT::i32, 14, 
/*13104*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13122*/   /*Scope*/ 61, /*->13184*/
/*13123*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*13129*/     OPC_RecordChild0, // #0 = $src
/*13130*/     OPC_CheckType, MVT::i32,
/*13132*/     OPC_Scope, 24, /*->13158*/ // 2 children in Scope
/*13134*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*13136*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13141*/       OPC_EmitInteger, MVT::i32, 14, 
/*13144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*13158*/     /*Scope*/ 24, /*->13183*/
/*13159*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13161*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13166*/       OPC_EmitInteger, MVT::i32, 14, 
/*13169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13183*/     0, /*End of Scope*/
/*13184*/   /*Scope*/ 57|128,1/*185*/, /*->13371*/
/*13186*/     OPC_RecordChild0, // #0 = $Rn
/*13187*/     OPC_RecordChild1, // #1 = $imm
/*13188*/     OPC_Scope, 103, /*->13293*/ // 2 children in Scope
/*13190*/       OPC_MoveChild, 1,
/*13192*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13195*/       OPC_Scope, 30, /*->13227*/ // 3 children in Scope
/*13197*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*13199*/         OPC_MoveParent,
/*13200*/         OPC_CheckType, MVT::i32,
/*13202*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13204*/         OPC_EmitConvertToTarget, 1,
/*13206*/         OPC_EmitInteger, MVT::i32, 14, 
/*13209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13227*/       /*Scope*/ 30, /*->13258*/
/*13228*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*13230*/         OPC_MoveParent,
/*13231*/         OPC_CheckType, MVT::i32,
/*13233*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13235*/         OPC_EmitConvertToTarget, 1,
/*13237*/         OPC_EmitInteger, MVT::i32, 14, 
/*13240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13258*/       /*Scope*/ 33, /*->13292*/
/*13259*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*13261*/         OPC_MoveParent,
/*13262*/         OPC_CheckType, MVT::i32,
/*13264*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13266*/         OPC_EmitConvertToTarget, 1,
/*13268*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13271*/         OPC_EmitInteger, MVT::i32, 14, 
/*13274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13292*/       0, /*End of Scope*/
/*13293*/     /*Scope*/ 76, /*->13370*/
/*13294*/       OPC_CheckType, MVT::i32,
/*13296*/       OPC_Scope, 23, /*->13321*/ // 3 children in Scope
/*13298*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13300*/         OPC_EmitInteger, MVT::i32, 14, 
/*13303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13321*/       /*Scope*/ 23, /*->13345*/
/*13322*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13324*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13327*/         OPC_EmitInteger, MVT::i32, 14, 
/*13330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13345*/       /*Scope*/ 23, /*->13369*/
/*13346*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13348*/         OPC_EmitInteger, MVT::i32, 14, 
/*13351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13369*/       0, /*End of Scope*/
/*13370*/     0, /*End of Scope*/
/*13371*/   /*Scope*/ 15|128,26/*3343*/, /*->16716*/
/*13373*/     OPC_MoveChild, 0,
/*13375*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13378*/     OPC_Scope, 94|128,5/*734*/, /*->14115*/ // 8 children in Scope
/*13381*/       OPC_RecordChild0, // #0 = $Vn
/*13382*/       OPC_Scope, 22|128,4/*534*/, /*->13919*/ // 2 children in Scope
/*13385*/         OPC_RecordChild1, // #1 = $Vd
/*13386*/         OPC_MoveParent,
/*13387*/         OPC_MoveChild, 1,
/*13389*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13392*/         OPC_Scope, 60|128,1/*188*/, /*->13583*/ // 4 children in Scope
/*13395*/           OPC_RecordChild0, // #2 = $Vm
/*13396*/           OPC_MoveChild, 1,
/*13398*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13401*/           OPC_MoveChild, 0,
/*13403*/           OPC_Scope, 127, /*->13532*/ // 2 children in Scope
/*13405*/             OPC_CheckSame, 1,
/*13407*/             OPC_MoveParent,
/*13408*/             OPC_MoveChild, 1,
/*13410*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13413*/             OPC_MoveChild, 0,
/*13415*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13418*/             OPC_MoveChild, 0,
/*13420*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13423*/             OPC_MoveParent,
/*13424*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13426*/             OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13479
/*13429*/               OPC_MoveParent,
/*13430*/               OPC_MoveParent,
/*13431*/               OPC_MoveParent,
/*13432*/               OPC_MoveParent,
/*13433*/               OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13456
/*13436*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13438*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13441*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13444*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v1i64,// ->13478
/*13458*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13460*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13463*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13466*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                        0, // EndSwitchType
                      /*SwitchType*/ 50,  MVT::v16i8,// ->13531
/*13481*/               OPC_MoveParent,
/*13482*/               OPC_MoveParent,
/*13483*/               OPC_MoveParent,
/*13484*/               OPC_MoveParent,
/*13485*/               OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13508
/*13488*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13490*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13493*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13496*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v2i64,// ->13530
/*13510*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13512*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13515*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13518*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                        0, // EndSwitchType
                      0, // EndSwitchType
/*13532*/           /*Scope*/ 49, /*->13582*/
/*13533*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13536*/             OPC_MoveChild, 0,
/*13538*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13541*/             OPC_MoveChild, 0,
/*13543*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13546*/             OPC_MoveParent,
/*13547*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13549*/             OPC_CheckType, MVT::v8i8,
/*13551*/             OPC_MoveParent,
/*13552*/             OPC_MoveParent,
/*13553*/             OPC_MoveChild, 1,
/*13555*/             OPC_CheckSame, 1,
/*13557*/             OPC_MoveParent,
/*13558*/             OPC_MoveParent,
/*13559*/             OPC_MoveParent,
/*13560*/             OPC_CheckType, MVT::v2i32,
/*13562*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13564*/             OPC_EmitInteger, MVT::i32, 14, 
/*13567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13570*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13582*/           0, /*End of Scope*/
/*13583*/         /*Scope*/ 111, /*->13695*/
/*13584*/           OPC_MoveChild, 0,
/*13586*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13589*/           OPC_MoveChild, 0,
/*13591*/           OPC_Scope, 50, /*->13643*/ // 2 children in Scope
/*13593*/             OPC_CheckSame, 1,
/*13595*/             OPC_MoveParent,
/*13596*/             OPC_MoveChild, 1,
/*13598*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13601*/             OPC_MoveChild, 0,
/*13603*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13606*/             OPC_MoveChild, 0,
/*13608*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13611*/             OPC_MoveParent,
/*13612*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13614*/             OPC_CheckType, MVT::v8i8,
/*13616*/             OPC_MoveParent,
/*13617*/             OPC_MoveParent,
/*13618*/             OPC_MoveParent,
/*13619*/             OPC_RecordChild1, // #2 = $Vm
/*13620*/             OPC_MoveParent,
/*13621*/             OPC_CheckType, MVT::v2i32,
/*13623*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13625*/             OPC_EmitInteger, MVT::i32, 14, 
/*13628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13643*/           /*Scope*/ 50, /*->13694*/
/*13644*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13647*/             OPC_MoveChild, 0,
/*13649*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13652*/             OPC_MoveChild, 0,
/*13654*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13657*/             OPC_MoveParent,
/*13658*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13660*/             OPC_CheckType, MVT::v8i8,
/*13662*/             OPC_MoveParent,
/*13663*/             OPC_MoveParent,
/*13664*/             OPC_MoveChild, 1,
/*13666*/             OPC_CheckSame, 1,
/*13668*/             OPC_MoveParent,
/*13669*/             OPC_MoveParent,
/*13670*/             OPC_RecordChild1, // #2 = $Vm
/*13671*/             OPC_MoveParent,
/*13672*/             OPC_CheckType, MVT::v2i32,
/*13674*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13676*/             OPC_EmitInteger, MVT::i32, 14, 
/*13679*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13682*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13694*/           0, /*End of Scope*/
/*13695*/         /*Scope*/ 110, /*->13806*/
/*13696*/           OPC_RecordChild0, // #2 = $Vm
/*13697*/           OPC_MoveChild, 1,
/*13699*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13702*/           OPC_MoveChild, 0,
/*13704*/           OPC_Scope, 49, /*->13755*/ // 2 children in Scope
/*13706*/             OPC_CheckSame, 0,
/*13708*/             OPC_MoveParent,
/*13709*/             OPC_MoveChild, 1,
/*13711*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13714*/             OPC_MoveChild, 0,
/*13716*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13719*/             OPC_MoveChild, 0,
/*13721*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13724*/             OPC_MoveParent,
/*13725*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13727*/             OPC_CheckType, MVT::v8i8,
/*13729*/             OPC_MoveParent,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_MoveParent,
/*13732*/             OPC_MoveParent,
/*13733*/             OPC_CheckType, MVT::v2i32,
/*13735*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13737*/             OPC_EmitInteger, MVT::i32, 14, 
/*13740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13743*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13755*/           /*Scope*/ 49, /*->13805*/
/*13756*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13759*/             OPC_MoveChild, 0,
/*13761*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13764*/             OPC_MoveChild, 0,
/*13766*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13769*/             OPC_MoveParent,
/*13770*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13772*/             OPC_CheckType, MVT::v8i8,
/*13774*/             OPC_MoveParent,
/*13775*/             OPC_MoveParent,
/*13776*/             OPC_MoveChild, 1,
/*13778*/             OPC_CheckSame, 0,
/*13780*/             OPC_MoveParent,
/*13781*/             OPC_MoveParent,
/*13782*/             OPC_MoveParent,
/*13783*/             OPC_CheckType, MVT::v2i32,
/*13785*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13787*/             OPC_EmitInteger, MVT::i32, 14, 
/*13790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13793*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13805*/           0, /*End of Scope*/
/*13806*/         /*Scope*/ 111, /*->13918*/
/*13807*/           OPC_MoveChild, 0,
/*13809*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13812*/           OPC_MoveChild, 0,
/*13814*/           OPC_Scope, 50, /*->13866*/ // 2 children in Scope
/*13816*/             OPC_CheckSame, 0,
/*13818*/             OPC_MoveParent,
/*13819*/             OPC_MoveChild, 1,
/*13821*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13824*/             OPC_MoveChild, 0,
/*13826*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13829*/             OPC_MoveChild, 0,
/*13831*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13834*/             OPC_MoveParent,
/*13835*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13837*/             OPC_CheckType, MVT::v8i8,
/*13839*/             OPC_MoveParent,
/*13840*/             OPC_MoveParent,
/*13841*/             OPC_MoveParent,
/*13842*/             OPC_RecordChild1, // #2 = $Vm
/*13843*/             OPC_MoveParent,
/*13844*/             OPC_CheckType, MVT::v2i32,
/*13846*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13848*/             OPC_EmitInteger, MVT::i32, 14, 
/*13851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13866*/           /*Scope*/ 50, /*->13917*/
/*13867*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13870*/             OPC_MoveChild, 0,
/*13872*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13875*/             OPC_MoveChild, 0,
/*13877*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13880*/             OPC_MoveParent,
/*13881*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13883*/             OPC_CheckType, MVT::v8i8,
/*13885*/             OPC_MoveParent,
/*13886*/             OPC_MoveParent,
/*13887*/             OPC_MoveChild, 1,
/*13889*/             OPC_CheckSame, 0,
/*13891*/             OPC_MoveParent,
/*13892*/             OPC_MoveParent,
/*13893*/             OPC_RecordChild1, // #2 = $Vm
/*13894*/             OPC_MoveParent,
/*13895*/             OPC_CheckType, MVT::v2i32,
/*13897*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13899*/             OPC_EmitInteger, MVT::i32, 14, 
/*13902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13905*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13917*/           0, /*End of Scope*/
/*13918*/         0, /*End of Scope*/
/*13919*/       /*Scope*/ 65|128,1/*193*/, /*->14114*/
/*13921*/         OPC_MoveChild, 1,
/*13923*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13926*/         OPC_Scope, 92, /*->14020*/ // 2 children in Scope
/*13928*/           OPC_RecordChild0, // #1 = $Vd
/*13929*/           OPC_MoveChild, 1,
/*13931*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/           OPC_MoveChild, 0,
/*13936*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/           OPC_MoveChild, 0,
/*13941*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/           OPC_MoveParent,
/*13945*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*13947*/           OPC_CheckType, MVT::v8i8,
/*13949*/           OPC_MoveParent,
/*13950*/           OPC_MoveParent,
/*13951*/           OPC_MoveParent,
/*13952*/           OPC_MoveParent,
/*13953*/           OPC_MoveChild, 1,
/*13955*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13958*/           OPC_Scope, 29, /*->13989*/ // 2 children in Scope
/*13960*/             OPC_RecordChild0, // #2 = $Vn
/*13961*/             OPC_MoveChild, 1,
/*13963*/             OPC_CheckSame, 1,
/*13965*/             OPC_MoveParent,
/*13966*/             OPC_MoveParent,
/*13967*/             OPC_CheckType, MVT::v2i32,
/*13969*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13971*/             OPC_EmitInteger, MVT::i32, 14, 
/*13974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13977*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13989*/           /*Scope*/ 29, /*->14019*/
/*13990*/             OPC_MoveChild, 0,
/*13992*/             OPC_CheckSame, 1,
/*13994*/             OPC_MoveParent,
/*13995*/             OPC_RecordChild1, // #2 = $Vn
/*13996*/             OPC_MoveParent,
/*13997*/             OPC_CheckType, MVT::v2i32,
/*13999*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14001*/             OPC_EmitInteger, MVT::i32, 14, 
/*14004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14007*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14019*/           0, /*End of Scope*/
/*14020*/         /*Scope*/ 92, /*->14113*/
/*14021*/           OPC_MoveChild, 0,
/*14023*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14026*/           OPC_MoveChild, 0,
/*14028*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14031*/           OPC_MoveChild, 0,
/*14033*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14036*/           OPC_MoveParent,
/*14037*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14039*/           OPC_CheckType, MVT::v8i8,
/*14041*/           OPC_MoveParent,
/*14042*/           OPC_MoveParent,
/*14043*/           OPC_RecordChild1, // #1 = $Vd
/*14044*/           OPC_MoveParent,
/*14045*/           OPC_MoveParent,
/*14046*/           OPC_MoveChild, 1,
/*14048*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14051*/           OPC_Scope, 29, /*->14082*/ // 2 children in Scope
/*14053*/             OPC_RecordChild0, // #2 = $Vn
/*14054*/             OPC_MoveChild, 1,
/*14056*/             OPC_CheckSame, 1,
/*14058*/             OPC_MoveParent,
/*14059*/             OPC_MoveParent,
/*14060*/             OPC_CheckType, MVT::v2i32,
/*14062*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14064*/             OPC_EmitInteger, MVT::i32, 14, 
/*14067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14070*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14082*/           /*Scope*/ 29, /*->14112*/
/*14083*/             OPC_MoveChild, 0,
/*14085*/             OPC_CheckSame, 1,
/*14087*/             OPC_MoveParent,
/*14088*/             OPC_RecordChild1, // #2 = $Vn
/*14089*/             OPC_MoveParent,
/*14090*/             OPC_CheckType, MVT::v2i32,
/*14092*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14094*/             OPC_EmitInteger, MVT::i32, 14, 
/*14097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14112*/           0, /*End of Scope*/
/*14113*/         0, /*End of Scope*/
/*14114*/       0, /*End of Scope*/
/*14115*/     /*Scope*/ 67|128,1/*195*/, /*->14312*/
/*14117*/       OPC_MoveChild, 0,
/*14119*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14122*/       OPC_Scope, 93, /*->14217*/ // 2 children in Scope
/*14124*/         OPC_RecordChild0, // #0 = $Vd
/*14125*/         OPC_MoveChild, 1,
/*14127*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14130*/         OPC_MoveChild, 0,
/*14132*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14135*/         OPC_MoveChild, 0,
/*14137*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14140*/         OPC_MoveParent,
/*14141*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14143*/         OPC_CheckType, MVT::v8i8,
/*14145*/         OPC_MoveParent,
/*14146*/         OPC_MoveParent,
/*14147*/         OPC_MoveParent,
/*14148*/         OPC_RecordChild1, // #1 = $Vm
/*14149*/         OPC_MoveParent,
/*14150*/         OPC_MoveChild, 1,
/*14152*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14155*/         OPC_Scope, 29, /*->14186*/ // 2 children in Scope
/*14157*/           OPC_RecordChild0, // #2 = $Vn
/*14158*/           OPC_MoveChild, 1,
/*14160*/           OPC_CheckSame, 0,
/*14162*/           OPC_MoveParent,
/*14163*/           OPC_MoveParent,
/*14164*/           OPC_CheckType, MVT::v2i32,
/*14166*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14168*/           OPC_EmitInteger, MVT::i32, 14, 
/*14171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14186*/         /*Scope*/ 29, /*->14216*/
/*14187*/           OPC_MoveChild, 0,
/*14189*/           OPC_CheckSame, 0,
/*14191*/           OPC_MoveParent,
/*14192*/           OPC_RecordChild1, // #2 = $Vn
/*14193*/           OPC_MoveParent,
/*14194*/           OPC_CheckType, MVT::v2i32,
/*14196*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14198*/           OPC_EmitInteger, MVT::i32, 14, 
/*14201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14216*/         0, /*End of Scope*/
/*14217*/       /*Scope*/ 93, /*->14311*/
/*14218*/         OPC_MoveChild, 0,
/*14220*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14223*/         OPC_MoveChild, 0,
/*14225*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14228*/         OPC_MoveChild, 0,
/*14230*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14233*/         OPC_MoveParent,
/*14234*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14236*/         OPC_CheckType, MVT::v8i8,
/*14238*/         OPC_MoveParent,
/*14239*/         OPC_MoveParent,
/*14240*/         OPC_RecordChild1, // #0 = $Vd
/*14241*/         OPC_MoveParent,
/*14242*/         OPC_RecordChild1, // #1 = $Vm
/*14243*/         OPC_MoveParent,
/*14244*/         OPC_MoveChild, 1,
/*14246*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14249*/         OPC_Scope, 29, /*->14280*/ // 2 children in Scope
/*14251*/           OPC_RecordChild0, // #2 = $Vn
/*14252*/           OPC_MoveChild, 1,
/*14254*/           OPC_CheckSame, 0,
/*14256*/           OPC_MoveParent,
/*14257*/           OPC_MoveParent,
/*14258*/           OPC_CheckType, MVT::v2i32,
/*14260*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14262*/           OPC_EmitInteger, MVT::i32, 14, 
/*14265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14268*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14280*/         /*Scope*/ 29, /*->14310*/
/*14281*/           OPC_MoveChild, 0,
/*14283*/           OPC_CheckSame, 0,
/*14285*/           OPC_MoveParent,
/*14286*/           OPC_RecordChild1, // #2 = $Vn
/*14287*/           OPC_MoveParent,
/*14288*/           OPC_CheckType, MVT::v2i32,
/*14290*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14292*/           OPC_EmitInteger, MVT::i32, 14, 
/*14295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14310*/         0, /*End of Scope*/
/*14311*/       0, /*End of Scope*/
/*14312*/     /*Scope*/ 90|128,4/*602*/, /*->14916*/
/*14314*/       OPC_RecordChild0, // #0 = $Vn
/*14315*/       OPC_Scope, 18|128,3/*402*/, /*->14720*/ // 2 children in Scope
/*14318*/         OPC_RecordChild1, // #1 = $Vd
/*14319*/         OPC_MoveParent,
/*14320*/         OPC_MoveChild, 1,
/*14322*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14325*/         OPC_Scope, 57, /*->14384*/ // 4 children in Scope
/*14327*/           OPC_RecordChild0, // #2 = $Vm
/*14328*/           OPC_MoveChild, 1,
/*14330*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14333*/           OPC_MoveChild, 0,
/*14335*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14338*/           OPC_MoveChild, 0,
/*14340*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14343*/           OPC_MoveChild, 0,
/*14345*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14348*/           OPC_MoveParent,
/*14349*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14351*/           OPC_CheckType, MVT::v8i8,
/*14353*/           OPC_MoveParent,
/*14354*/           OPC_MoveParent,
/*14355*/           OPC_MoveChild, 1,
/*14357*/           OPC_CheckSame, 1,
/*14359*/           OPC_MoveParent,
/*14360*/           OPC_MoveParent,
/*14361*/           OPC_MoveParent,
/*14362*/           OPC_CheckType, MVT::v1i64,
/*14364*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14366*/           OPC_EmitInteger, MVT::i32, 14, 
/*14369*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14372*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14384*/         /*Scope*/ 111, /*->14496*/
/*14385*/           OPC_MoveChild, 0,
/*14387*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14390*/           OPC_MoveChild, 0,
/*14392*/           OPC_Scope, 50, /*->14444*/ // 2 children in Scope
/*14394*/             OPC_CheckSame, 1,
/*14396*/             OPC_MoveParent,
/*14397*/             OPC_MoveChild, 1,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v8i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_MoveParent,
/*14420*/             OPC_RecordChild1, // #2 = $Vm
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_CheckType, MVT::v1i64,
/*14424*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14426*/             OPC_EmitInteger, MVT::i32, 14, 
/*14429*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14432*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14444*/           /*Scope*/ 50, /*->14495*/
/*14445*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14448*/             OPC_MoveChild, 0,
/*14450*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14453*/             OPC_MoveChild, 0,
/*14455*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14458*/             OPC_MoveParent,
/*14459*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14461*/             OPC_CheckType, MVT::v8i8,
/*14463*/             OPC_MoveParent,
/*14464*/             OPC_MoveParent,
/*14465*/             OPC_MoveChild, 1,
/*14467*/             OPC_CheckSame, 1,
/*14469*/             OPC_MoveParent,
/*14470*/             OPC_MoveParent,
/*14471*/             OPC_RecordChild1, // #2 = $Vm
/*14472*/             OPC_MoveParent,
/*14473*/             OPC_CheckType, MVT::v1i64,
/*14475*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14477*/             OPC_EmitInteger, MVT::i32, 14, 
/*14480*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14483*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14495*/           0, /*End of Scope*/
/*14496*/         /*Scope*/ 110, /*->14607*/
/*14497*/           OPC_RecordChild0, // #2 = $Vm
/*14498*/           OPC_MoveChild, 1,
/*14500*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14503*/           OPC_MoveChild, 0,
/*14505*/           OPC_Scope, 49, /*->14556*/ // 2 children in Scope
/*14507*/             OPC_CheckSame, 0,
/*14509*/             OPC_MoveParent,
/*14510*/             OPC_MoveChild, 1,
/*14512*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14515*/             OPC_MoveChild, 0,
/*14517*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14520*/             OPC_MoveChild, 0,
/*14522*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14525*/             OPC_MoveParent,
/*14526*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14528*/             OPC_CheckType, MVT::v8i8,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_MoveParent,
/*14532*/             OPC_MoveParent,
/*14533*/             OPC_MoveParent,
/*14534*/             OPC_CheckType, MVT::v1i64,
/*14536*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14538*/             OPC_EmitInteger, MVT::i32, 14, 
/*14541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14556*/           /*Scope*/ 49, /*->14606*/
/*14557*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14560*/             OPC_MoveChild, 0,
/*14562*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14565*/             OPC_MoveChild, 0,
/*14567*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14570*/             OPC_MoveParent,
/*14571*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14573*/             OPC_CheckType, MVT::v8i8,
/*14575*/             OPC_MoveParent,
/*14576*/             OPC_MoveParent,
/*14577*/             OPC_MoveChild, 1,
/*14579*/             OPC_CheckSame, 0,
/*14581*/             OPC_MoveParent,
/*14582*/             OPC_MoveParent,
/*14583*/             OPC_MoveParent,
/*14584*/             OPC_CheckType, MVT::v1i64,
/*14586*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14588*/             OPC_EmitInteger, MVT::i32, 14, 
/*14591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14594*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14606*/           0, /*End of Scope*/
/*14607*/         /*Scope*/ 111, /*->14719*/
/*14608*/           OPC_MoveChild, 0,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14613*/           OPC_MoveChild, 0,
/*14615*/           OPC_Scope, 50, /*->14667*/ // 2 children in Scope
/*14617*/             OPC_CheckSame, 0,
/*14619*/             OPC_MoveParent,
/*14620*/             OPC_MoveChild, 1,
/*14622*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14625*/             OPC_MoveChild, 0,
/*14627*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14630*/             OPC_MoveChild, 0,
/*14632*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14635*/             OPC_MoveParent,
/*14636*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14638*/             OPC_CheckType, MVT::v8i8,
/*14640*/             OPC_MoveParent,
/*14641*/             OPC_MoveParent,
/*14642*/             OPC_MoveParent,
/*14643*/             OPC_RecordChild1, // #2 = $Vm
/*14644*/             OPC_MoveParent,
/*14645*/             OPC_CheckType, MVT::v1i64,
/*14647*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14649*/             OPC_EmitInteger, MVT::i32, 14, 
/*14652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14655*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14667*/           /*Scope*/ 50, /*->14718*/
/*14668*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14671*/             OPC_MoveChild, 0,
/*14673*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14676*/             OPC_MoveChild, 0,
/*14678*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14681*/             OPC_MoveParent,
/*14682*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14684*/             OPC_CheckType, MVT::v8i8,
/*14686*/             OPC_MoveParent,
/*14687*/             OPC_MoveParent,
/*14688*/             OPC_MoveChild, 1,
/*14690*/             OPC_CheckSame, 0,
/*14692*/             OPC_MoveParent,
/*14693*/             OPC_MoveParent,
/*14694*/             OPC_RecordChild1, // #2 = $Vm
/*14695*/             OPC_MoveParent,
/*14696*/             OPC_CheckType, MVT::v1i64,
/*14698*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14700*/             OPC_EmitInteger, MVT::i32, 14, 
/*14703*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14706*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14718*/           0, /*End of Scope*/
/*14719*/         0, /*End of Scope*/
/*14720*/       /*Scope*/ 65|128,1/*193*/, /*->14915*/
/*14722*/         OPC_MoveChild, 1,
/*14724*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14727*/         OPC_Scope, 92, /*->14821*/ // 2 children in Scope
/*14729*/           OPC_RecordChild0, // #1 = $Vd
/*14730*/           OPC_MoveChild, 1,
/*14732*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14735*/           OPC_MoveChild, 0,
/*14737*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14740*/           OPC_MoveChild, 0,
/*14742*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14745*/           OPC_MoveParent,
/*14746*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14748*/           OPC_CheckType, MVT::v8i8,
/*14750*/           OPC_MoveParent,
/*14751*/           OPC_MoveParent,
/*14752*/           OPC_MoveParent,
/*14753*/           OPC_MoveParent,
/*14754*/           OPC_MoveChild, 1,
/*14756*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14759*/           OPC_Scope, 29, /*->14790*/ // 2 children in Scope
/*14761*/             OPC_RecordChild0, // #2 = $Vn
/*14762*/             OPC_MoveChild, 1,
/*14764*/             OPC_CheckSame, 1,
/*14766*/             OPC_MoveParent,
/*14767*/             OPC_MoveParent,
/*14768*/             OPC_CheckType, MVT::v1i64,
/*14770*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14772*/             OPC_EmitInteger, MVT::i32, 14, 
/*14775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14778*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14790*/           /*Scope*/ 29, /*->14820*/
/*14791*/             OPC_MoveChild, 0,
/*14793*/             OPC_CheckSame, 1,
/*14795*/             OPC_MoveParent,
/*14796*/             OPC_RecordChild1, // #2 = $Vn
/*14797*/             OPC_MoveParent,
/*14798*/             OPC_CheckType, MVT::v1i64,
/*14800*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14802*/             OPC_EmitInteger, MVT::i32, 14, 
/*14805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14808*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14820*/           0, /*End of Scope*/
/*14821*/         /*Scope*/ 92, /*->14914*/
/*14822*/           OPC_MoveChild, 0,
/*14824*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14827*/           OPC_MoveChild, 0,
/*14829*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14832*/           OPC_MoveChild, 0,
/*14834*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14837*/           OPC_MoveParent,
/*14838*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14840*/           OPC_CheckType, MVT::v8i8,
/*14842*/           OPC_MoveParent,
/*14843*/           OPC_MoveParent,
/*14844*/           OPC_RecordChild1, // #1 = $Vd
/*14845*/           OPC_MoveParent,
/*14846*/           OPC_MoveParent,
/*14847*/           OPC_MoveChild, 1,
/*14849*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14852*/           OPC_Scope, 29, /*->14883*/ // 2 children in Scope
/*14854*/             OPC_RecordChild0, // #2 = $Vn
/*14855*/             OPC_MoveChild, 1,
/*14857*/             OPC_CheckSame, 1,
/*14859*/             OPC_MoveParent,
/*14860*/             OPC_MoveParent,
/*14861*/             OPC_CheckType, MVT::v1i64,
/*14863*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14865*/             OPC_EmitInteger, MVT::i32, 14, 
/*14868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14871*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14883*/           /*Scope*/ 29, /*->14913*/
/*14884*/             OPC_MoveChild, 0,
/*14886*/             OPC_CheckSame, 1,
/*14888*/             OPC_MoveParent,
/*14889*/             OPC_RecordChild1, // #2 = $Vn
/*14890*/             OPC_MoveParent,
/*14891*/             OPC_CheckType, MVT::v1i64,
/*14893*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14895*/             OPC_EmitInteger, MVT::i32, 14, 
/*14898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14901*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14913*/           0, /*End of Scope*/
/*14914*/         0, /*End of Scope*/
/*14915*/       0, /*End of Scope*/
/*14916*/     /*Scope*/ 67|128,1/*195*/, /*->15113*/
/*14918*/       OPC_MoveChild, 0,
/*14920*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14923*/       OPC_Scope, 93, /*->15018*/ // 2 children in Scope
/*14925*/         OPC_RecordChild0, // #0 = $Vd
/*14926*/         OPC_MoveChild, 1,
/*14928*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14931*/         OPC_MoveChild, 0,
/*14933*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14936*/         OPC_MoveChild, 0,
/*14938*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14941*/         OPC_MoveParent,
/*14942*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*14944*/         OPC_CheckType, MVT::v8i8,
/*14946*/         OPC_MoveParent,
/*14947*/         OPC_MoveParent,
/*14948*/         OPC_MoveParent,
/*14949*/         OPC_RecordChild1, // #1 = $Vm
/*14950*/         OPC_MoveParent,
/*14951*/         OPC_MoveChild, 1,
/*14953*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14956*/         OPC_Scope, 29, /*->14987*/ // 2 children in Scope
/*14958*/           OPC_RecordChild0, // #2 = $Vn
/*14959*/           OPC_MoveChild, 1,
/*14961*/           OPC_CheckSame, 0,
/*14963*/           OPC_MoveParent,
/*14964*/           OPC_MoveParent,
/*14965*/           OPC_CheckType, MVT::v1i64,
/*14967*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14969*/           OPC_EmitInteger, MVT::i32, 14, 
/*14972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14987*/         /*Scope*/ 29, /*->15017*/
/*14988*/           OPC_MoveChild, 0,
/*14990*/           OPC_CheckSame, 0,
/*14992*/           OPC_MoveParent,
/*14993*/           OPC_RecordChild1, // #2 = $Vn
/*14994*/           OPC_MoveParent,
/*14995*/           OPC_CheckType, MVT::v1i64,
/*14997*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14999*/           OPC_EmitInteger, MVT::i32, 14, 
/*15002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15017*/         0, /*End of Scope*/
/*15018*/       /*Scope*/ 93, /*->15112*/
/*15019*/         OPC_MoveChild, 0,
/*15021*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15024*/         OPC_MoveChild, 0,
/*15026*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15029*/         OPC_MoveChild, 0,
/*15031*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15034*/         OPC_MoveParent,
/*15035*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15037*/         OPC_CheckType, MVT::v8i8,
/*15039*/         OPC_MoveParent,
/*15040*/         OPC_MoveParent,
/*15041*/         OPC_RecordChild1, // #0 = $Vd
/*15042*/         OPC_MoveParent,
/*15043*/         OPC_RecordChild1, // #1 = $Vm
/*15044*/         OPC_MoveParent,
/*15045*/         OPC_MoveChild, 1,
/*15047*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15050*/         OPC_Scope, 29, /*->15081*/ // 2 children in Scope
/*15052*/           OPC_RecordChild0, // #2 = $Vn
/*15053*/           OPC_MoveChild, 1,
/*15055*/           OPC_CheckSame, 0,
/*15057*/           OPC_MoveParent,
/*15058*/           OPC_MoveParent,
/*15059*/           OPC_CheckType, MVT::v1i64,
/*15061*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15063*/           OPC_EmitInteger, MVT::i32, 14, 
/*15066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15081*/         /*Scope*/ 29, /*->15111*/
/*15082*/           OPC_MoveChild, 0,
/*15084*/           OPC_CheckSame, 0,
/*15086*/           OPC_MoveParent,
/*15087*/           OPC_RecordChild1, // #2 = $Vn
/*15088*/           OPC_MoveParent,
/*15089*/           OPC_CheckType, MVT::v1i64,
/*15091*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15093*/           OPC_EmitInteger, MVT::i32, 14, 
/*15096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15111*/         0, /*End of Scope*/
/*15112*/       0, /*End of Scope*/
/*15113*/     /*Scope*/ 90|128,4/*602*/, /*->15717*/
/*15115*/       OPC_RecordChild0, // #0 = $Vn
/*15116*/       OPC_Scope, 18|128,3/*402*/, /*->15521*/ // 2 children in Scope
/*15119*/         OPC_RecordChild1, // #1 = $Vd
/*15120*/         OPC_MoveParent,
/*15121*/         OPC_MoveChild, 1,
/*15123*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15126*/         OPC_Scope, 57, /*->15185*/ // 4 children in Scope
/*15128*/           OPC_RecordChild0, // #2 = $Vm
/*15129*/           OPC_MoveChild, 1,
/*15131*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15134*/           OPC_MoveChild, 0,
/*15136*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15139*/           OPC_MoveChild, 0,
/*15141*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15144*/           OPC_MoveChild, 0,
/*15146*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15149*/           OPC_MoveParent,
/*15150*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15152*/           OPC_CheckType, MVT::v16i8,
/*15154*/           OPC_MoveParent,
/*15155*/           OPC_MoveParent,
/*15156*/           OPC_MoveChild, 1,
/*15158*/           OPC_CheckSame, 1,
/*15160*/           OPC_MoveParent,
/*15161*/           OPC_MoveParent,
/*15162*/           OPC_MoveParent,
/*15163*/           OPC_CheckType, MVT::v4i32,
/*15165*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15167*/           OPC_EmitInteger, MVT::i32, 14, 
/*15170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15173*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15185*/         /*Scope*/ 111, /*->15297*/
/*15186*/           OPC_MoveChild, 0,
/*15188*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15191*/           OPC_MoveChild, 0,
/*15193*/           OPC_Scope, 50, /*->15245*/ // 2 children in Scope
/*15195*/             OPC_CheckSame, 1,
/*15197*/             OPC_MoveParent,
/*15198*/             OPC_MoveChild, 1,
/*15200*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15203*/             OPC_MoveChild, 0,
/*15205*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15208*/             OPC_MoveChild, 0,
/*15210*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15213*/             OPC_MoveParent,
/*15214*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15216*/             OPC_CheckType, MVT::v16i8,
/*15218*/             OPC_MoveParent,
/*15219*/             OPC_MoveParent,
/*15220*/             OPC_MoveParent,
/*15221*/             OPC_RecordChild1, // #2 = $Vm
/*15222*/             OPC_MoveParent,
/*15223*/             OPC_CheckType, MVT::v4i32,
/*15225*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15227*/             OPC_EmitInteger, MVT::i32, 14, 
/*15230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15233*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15245*/           /*Scope*/ 50, /*->15296*/
/*15246*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15249*/             OPC_MoveChild, 0,
/*15251*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15254*/             OPC_MoveChild, 0,
/*15256*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15259*/             OPC_MoveParent,
/*15260*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15262*/             OPC_CheckType, MVT::v16i8,
/*15264*/             OPC_MoveParent,
/*15265*/             OPC_MoveParent,
/*15266*/             OPC_MoveChild, 1,
/*15268*/             OPC_CheckSame, 1,
/*15270*/             OPC_MoveParent,
/*15271*/             OPC_MoveParent,
/*15272*/             OPC_RecordChild1, // #2 = $Vm
/*15273*/             OPC_MoveParent,
/*15274*/             OPC_CheckType, MVT::v4i32,
/*15276*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15278*/             OPC_EmitInteger, MVT::i32, 14, 
/*15281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15284*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15296*/           0, /*End of Scope*/
/*15297*/         /*Scope*/ 110, /*->15408*/
/*15298*/           OPC_RecordChild0, // #2 = $Vm
/*15299*/           OPC_MoveChild, 1,
/*15301*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15304*/           OPC_MoveChild, 0,
/*15306*/           OPC_Scope, 49, /*->15357*/ // 2 children in Scope
/*15308*/             OPC_CheckSame, 0,
/*15310*/             OPC_MoveParent,
/*15311*/             OPC_MoveChild, 1,
/*15313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15321*/             OPC_MoveChild, 0,
/*15323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15326*/             OPC_MoveParent,
/*15327*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15329*/             OPC_CheckType, MVT::v16i8,
/*15331*/             OPC_MoveParent,
/*15332*/             OPC_MoveParent,
/*15333*/             OPC_MoveParent,
/*15334*/             OPC_MoveParent,
/*15335*/             OPC_CheckType, MVT::v4i32,
/*15337*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15339*/             OPC_EmitInteger, MVT::i32, 14, 
/*15342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15345*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15357*/           /*Scope*/ 49, /*->15407*/
/*15358*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15361*/             OPC_MoveChild, 0,
/*15363*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15366*/             OPC_MoveChild, 0,
/*15368*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15371*/             OPC_MoveParent,
/*15372*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15374*/             OPC_CheckType, MVT::v16i8,
/*15376*/             OPC_MoveParent,
/*15377*/             OPC_MoveParent,
/*15378*/             OPC_MoveChild, 1,
/*15380*/             OPC_CheckSame, 0,
/*15382*/             OPC_MoveParent,
/*15383*/             OPC_MoveParent,
/*15384*/             OPC_MoveParent,
/*15385*/             OPC_CheckType, MVT::v4i32,
/*15387*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15389*/             OPC_EmitInteger, MVT::i32, 14, 
/*15392*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15395*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15407*/           0, /*End of Scope*/
/*15408*/         /*Scope*/ 111, /*->15520*/
/*15409*/           OPC_MoveChild, 0,
/*15411*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15414*/           OPC_MoveChild, 0,
/*15416*/           OPC_Scope, 50, /*->15468*/ // 2 children in Scope
/*15418*/             OPC_CheckSame, 0,
/*15420*/             OPC_MoveParent,
/*15421*/             OPC_MoveChild, 1,
/*15423*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15426*/             OPC_MoveChild, 0,
/*15428*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15431*/             OPC_MoveChild, 0,
/*15433*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15436*/             OPC_MoveParent,
/*15437*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15439*/             OPC_CheckType, MVT::v16i8,
/*15441*/             OPC_MoveParent,
/*15442*/             OPC_MoveParent,
/*15443*/             OPC_MoveParent,
/*15444*/             OPC_RecordChild1, // #2 = $Vm
/*15445*/             OPC_MoveParent,
/*15446*/             OPC_CheckType, MVT::v4i32,
/*15448*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15450*/             OPC_EmitInteger, MVT::i32, 14, 
/*15453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15468*/           /*Scope*/ 50, /*->15519*/
/*15469*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15472*/             OPC_MoveChild, 0,
/*15474*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15477*/             OPC_MoveChild, 0,
/*15479*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15482*/             OPC_MoveParent,
/*15483*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15485*/             OPC_CheckType, MVT::v16i8,
/*15487*/             OPC_MoveParent,
/*15488*/             OPC_MoveParent,
/*15489*/             OPC_MoveChild, 1,
/*15491*/             OPC_CheckSame, 0,
/*15493*/             OPC_MoveParent,
/*15494*/             OPC_MoveParent,
/*15495*/             OPC_RecordChild1, // #2 = $Vm
/*15496*/             OPC_MoveParent,
/*15497*/             OPC_CheckType, MVT::v4i32,
/*15499*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15501*/             OPC_EmitInteger, MVT::i32, 14, 
/*15504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15519*/           0, /*End of Scope*/
/*15520*/         0, /*End of Scope*/
/*15521*/       /*Scope*/ 65|128,1/*193*/, /*->15716*/
/*15523*/         OPC_MoveChild, 1,
/*15525*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15528*/         OPC_Scope, 92, /*->15622*/ // 2 children in Scope
/*15530*/           OPC_RecordChild0, // #1 = $Vd
/*15531*/           OPC_MoveChild, 1,
/*15533*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15536*/           OPC_MoveChild, 0,
/*15538*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15541*/           OPC_MoveChild, 0,
/*15543*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15546*/           OPC_MoveParent,
/*15547*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15549*/           OPC_CheckType, MVT::v16i8,
/*15551*/           OPC_MoveParent,
/*15552*/           OPC_MoveParent,
/*15553*/           OPC_MoveParent,
/*15554*/           OPC_MoveParent,
/*15555*/           OPC_MoveChild, 1,
/*15557*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15560*/           OPC_Scope, 29, /*->15591*/ // 2 children in Scope
/*15562*/             OPC_RecordChild0, // #2 = $Vn
/*15563*/             OPC_MoveChild, 1,
/*15565*/             OPC_CheckSame, 1,
/*15567*/             OPC_MoveParent,
/*15568*/             OPC_MoveParent,
/*15569*/             OPC_CheckType, MVT::v4i32,
/*15571*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15573*/             OPC_EmitInteger, MVT::i32, 14, 
/*15576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15591*/           /*Scope*/ 29, /*->15621*/
/*15592*/             OPC_MoveChild, 0,
/*15594*/             OPC_CheckSame, 1,
/*15596*/             OPC_MoveParent,
/*15597*/             OPC_RecordChild1, // #2 = $Vn
/*15598*/             OPC_MoveParent,
/*15599*/             OPC_CheckType, MVT::v4i32,
/*15601*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15603*/             OPC_EmitInteger, MVT::i32, 14, 
/*15606*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15609*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15621*/           0, /*End of Scope*/
/*15622*/         /*Scope*/ 92, /*->15715*/
/*15623*/           OPC_MoveChild, 0,
/*15625*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15628*/           OPC_MoveChild, 0,
/*15630*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15633*/           OPC_MoveChild, 0,
/*15635*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15638*/           OPC_MoveParent,
/*15639*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15641*/           OPC_CheckType, MVT::v16i8,
/*15643*/           OPC_MoveParent,
/*15644*/           OPC_MoveParent,
/*15645*/           OPC_RecordChild1, // #1 = $Vd
/*15646*/           OPC_MoveParent,
/*15647*/           OPC_MoveParent,
/*15648*/           OPC_MoveChild, 1,
/*15650*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15653*/           OPC_Scope, 29, /*->15684*/ // 2 children in Scope
/*15655*/             OPC_RecordChild0, // #2 = $Vn
/*15656*/             OPC_MoveChild, 1,
/*15658*/             OPC_CheckSame, 1,
/*15660*/             OPC_MoveParent,
/*15661*/             OPC_MoveParent,
/*15662*/             OPC_CheckType, MVT::v4i32,
/*15664*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15666*/             OPC_EmitInteger, MVT::i32, 14, 
/*15669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15672*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15684*/           /*Scope*/ 29, /*->15714*/
/*15685*/             OPC_MoveChild, 0,
/*15687*/             OPC_CheckSame, 1,
/*15689*/             OPC_MoveParent,
/*15690*/             OPC_RecordChild1, // #2 = $Vn
/*15691*/             OPC_MoveParent,
/*15692*/             OPC_CheckType, MVT::v4i32,
/*15694*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15696*/             OPC_EmitInteger, MVT::i32, 14, 
/*15699*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15702*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15714*/           0, /*End of Scope*/
/*15715*/         0, /*End of Scope*/
/*15716*/       0, /*End of Scope*/
/*15717*/     /*Scope*/ 67|128,1/*195*/, /*->15914*/
/*15719*/       OPC_MoveChild, 0,
/*15721*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15724*/       OPC_Scope, 93, /*->15819*/ // 2 children in Scope
/*15726*/         OPC_RecordChild0, // #0 = $Vd
/*15727*/         OPC_MoveChild, 1,
/*15729*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15732*/         OPC_MoveChild, 0,
/*15734*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15737*/         OPC_MoveChild, 0,
/*15739*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15742*/         OPC_MoveParent,
/*15743*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15745*/         OPC_CheckType, MVT::v16i8,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_MoveParent,
/*15750*/         OPC_RecordChild1, // #1 = $Vm
/*15751*/         OPC_MoveParent,
/*15752*/         OPC_MoveChild, 1,
/*15754*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15757*/         OPC_Scope, 29, /*->15788*/ // 2 children in Scope
/*15759*/           OPC_RecordChild0, // #2 = $Vn
/*15760*/           OPC_MoveChild, 1,
/*15762*/           OPC_CheckSame, 0,
/*15764*/           OPC_MoveParent,
/*15765*/           OPC_MoveParent,
/*15766*/           OPC_CheckType, MVT::v4i32,
/*15768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15770*/           OPC_EmitInteger, MVT::i32, 14, 
/*15773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15776*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15788*/         /*Scope*/ 29, /*->15818*/
/*15789*/           OPC_MoveChild, 0,
/*15791*/           OPC_CheckSame, 0,
/*15793*/           OPC_MoveParent,
/*15794*/           OPC_RecordChild1, // #2 = $Vn
/*15795*/           OPC_MoveParent,
/*15796*/           OPC_CheckType, MVT::v4i32,
/*15798*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15800*/           OPC_EmitInteger, MVT::i32, 14, 
/*15803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15806*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/         0, /*End of Scope*/
/*15819*/       /*Scope*/ 93, /*->15913*/
/*15820*/         OPC_MoveChild, 0,
/*15822*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15825*/         OPC_MoveChild, 0,
/*15827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15830*/         OPC_MoveChild, 0,
/*15832*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15835*/         OPC_MoveParent,
/*15836*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15838*/         OPC_CheckType, MVT::v16i8,
/*15840*/         OPC_MoveParent,
/*15841*/         OPC_MoveParent,
/*15842*/         OPC_RecordChild1, // #0 = $Vd
/*15843*/         OPC_MoveParent,
/*15844*/         OPC_RecordChild1, // #1 = $Vm
/*15845*/         OPC_MoveParent,
/*15846*/         OPC_MoveChild, 1,
/*15848*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15851*/         OPC_Scope, 29, /*->15882*/ // 2 children in Scope
/*15853*/           OPC_RecordChild0, // #2 = $Vn
/*15854*/           OPC_MoveChild, 1,
/*15856*/           OPC_CheckSame, 0,
/*15858*/           OPC_MoveParent,
/*15859*/           OPC_MoveParent,
/*15860*/           OPC_CheckType, MVT::v4i32,
/*15862*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15864*/           OPC_EmitInteger, MVT::i32, 14, 
/*15867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15882*/         /*Scope*/ 29, /*->15912*/
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckSame, 0,
/*15887*/           OPC_MoveParent,
/*15888*/           OPC_RecordChild1, // #2 = $Vn
/*15889*/           OPC_MoveParent,
/*15890*/           OPC_CheckType, MVT::v4i32,
/*15892*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15894*/           OPC_EmitInteger, MVT::i32, 14, 
/*15897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15900*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15912*/         0, /*End of Scope*/
/*15913*/       0, /*End of Scope*/
/*15914*/     /*Scope*/ 90|128,4/*602*/, /*->16518*/
/*15916*/       OPC_RecordChild0, // #0 = $Vn
/*15917*/       OPC_Scope, 18|128,3/*402*/, /*->16322*/ // 2 children in Scope
/*15920*/         OPC_RecordChild1, // #1 = $Vd
/*15921*/         OPC_MoveParent,
/*15922*/         OPC_MoveChild, 1,
/*15924*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15927*/         OPC_Scope, 57, /*->15986*/ // 4 children in Scope
/*15929*/           OPC_RecordChild0, // #2 = $Vm
/*15930*/           OPC_MoveChild, 1,
/*15932*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15935*/           OPC_MoveChild, 0,
/*15937*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15940*/           OPC_MoveChild, 0,
/*15942*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15945*/           OPC_MoveChild, 0,
/*15947*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15950*/           OPC_MoveParent,
/*15951*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*15953*/           OPC_CheckType, MVT::v16i8,
/*15955*/           OPC_MoveParent,
/*15956*/           OPC_MoveParent,
/*15957*/           OPC_MoveChild, 1,
/*15959*/           OPC_CheckSame, 1,
/*15961*/           OPC_MoveParent,
/*15962*/           OPC_MoveParent,
/*15963*/           OPC_MoveParent,
/*15964*/           OPC_CheckType, MVT::v2i64,
/*15966*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15968*/           OPC_EmitInteger, MVT::i32, 14, 
/*15971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15986*/         /*Scope*/ 111, /*->16098*/
/*15987*/           OPC_MoveChild, 0,
/*15989*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15992*/           OPC_MoveChild, 0,
/*15994*/           OPC_Scope, 50, /*->16046*/ // 2 children in Scope
/*15996*/             OPC_CheckSame, 1,
/*15998*/             OPC_MoveParent,
/*15999*/             OPC_MoveChild, 1,
/*16001*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16004*/             OPC_MoveChild, 0,
/*16006*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16009*/             OPC_MoveChild, 0,
/*16011*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16014*/             OPC_MoveParent,
/*16015*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16017*/             OPC_CheckType, MVT::v16i8,
/*16019*/             OPC_MoveParent,
/*16020*/             OPC_MoveParent,
/*16021*/             OPC_MoveParent,
/*16022*/             OPC_RecordChild1, // #2 = $Vm
/*16023*/             OPC_MoveParent,
/*16024*/             OPC_CheckType, MVT::v2i64,
/*16026*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16028*/             OPC_EmitInteger, MVT::i32, 14, 
/*16031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16034*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16046*/           /*Scope*/ 50, /*->16097*/
/*16047*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16050*/             OPC_MoveChild, 0,
/*16052*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16055*/             OPC_MoveChild, 0,
/*16057*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16060*/             OPC_MoveParent,
/*16061*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16063*/             OPC_CheckType, MVT::v16i8,
/*16065*/             OPC_MoveParent,
/*16066*/             OPC_MoveParent,
/*16067*/             OPC_MoveChild, 1,
/*16069*/             OPC_CheckSame, 1,
/*16071*/             OPC_MoveParent,
/*16072*/             OPC_MoveParent,
/*16073*/             OPC_RecordChild1, // #2 = $Vm
/*16074*/             OPC_MoveParent,
/*16075*/             OPC_CheckType, MVT::v2i64,
/*16077*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16079*/             OPC_EmitInteger, MVT::i32, 14, 
/*16082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16085*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16097*/           0, /*End of Scope*/
/*16098*/         /*Scope*/ 110, /*->16209*/
/*16099*/           OPC_RecordChild0, // #2 = $Vm
/*16100*/           OPC_MoveChild, 1,
/*16102*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16105*/           OPC_MoveChild, 0,
/*16107*/           OPC_Scope, 49, /*->16158*/ // 2 children in Scope
/*16109*/             OPC_CheckSame, 0,
/*16111*/             OPC_MoveParent,
/*16112*/             OPC_MoveChild, 1,
/*16114*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16117*/             OPC_MoveChild, 0,
/*16119*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16122*/             OPC_MoveChild, 0,
/*16124*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16127*/             OPC_MoveParent,
/*16128*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16130*/             OPC_CheckType, MVT::v16i8,
/*16132*/             OPC_MoveParent,
/*16133*/             OPC_MoveParent,
/*16134*/             OPC_MoveParent,
/*16135*/             OPC_MoveParent,
/*16136*/             OPC_CheckType, MVT::v2i64,
/*16138*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16140*/             OPC_EmitInteger, MVT::i32, 14, 
/*16143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16146*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16158*/           /*Scope*/ 49, /*->16208*/
/*16159*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16162*/             OPC_MoveChild, 0,
/*16164*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16167*/             OPC_MoveChild, 0,
/*16169*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16172*/             OPC_MoveParent,
/*16173*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16175*/             OPC_CheckType, MVT::v16i8,
/*16177*/             OPC_MoveParent,
/*16178*/             OPC_MoveParent,
/*16179*/             OPC_MoveChild, 1,
/*16181*/             OPC_CheckSame, 0,
/*16183*/             OPC_MoveParent,
/*16184*/             OPC_MoveParent,
/*16185*/             OPC_MoveParent,
/*16186*/             OPC_CheckType, MVT::v2i64,
/*16188*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16190*/             OPC_EmitInteger, MVT::i32, 14, 
/*16193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16196*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16208*/           0, /*End of Scope*/
/*16209*/         /*Scope*/ 111, /*->16321*/
/*16210*/           OPC_MoveChild, 0,
/*16212*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16215*/           OPC_MoveChild, 0,
/*16217*/           OPC_Scope, 50, /*->16269*/ // 2 children in Scope
/*16219*/             OPC_CheckSame, 0,
/*16221*/             OPC_MoveParent,
/*16222*/             OPC_MoveChild, 1,
/*16224*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16227*/             OPC_MoveChild, 0,
/*16229*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16232*/             OPC_MoveChild, 0,
/*16234*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16237*/             OPC_MoveParent,
/*16238*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16240*/             OPC_CheckType, MVT::v16i8,
/*16242*/             OPC_MoveParent,
/*16243*/             OPC_MoveParent,
/*16244*/             OPC_MoveParent,
/*16245*/             OPC_RecordChild1, // #2 = $Vm
/*16246*/             OPC_MoveParent,
/*16247*/             OPC_CheckType, MVT::v2i64,
/*16249*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16251*/             OPC_EmitInteger, MVT::i32, 14, 
/*16254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16257*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16269*/           /*Scope*/ 50, /*->16320*/
/*16270*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16273*/             OPC_MoveChild, 0,
/*16275*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16278*/             OPC_MoveChild, 0,
/*16280*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16283*/             OPC_MoveParent,
/*16284*/             OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16286*/             OPC_CheckType, MVT::v16i8,
/*16288*/             OPC_MoveParent,
/*16289*/             OPC_MoveParent,
/*16290*/             OPC_MoveChild, 1,
/*16292*/             OPC_CheckSame, 0,
/*16294*/             OPC_MoveParent,
/*16295*/             OPC_MoveParent,
/*16296*/             OPC_RecordChild1, // #2 = $Vm
/*16297*/             OPC_MoveParent,
/*16298*/             OPC_CheckType, MVT::v2i64,
/*16300*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16302*/             OPC_EmitInteger, MVT::i32, 14, 
/*16305*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16308*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16320*/           0, /*End of Scope*/
/*16321*/         0, /*End of Scope*/
/*16322*/       /*Scope*/ 65|128,1/*193*/, /*->16517*/
/*16324*/         OPC_MoveChild, 1,
/*16326*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16329*/         OPC_Scope, 92, /*->16423*/ // 2 children in Scope
/*16331*/           OPC_RecordChild0, // #1 = $Vd
/*16332*/           OPC_MoveChild, 1,
/*16334*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16337*/           OPC_MoveChild, 0,
/*16339*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16342*/           OPC_MoveChild, 0,
/*16344*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16347*/           OPC_MoveParent,
/*16348*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16350*/           OPC_CheckType, MVT::v16i8,
/*16352*/           OPC_MoveParent,
/*16353*/           OPC_MoveParent,
/*16354*/           OPC_MoveParent,
/*16355*/           OPC_MoveParent,
/*16356*/           OPC_MoveChild, 1,
/*16358*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16361*/           OPC_Scope, 29, /*->16392*/ // 2 children in Scope
/*16363*/             OPC_RecordChild0, // #2 = $Vn
/*16364*/             OPC_MoveChild, 1,
/*16366*/             OPC_CheckSame, 1,
/*16368*/             OPC_MoveParent,
/*16369*/             OPC_MoveParent,
/*16370*/             OPC_CheckType, MVT::v2i64,
/*16372*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16374*/             OPC_EmitInteger, MVT::i32, 14, 
/*16377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16380*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16392*/           /*Scope*/ 29, /*->16422*/
/*16393*/             OPC_MoveChild, 0,
/*16395*/             OPC_CheckSame, 1,
/*16397*/             OPC_MoveParent,
/*16398*/             OPC_RecordChild1, // #2 = $Vn
/*16399*/             OPC_MoveParent,
/*16400*/             OPC_CheckType, MVT::v2i64,
/*16402*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16404*/             OPC_EmitInteger, MVT::i32, 14, 
/*16407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16422*/           0, /*End of Scope*/
/*16423*/         /*Scope*/ 92, /*->16516*/
/*16424*/           OPC_MoveChild, 0,
/*16426*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16429*/           OPC_MoveChild, 0,
/*16431*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16434*/           OPC_MoveChild, 0,
/*16436*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16439*/           OPC_MoveParent,
/*16440*/           OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16442*/           OPC_CheckType, MVT::v16i8,
/*16444*/           OPC_MoveParent,
/*16445*/           OPC_MoveParent,
/*16446*/           OPC_RecordChild1, // #1 = $Vd
/*16447*/           OPC_MoveParent,
/*16448*/           OPC_MoveParent,
/*16449*/           OPC_MoveChild, 1,
/*16451*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16454*/           OPC_Scope, 29, /*->16485*/ // 2 children in Scope
/*16456*/             OPC_RecordChild0, // #2 = $Vn
/*16457*/             OPC_MoveChild, 1,
/*16459*/             OPC_CheckSame, 1,
/*16461*/             OPC_MoveParent,
/*16462*/             OPC_MoveParent,
/*16463*/             OPC_CheckType, MVT::v2i64,
/*16465*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16467*/             OPC_EmitInteger, MVT::i32, 14, 
/*16470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16473*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16485*/           /*Scope*/ 29, /*->16515*/
/*16486*/             OPC_MoveChild, 0,
/*16488*/             OPC_CheckSame, 1,
/*16490*/             OPC_MoveParent,
/*16491*/             OPC_RecordChild1, // #2 = $Vn
/*16492*/             OPC_MoveParent,
/*16493*/             OPC_CheckType, MVT::v2i64,
/*16495*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16497*/             OPC_EmitInteger, MVT::i32, 14, 
/*16500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16503*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16515*/           0, /*End of Scope*/
/*16516*/         0, /*End of Scope*/
/*16517*/       0, /*End of Scope*/
/*16518*/     /*Scope*/ 67|128,1/*195*/, /*->16715*/
/*16520*/       OPC_MoveChild, 0,
/*16522*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16525*/       OPC_Scope, 93, /*->16620*/ // 2 children in Scope
/*16527*/         OPC_RecordChild0, // #0 = $Vd
/*16528*/         OPC_MoveChild, 1,
/*16530*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16533*/         OPC_MoveChild, 0,
/*16535*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16538*/         OPC_MoveChild, 0,
/*16540*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16543*/         OPC_MoveParent,
/*16544*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16546*/         OPC_CheckType, MVT::v16i8,
/*16548*/         OPC_MoveParent,
/*16549*/         OPC_MoveParent,
/*16550*/         OPC_MoveParent,
/*16551*/         OPC_RecordChild1, // #1 = $Vm
/*16552*/         OPC_MoveParent,
/*16553*/         OPC_MoveChild, 1,
/*16555*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16558*/         OPC_Scope, 29, /*->16589*/ // 2 children in Scope
/*16560*/           OPC_RecordChild0, // #2 = $Vn
/*16561*/           OPC_MoveChild, 1,
/*16563*/           OPC_CheckSame, 0,
/*16565*/           OPC_MoveParent,
/*16566*/           OPC_MoveParent,
/*16567*/           OPC_CheckType, MVT::v2i64,
/*16569*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16571*/           OPC_EmitInteger, MVT::i32, 14, 
/*16574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16589*/         /*Scope*/ 29, /*->16619*/
/*16590*/           OPC_MoveChild, 0,
/*16592*/           OPC_CheckSame, 0,
/*16594*/           OPC_MoveParent,
/*16595*/           OPC_RecordChild1, // #2 = $Vn
/*16596*/           OPC_MoveParent,
/*16597*/           OPC_CheckType, MVT::v2i64,
/*16599*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16601*/           OPC_EmitInteger, MVT::i32, 14, 
/*16604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16619*/         0, /*End of Scope*/
/*16620*/       /*Scope*/ 93, /*->16714*/
/*16621*/         OPC_MoveChild, 0,
/*16623*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16626*/         OPC_MoveChild, 0,
/*16628*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16631*/         OPC_MoveChild, 0,
/*16633*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16636*/         OPC_MoveParent,
/*16637*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16639*/         OPC_CheckType, MVT::v16i8,
/*16641*/         OPC_MoveParent,
/*16642*/         OPC_MoveParent,
/*16643*/         OPC_RecordChild1, // #0 = $Vd
/*16644*/         OPC_MoveParent,
/*16645*/         OPC_RecordChild1, // #1 = $Vm
/*16646*/         OPC_MoveParent,
/*16647*/         OPC_MoveChild, 1,
/*16649*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16652*/         OPC_Scope, 29, /*->16683*/ // 2 children in Scope
/*16654*/           OPC_RecordChild0, // #2 = $Vn
/*16655*/           OPC_MoveChild, 1,
/*16657*/           OPC_CheckSame, 0,
/*16659*/           OPC_MoveParent,
/*16660*/           OPC_MoveParent,
/*16661*/           OPC_CheckType, MVT::v2i64,
/*16663*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16665*/           OPC_EmitInteger, MVT::i32, 14, 
/*16668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16671*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16683*/         /*Scope*/ 29, /*->16713*/
/*16684*/           OPC_MoveChild, 0,
/*16686*/           OPC_CheckSame, 0,
/*16688*/           OPC_MoveParent,
/*16689*/           OPC_RecordChild1, // #2 = $Vn
/*16690*/           OPC_MoveParent,
/*16691*/           OPC_CheckType, MVT::v2i64,
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitInteger, MVT::i32, 14, 
/*16698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16713*/         0, /*End of Scope*/
/*16714*/       0, /*End of Scope*/
/*16715*/     0, /*End of Scope*/
/*16716*/   /*Scope*/ 0|128,1/*128*/, /*->16846*/
/*16718*/     OPC_RecordChild0, // #0 = $Vn
/*16719*/     OPC_MoveChild, 1,
/*16721*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16724*/     OPC_Scope, 73, /*->16799*/ // 2 children in Scope
/*16726*/       OPC_RecordChild0, // #1 = $Vm
/*16727*/       OPC_MoveChild, 1,
/*16729*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16732*/       OPC_MoveChild, 0,
/*16734*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16737*/       OPC_MoveChild, 0,
/*16739*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16742*/       OPC_MoveParent,
/*16743*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16745*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16772
/*16748*/         OPC_MoveParent,
/*16749*/         OPC_MoveParent,
/*16750*/         OPC_MoveParent,
/*16751*/         OPC_CheckType, MVT::v2i32,
/*16753*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16755*/         OPC_EmitInteger, MVT::i32, 14, 
/*16758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16798
/*16774*/         OPC_MoveParent,
/*16775*/         OPC_MoveParent,
/*16776*/         OPC_MoveParent,
/*16777*/         OPC_CheckType, MVT::v4i32,
/*16779*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16781*/         OPC_EmitInteger, MVT::i32, 14, 
/*16784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16799*/     /*Scope*/ 45, /*->16845*/
/*16800*/       OPC_MoveChild, 0,
/*16802*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16805*/       OPC_MoveChild, 0,
/*16807*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16810*/       OPC_MoveChild, 0,
/*16812*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16815*/       OPC_MoveParent,
/*16816*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16818*/       OPC_CheckType, MVT::v8i8,
/*16820*/       OPC_MoveParent,
/*16821*/       OPC_MoveParent,
/*16822*/       OPC_RecordChild1, // #1 = $Vm
/*16823*/       OPC_MoveParent,
/*16824*/       OPC_CheckType, MVT::v2i32,
/*16826*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16828*/       OPC_EmitInteger, MVT::i32, 14, 
/*16831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16845*/     0, /*End of Scope*/
/*16846*/   /*Scope*/ 101, /*->16948*/
/*16847*/     OPC_MoveChild, 0,
/*16849*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16852*/     OPC_Scope, 46, /*->16900*/ // 2 children in Scope
/*16854*/       OPC_RecordChild0, // #0 = $Vm
/*16855*/       OPC_MoveChild, 1,
/*16857*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16860*/       OPC_MoveChild, 0,
/*16862*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16865*/       OPC_MoveChild, 0,
/*16867*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16870*/       OPC_MoveParent,
/*16871*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16873*/       OPC_CheckType, MVT::v8i8,
/*16875*/       OPC_MoveParent,
/*16876*/       OPC_MoveParent,
/*16877*/       OPC_MoveParent,
/*16878*/       OPC_RecordChild1, // #1 = $Vn
/*16879*/       OPC_CheckType, MVT::v2i32,
/*16881*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16883*/       OPC_EmitInteger, MVT::i32, 14, 
/*16886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16900*/     /*Scope*/ 46, /*->16947*/
/*16901*/       OPC_MoveChild, 0,
/*16903*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16906*/       OPC_MoveChild, 0,
/*16908*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16911*/       OPC_MoveChild, 0,
/*16913*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16916*/       OPC_MoveParent,
/*16917*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16919*/       OPC_CheckType, MVT::v8i8,
/*16921*/       OPC_MoveParent,
/*16922*/       OPC_MoveParent,
/*16923*/       OPC_RecordChild1, // #0 = $Vm
/*16924*/       OPC_MoveParent,
/*16925*/       OPC_RecordChild1, // #1 = $Vn
/*16926*/       OPC_CheckType, MVT::v2i32,
/*16928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16930*/       OPC_EmitInteger, MVT::i32, 14, 
/*16933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16947*/     0, /*End of Scope*/
/*16948*/   /*Scope*/ 51, /*->17000*/
/*16949*/     OPC_RecordChild0, // #0 = $Vn
/*16950*/     OPC_MoveChild, 1,
/*16952*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16955*/     OPC_MoveChild, 0,
/*16957*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16960*/     OPC_MoveChild, 0,
/*16962*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16965*/     OPC_MoveChild, 0,
/*16967*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16970*/     OPC_MoveParent,
/*16971*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*16973*/     OPC_CheckType, MVT::v16i8,
/*16975*/     OPC_MoveParent,
/*16976*/     OPC_MoveParent,
/*16977*/     OPC_RecordChild1, // #1 = $Vm
/*16978*/     OPC_MoveParent,
/*16979*/     OPC_CheckType, MVT::v4i32,
/*16981*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16983*/     OPC_EmitInteger, MVT::i32, 14, 
/*16986*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16989*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17000*/   /*Scope*/ 101, /*->17102*/
/*17001*/     OPC_MoveChild, 0,
/*17003*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17006*/     OPC_Scope, 46, /*->17054*/ // 2 children in Scope
/*17008*/       OPC_RecordChild0, // #0 = $Vm
/*17009*/       OPC_MoveChild, 1,
/*17011*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17014*/       OPC_MoveChild, 0,
/*17016*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17019*/       OPC_MoveChild, 0,
/*17021*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17024*/       OPC_MoveParent,
/*17025*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*17027*/       OPC_CheckType, MVT::v16i8,
/*17029*/       OPC_MoveParent,
/*17030*/       OPC_MoveParent,
/*17031*/       OPC_MoveParent,
/*17032*/       OPC_RecordChild1, // #1 = $Vn
/*17033*/       OPC_CheckType, MVT::v4i32,
/*17035*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17037*/       OPC_EmitInteger, MVT::i32, 14, 
/*17040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17054*/     /*Scope*/ 46, /*->17101*/
/*17055*/       OPC_MoveChild, 0,
/*17057*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17060*/       OPC_MoveChild, 0,
/*17062*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17065*/       OPC_MoveChild, 0,
/*17067*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17070*/       OPC_MoveParent,
/*17071*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*17073*/       OPC_CheckType, MVT::v16i8,
/*17075*/       OPC_MoveParent,
/*17076*/       OPC_MoveParent,
/*17077*/       OPC_RecordChild1, // #0 = $Vm
/*17078*/       OPC_MoveParent,
/*17079*/       OPC_RecordChild1, // #1 = $Vn
/*17080*/       OPC_CheckType, MVT::v4i32,
/*17082*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17084*/       OPC_EmitInteger, MVT::i32, 14, 
/*17087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17101*/     0, /*End of Scope*/
/*17102*/   /*Scope*/ 46, /*->17149*/
/*17103*/     OPC_RecordChild0, // #0 = $Vn
/*17104*/     OPC_RecordChild1, // #1 = $Vm
/*17105*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->17127
/*17108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17110*/       OPC_EmitInteger, MVT::i32, 14, 
/*17113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->17148
/*17129*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17131*/       OPC_EmitInteger, MVT::i32, 14, 
/*17134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*17149*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->18414
/*17154*/   OPC_Scope, 95|128,2/*351*/, /*->17508*/ // 8 children in Scope
/*17157*/     OPC_MoveChild, 0,
/*17159*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17441
/*17164*/       OPC_Scope, 104, /*->17270*/ // 2 children in Scope
/*17166*/         OPC_MoveChild, 0,
/*17168*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17171*/         OPC_RecordChild0, // #0 = $a
/*17172*/         OPC_MoveChild, 1,
/*17174*/         OPC_CheckInteger, 16, 
/*17176*/         OPC_CheckType, MVT::i32,
/*17178*/         OPC_MoveParent,
/*17179*/         OPC_MoveParent,
/*17180*/         OPC_MoveChild, 1,
/*17182*/         OPC_CheckInteger, 16, 
/*17184*/         OPC_CheckType, MVT::i32,
/*17186*/         OPC_MoveParent,
/*17187*/         OPC_MoveParent,
/*17188*/         OPC_MoveChild, 1,
/*17190*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17193*/         OPC_Scope, 43, /*->17238*/ // 2 children in Scope
/*17195*/           OPC_MoveChild, 0,
/*17197*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17200*/           OPC_RecordChild0, // #1 = $b
/*17201*/           OPC_MoveChild, 1,
/*17203*/           OPC_CheckInteger, 16, 
/*17205*/           OPC_CheckType, MVT::i32,
/*17207*/           OPC_MoveParent,
/*17208*/           OPC_MoveParent,
/*17209*/           OPC_MoveChild, 1,
/*17211*/           OPC_CheckInteger, 16, 
/*17213*/           OPC_CheckType, MVT::i32,
/*17215*/           OPC_MoveParent,
/*17216*/           OPC_MoveParent,
/*17217*/           OPC_CheckType, MVT::i32,
/*17219*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17221*/           OPC_EmitInteger, MVT::i32, 14, 
/*17224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17238*/         /*Scope*/ 30, /*->17269*/
/*17239*/           OPC_RecordChild0, // #1 = $b
/*17240*/           OPC_MoveChild, 1,
/*17242*/           OPC_CheckInteger, 16, 
/*17244*/           OPC_CheckType, MVT::i32,
/*17246*/           OPC_MoveParent,
/*17247*/           OPC_MoveParent,
/*17248*/           OPC_CheckType, MVT::i32,
/*17250*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17252*/           OPC_EmitInteger, MVT::i32, 14, 
/*17255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17258*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17269*/         0, /*End of Scope*/
/*17270*/       /*Scope*/ 40|128,1/*168*/, /*->17440*/
/*17272*/         OPC_RecordChild0, // #0 = $a
/*17273*/         OPC_MoveChild, 1,
/*17275*/         OPC_CheckInteger, 16, 
/*17277*/         OPC_CheckType, MVT::i32,
/*17279*/         OPC_MoveParent,
/*17280*/         OPC_MoveParent,
/*17281*/         OPC_MoveChild, 1,
/*17283*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17387
/*17287*/           OPC_Scope, 43, /*->17332*/ // 2 children in Scope
/*17289*/             OPC_MoveChild, 0,
/*17291*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17294*/             OPC_RecordChild0, // #1 = $b
/*17295*/             OPC_MoveChild, 1,
/*17297*/             OPC_CheckInteger, 16, 
/*17299*/             OPC_CheckType, MVT::i32,
/*17301*/             OPC_MoveParent,
/*17302*/             OPC_MoveParent,
/*17303*/             OPC_MoveChild, 1,
/*17305*/             OPC_CheckInteger, 16, 
/*17307*/             OPC_CheckType, MVT::i32,
/*17309*/             OPC_MoveParent,
/*17310*/             OPC_MoveParent,
/*17311*/             OPC_CheckType, MVT::i32,
/*17313*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17315*/             OPC_EmitInteger, MVT::i32, 14, 
/*17318*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17321*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17332*/           /*Scope*/ 53, /*->17386*/
/*17333*/             OPC_RecordChild0, // #1 = $Rm
/*17334*/             OPC_MoveChild, 1,
/*17336*/             OPC_CheckInteger, 16, 
/*17338*/             OPC_CheckType, MVT::i32,
/*17340*/             OPC_MoveParent,
/*17341*/             OPC_MoveParent,
/*17342*/             OPC_CheckType, MVT::i32,
/*17344*/             OPC_Scope, 19, /*->17365*/ // 2 children in Scope
/*17346*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17348*/               OPC_EmitInteger, MVT::i32, 14, 
/*17351*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17354*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17365*/             /*Scope*/ 19, /*->17385*/
/*17366*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17368*/               OPC_EmitInteger, MVT::i32, 14, 
/*17371*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17374*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17385*/             0, /*End of Scope*/
/*17386*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17439
/*17390*/           OPC_RecordChild0, // #1 = $Rm
/*17391*/           OPC_MoveChild, 1,
/*17393*/           OPC_CheckValueType, MVT::i16,
/*17395*/           OPC_MoveParent,
/*17396*/           OPC_MoveParent,
/*17397*/           OPC_Scope, 19, /*->17418*/ // 2 children in Scope
/*17399*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17401*/             OPC_EmitInteger, MVT::i32, 14, 
/*17404*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17407*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17418*/           /*Scope*/ 19, /*->17438*/
/*17419*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17421*/             OPC_EmitInteger, MVT::i32, 14, 
/*17424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17438*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17440*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17507
/*17444*/       OPC_RecordChild0, // #0 = $Rn
/*17445*/       OPC_MoveChild, 1,
/*17447*/       OPC_CheckValueType, MVT::i16,
/*17449*/       OPC_MoveParent,
/*17450*/       OPC_MoveParent,
/*17451*/       OPC_MoveChild, 1,
/*17453*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17456*/       OPC_RecordChild0, // #1 = $Rm
/*17457*/       OPC_MoveChild, 1,
/*17459*/       OPC_CheckInteger, 16, 
/*17461*/       OPC_CheckType, MVT::i32,
/*17463*/       OPC_MoveParent,
/*17464*/       OPC_MoveParent,
/*17465*/       OPC_Scope, 19, /*->17486*/ // 2 children in Scope
/*17467*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17469*/         OPC_EmitInteger, MVT::i32, 14, 
/*17472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17486*/       /*Scope*/ 19, /*->17506*/
/*17487*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17489*/         OPC_EmitInteger, MVT::i32, 14, 
/*17492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17506*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17508*/   /*Scope*/ 41, /*->17550*/
/*17509*/     OPC_RecordChild0, // #0 = $a
/*17510*/     OPC_MoveChild, 0,
/*17512*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17514*/     OPC_MoveParent,
/*17515*/     OPC_MoveChild, 1,
/*17517*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17520*/     OPC_RecordChild0, // #1 = $b
/*17521*/     OPC_MoveChild, 1,
/*17523*/     OPC_CheckInteger, 16, 
/*17525*/     OPC_CheckType, MVT::i32,
/*17527*/     OPC_MoveParent,
/*17528*/     OPC_MoveParent,
/*17529*/     OPC_CheckType, MVT::i32,
/*17531*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17533*/     OPC_EmitInteger, MVT::i32, 14, 
/*17536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17550*/   /*Scope*/ 107, /*->17658*/
/*17551*/     OPC_MoveChild, 0,
/*17553*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17593
/*17557*/       OPC_RecordChild0, // #0 = $a
/*17558*/       OPC_MoveChild, 1,
/*17560*/       OPC_CheckInteger, 16, 
/*17562*/       OPC_CheckType, MVT::i32,
/*17564*/       OPC_MoveParent,
/*17565*/       OPC_MoveParent,
/*17566*/       OPC_RecordChild1, // #1 = $b
/*17567*/       OPC_MoveChild, 1,
/*17569*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17571*/       OPC_MoveParent,
/*17572*/       OPC_CheckType, MVT::i32,
/*17574*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17576*/       OPC_EmitInteger, MVT::i32, 14, 
/*17579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17657
/*17596*/       OPC_RecordChild0, // #0 = $Rn
/*17597*/       OPC_MoveChild, 1,
/*17599*/       OPC_CheckValueType, MVT::i16,
/*17601*/       OPC_MoveParent,
/*17602*/       OPC_MoveParent,
/*17603*/       OPC_MoveChild, 1,
/*17605*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17608*/       OPC_RecordChild0, // #1 = $Rm
/*17609*/       OPC_MoveChild, 1,
/*17611*/       OPC_CheckValueType, MVT::i16,
/*17613*/       OPC_MoveParent,
/*17614*/       OPC_MoveParent,
/*17615*/       OPC_Scope, 19, /*->17636*/ // 2 children in Scope
/*17617*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17619*/         OPC_EmitInteger, MVT::i32, 14, 
/*17622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17636*/       /*Scope*/ 19, /*->17656*/
/*17637*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17639*/         OPC_EmitInteger, MVT::i32, 14, 
/*17642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17656*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17658*/   /*Scope*/ 10|128,2/*266*/, /*->17926*/
/*17660*/     OPC_RecordChild0, // #0 = $a
/*17661*/     OPC_Scope, 32, /*->17695*/ // 3 children in Scope
/*17663*/       OPC_MoveChild, 0,
/*17665*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17667*/       OPC_MoveParent,
/*17668*/       OPC_RecordChild1, // #1 = $b
/*17669*/       OPC_MoveChild, 1,
/*17671*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17673*/       OPC_MoveParent,
/*17674*/       OPC_CheckType, MVT::i32,
/*17676*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17678*/       OPC_EmitInteger, MVT::i32, 14, 
/*17681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17695*/     /*Scope*/ 97, /*->17793*/
/*17696*/       OPC_RecordChild1, // #1 = $Rm
/*17697*/       OPC_CheckType, MVT::i32,
/*17699*/       OPC_Scope, 23, /*->17724*/ // 4 children in Scope
/*17701*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17703*/         OPC_EmitInteger, MVT::i32, 14, 
/*17706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17724*/       /*Scope*/ 23, /*->17748*/
/*17725*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17727*/         OPC_EmitInteger, MVT::i32, 14, 
/*17730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17748*/       /*Scope*/ 23, /*->17772*/
/*17749*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17751*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17754*/         OPC_EmitInteger, MVT::i32, 14, 
/*17757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17772*/       /*Scope*/ 19, /*->17792*/
/*17773*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17775*/         OPC_EmitInteger, MVT::i32, 14, 
/*17778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17792*/       0, /*End of Scope*/
/*17793*/     /*Scope*/ 2|128,1/*130*/, /*->17925*/
/*17795*/       OPC_MoveChild, 1,
/*17797*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17800*/       OPC_RecordChild0, // #1 = $Vm
/*17801*/       OPC_Scope, 60, /*->17863*/ // 2 children in Scope
/*17803*/         OPC_CheckChild0Type, MVT::v4i16,
/*17805*/         OPC_RecordChild1, // #2 = $lane
/*17806*/         OPC_MoveChild, 1,
/*17808*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17811*/         OPC_MoveParent,
/*17812*/         OPC_MoveParent,
/*17813*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17838
/*17816*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17818*/           OPC_EmitConvertToTarget, 2,
/*17820*/           OPC_EmitInteger, MVT::i32, 14, 
/*17823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17826*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->17862
/*17840*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17842*/           OPC_EmitConvertToTarget, 2,
/*17844*/           OPC_EmitInteger, MVT::i32, 14, 
/*17847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17863*/       /*Scope*/ 60, /*->17924*/
/*17864*/         OPC_CheckChild0Type, MVT::v2i32,
/*17866*/         OPC_RecordChild1, // #2 = $lane
/*17867*/         OPC_MoveChild, 1,
/*17869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17872*/         OPC_MoveParent,
/*17873*/         OPC_MoveParent,
/*17874*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17899
/*17877*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17879*/           OPC_EmitConvertToTarget, 2,
/*17881*/           OPC_EmitInteger, MVT::i32, 14, 
/*17884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17887*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->17923
/*17901*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17903*/           OPC_EmitConvertToTarget, 2,
/*17905*/           OPC_EmitInteger, MVT::i32, 14, 
/*17908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17924*/       0, /*End of Scope*/
/*17925*/     0, /*End of Scope*/
/*17926*/   /*Scope*/ 4|128,1/*132*/, /*->18060*/
/*17928*/     OPC_MoveChild, 0,
/*17930*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17933*/     OPC_RecordChild0, // #0 = $Vm
/*17934*/     OPC_Scope, 61, /*->17997*/ // 2 children in Scope
/*17936*/       OPC_CheckChild0Type, MVT::v4i16,
/*17938*/       OPC_RecordChild1, // #1 = $lane
/*17939*/       OPC_MoveChild, 1,
/*17941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17944*/       OPC_MoveParent,
/*17945*/       OPC_MoveParent,
/*17946*/       OPC_RecordChild1, // #2 = $Vn
/*17947*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17972
/*17950*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17952*/         OPC_EmitConvertToTarget, 1,
/*17954*/         OPC_EmitInteger, MVT::i32, 14, 
/*17957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17996
/*17974*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17976*/         OPC_EmitConvertToTarget, 1,
/*17978*/         OPC_EmitInteger, MVT::i32, 14, 
/*17981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17997*/     /*Scope*/ 61, /*->18059*/
/*17998*/       OPC_CheckChild0Type, MVT::v2i32,
/*18000*/       OPC_RecordChild1, // #1 = $lane
/*18001*/       OPC_MoveChild, 1,
/*18003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18006*/       OPC_MoveParent,
/*18007*/       OPC_MoveParent,
/*18008*/       OPC_RecordChild1, // #2 = $Vn
/*18009*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->18034
/*18012*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18014*/         OPC_EmitConvertToTarget, 1,
/*18016*/         OPC_EmitInteger, MVT::i32, 14, 
/*18019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->18058
/*18036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18038*/         OPC_EmitConvertToTarget, 1,
/*18040*/         OPC_EmitInteger, MVT::i32, 14, 
/*18043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*18059*/     0, /*End of Scope*/
/*18060*/   /*Scope*/ 109, /*->18170*/
/*18061*/     OPC_RecordChild0, // #0 = $src1
/*18062*/     OPC_MoveChild, 1,
/*18064*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18067*/     OPC_RecordChild0, // #1 = $src2
/*18068*/     OPC_Scope, 49, /*->18119*/ // 2 children in Scope
/*18070*/       OPC_CheckChild0Type, MVT::v8i16,
/*18072*/       OPC_RecordChild1, // #2 = $lane
/*18073*/       OPC_MoveChild, 1,
/*18075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_MoveParent,
/*18080*/       OPC_CheckType, MVT::v8i16,
/*18082*/       OPC_EmitConvertToTarget, 2,
/*18084*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18087*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*18096*/       OPC_EmitConvertToTarget, 2,
/*18098*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18101*/       OPC_EmitInteger, MVT::i32, 14, 
/*18104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18119*/     /*Scope*/ 49, /*->18169*/
/*18120*/       OPC_CheckChild0Type, MVT::v4i32,
/*18122*/       OPC_RecordChild1, // #2 = $lane
/*18123*/       OPC_MoveChild, 1,
/*18125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18128*/       OPC_MoveParent,
/*18129*/       OPC_MoveParent,
/*18130*/       OPC_CheckType, MVT::v4i32,
/*18132*/       OPC_EmitConvertToTarget, 2,
/*18134*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18137*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*18146*/       OPC_EmitConvertToTarget, 2,
/*18148*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18151*/       OPC_EmitInteger, MVT::i32, 14, 
/*18154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18169*/     0, /*End of Scope*/
/*18170*/   /*Scope*/ 110, /*->18281*/
/*18171*/     OPC_MoveChild, 0,
/*18173*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18176*/     OPC_RecordChild0, // #0 = $src2
/*18177*/     OPC_Scope, 50, /*->18229*/ // 2 children in Scope
/*18179*/       OPC_CheckChild0Type, MVT::v8i16,
/*18181*/       OPC_RecordChild1, // #1 = $lane
/*18182*/       OPC_MoveChild, 1,
/*18184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18187*/       OPC_MoveParent,
/*18188*/       OPC_MoveParent,
/*18189*/       OPC_RecordChild1, // #2 = $src1
/*18190*/       OPC_CheckType, MVT::v8i16,
/*18192*/       OPC_EmitConvertToTarget, 1,
/*18194*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18197*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18206*/       OPC_EmitConvertToTarget, 1,
/*18208*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18211*/       OPC_EmitInteger, MVT::i32, 14, 
/*18214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18229*/     /*Scope*/ 50, /*->18280*/
/*18230*/       OPC_CheckChild0Type, MVT::v4i32,
/*18232*/       OPC_RecordChild1, // #1 = $lane
/*18233*/       OPC_MoveChild, 1,
/*18235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18238*/       OPC_MoveParent,
/*18239*/       OPC_MoveParent,
/*18240*/       OPC_RecordChild1, // #2 = $src1
/*18241*/       OPC_CheckType, MVT::v4i32,
/*18243*/       OPC_EmitConvertToTarget, 1,
/*18245*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18248*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18257*/       OPC_EmitConvertToTarget, 1,
/*18259*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18262*/       OPC_EmitInteger, MVT::i32, 14, 
/*18265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18280*/     0, /*End of Scope*/
/*18281*/   /*Scope*/ 2|128,1/*130*/, /*->18413*/
/*18283*/     OPC_RecordChild0, // #0 = $Vn
/*18284*/     OPC_RecordChild1, // #1 = $Vm
/*18285*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->18307
/*18288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18290*/       OPC_EmitInteger, MVT::i32, 14, 
/*18293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->18328
/*18309*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18311*/       OPC_EmitInteger, MVT::i32, 14, 
/*18314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->18349
/*18330*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18332*/       OPC_EmitInteger, MVT::i32, 14, 
/*18335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->18370
/*18351*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18353*/       OPC_EmitInteger, MVT::i32, 14, 
/*18356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->18391
/*18372*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18374*/       OPC_EmitInteger, MVT::i32, 14, 
/*18377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18412
/*18393*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18395*/       OPC_EmitInteger, MVT::i32, 14, 
/*18398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18413*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 87|128,20/*2647*/,  TARGET_VAL(ISD::AND),// ->21065
/*18418*/   OPC_Scope, 69, /*->18489*/ // 34 children in Scope
/*18420*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18425*/     OPC_MoveChild, 0,
/*18427*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18430*/     OPC_RecordChild0, // #0 = $Src
/*18431*/     OPC_MoveChild, 1,
/*18433*/     OPC_CheckInteger, 8, 
/*18435*/     OPC_CheckType, MVT::i32,
/*18437*/     OPC_MoveParent,
/*18438*/     OPC_MoveParent,
/*18439*/     OPC_CheckType, MVT::i32,
/*18441*/     OPC_Scope, 22, /*->18465*/ // 2 children in Scope
/*18443*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18445*/       OPC_EmitInteger, MVT::i32, 1, 
/*18448*/       OPC_EmitInteger, MVT::i32, 14, 
/*18451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18465*/     /*Scope*/ 22, /*->18488*/
/*18466*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18468*/       OPC_EmitInteger, MVT::i32, 1, 
/*18471*/       OPC_EmitInteger, MVT::i32, 14, 
/*18474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18488*/     0, /*End of Scope*/
/*18489*/   /*Scope*/ 47, /*->18537*/
/*18490*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18493*/     OPC_MoveChild, 0,
/*18495*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18498*/     OPC_RecordChild0, // #0 = $Rm
/*18499*/     OPC_RecordChild1, // #1 = $rot
/*18500*/     OPC_MoveChild, 1,
/*18502*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18505*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18507*/     OPC_CheckType, MVT::i32,
/*18509*/     OPC_MoveParent,
/*18510*/     OPC_MoveParent,
/*18511*/     OPC_CheckType, MVT::i32,
/*18513*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18515*/     OPC_EmitConvertToTarget, 1,
/*18517*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18520*/     OPC_EmitInteger, MVT::i32, 14, 
/*18523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18537*/   /*Scope*/ 48, /*->18586*/
/*18538*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18542*/     OPC_MoveChild, 0,
/*18544*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18547*/     OPC_RecordChild0, // #0 = $Rm
/*18548*/     OPC_RecordChild1, // #1 = $rot
/*18549*/     OPC_MoveChild, 1,
/*18551*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18554*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18556*/     OPC_CheckType, MVT::i32,
/*18558*/     OPC_MoveParent,
/*18559*/     OPC_MoveParent,
/*18560*/     OPC_CheckType, MVT::i32,
/*18562*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18564*/     OPC_EmitConvertToTarget, 1,
/*18566*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18569*/     OPC_EmitInteger, MVT::i32, 14, 
/*18572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18586*/   /*Scope*/ 49, /*->18636*/
/*18587*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18592*/     OPC_MoveChild, 0,
/*18594*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18597*/     OPC_RecordChild0, // #0 = $Rm
/*18598*/     OPC_RecordChild1, // #1 = $rot
/*18599*/     OPC_MoveChild, 1,
/*18601*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18604*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18606*/     OPC_CheckType, MVT::i32,
/*18608*/     OPC_MoveParent,
/*18609*/     OPC_MoveParent,
/*18610*/     OPC_CheckType, MVT::i32,
/*18612*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18614*/     OPC_EmitConvertToTarget, 1,
/*18616*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18619*/     OPC_EmitInteger, MVT::i32, 14, 
/*18622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18636*/   /*Scope*/ 47, /*->18684*/
/*18637*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18640*/     OPC_MoveChild, 0,
/*18642*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18645*/     OPC_RecordChild0, // #0 = $Rm
/*18646*/     OPC_RecordChild1, // #1 = $rot
/*18647*/     OPC_MoveChild, 1,
/*18649*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18652*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18654*/     OPC_CheckType, MVT::i32,
/*18656*/     OPC_MoveParent,
/*18657*/     OPC_MoveParent,
/*18658*/     OPC_CheckType, MVT::i32,
/*18660*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18662*/     OPC_EmitConvertToTarget, 1,
/*18664*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18667*/     OPC_EmitInteger, MVT::i32, 14, 
/*18670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18684*/   /*Scope*/ 48, /*->18733*/
/*18685*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18689*/     OPC_MoveChild, 0,
/*18691*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18694*/     OPC_RecordChild0, // #0 = $Rm
/*18695*/     OPC_RecordChild1, // #1 = $rot
/*18696*/     OPC_MoveChild, 1,
/*18698*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18701*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18703*/     OPC_CheckType, MVT::i32,
/*18705*/     OPC_MoveParent,
/*18706*/     OPC_MoveParent,
/*18707*/     OPC_CheckType, MVT::i32,
/*18709*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18711*/     OPC_EmitConvertToTarget, 1,
/*18713*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18716*/     OPC_EmitInteger, MVT::i32, 14, 
/*18719*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18733*/   /*Scope*/ 49, /*->18783*/
/*18734*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18739*/     OPC_MoveChild, 0,
/*18741*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18744*/     OPC_RecordChild0, // #0 = $Rm
/*18745*/     OPC_RecordChild1, // #1 = $rot
/*18746*/     OPC_MoveChild, 1,
/*18748*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18751*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18753*/     OPC_CheckType, MVT::i32,
/*18755*/     OPC_MoveParent,
/*18756*/     OPC_MoveParent,
/*18757*/     OPC_CheckType, MVT::i32,
/*18759*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18761*/     OPC_EmitConvertToTarget, 1,
/*18763*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18766*/     OPC_EmitInteger, MVT::i32, 14, 
/*18769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18783*/   /*Scope*/ 28, /*->18812*/
/*18784*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18787*/     OPC_RecordChild0, // #0 = $Src
/*18788*/     OPC_CheckType, MVT::i32,
/*18790*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18792*/     OPC_EmitInteger, MVT::i32, 0, 
/*18795*/     OPC_EmitInteger, MVT::i32, 14, 
/*18798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18812*/   /*Scope*/ 29, /*->18842*/
/*18813*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18817*/     OPC_RecordChild0, // #0 = $Src
/*18818*/     OPC_CheckType, MVT::i32,
/*18820*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18822*/     OPC_EmitInteger, MVT::i32, 0, 
/*18825*/     OPC_EmitInteger, MVT::i32, 14, 
/*18828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18842*/   /*Scope*/ 30, /*->18873*/
/*18843*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18848*/     OPC_RecordChild0, // #0 = $Src
/*18849*/     OPC_CheckType, MVT::i32,
/*18851*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18853*/     OPC_EmitInteger, MVT::i32, 0, 
/*18856*/     OPC_EmitInteger, MVT::i32, 14, 
/*18859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18873*/   /*Scope*/ 28, /*->18902*/
/*18874*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18877*/     OPC_RecordChild0, // #0 = $Rm
/*18878*/     OPC_CheckType, MVT::i32,
/*18880*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18882*/     OPC_EmitInteger, MVT::i32, 0, 
/*18885*/     OPC_EmitInteger, MVT::i32, 14, 
/*18888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18902*/   /*Scope*/ 29, /*->18932*/
/*18903*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18907*/     OPC_RecordChild0, // #0 = $Rm
/*18908*/     OPC_CheckType, MVT::i32,
/*18910*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18912*/     OPC_EmitInteger, MVT::i32, 0, 
/*18915*/     OPC_EmitInteger, MVT::i32, 14, 
/*18918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18932*/   /*Scope*/ 30, /*->18963*/
/*18933*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18938*/     OPC_RecordChild0, // #0 = $Rm
/*18939*/     OPC_CheckType, MVT::i32,
/*18941*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18943*/     OPC_EmitInteger, MVT::i32, 0, 
/*18946*/     OPC_EmitInteger, MVT::i32, 14, 
/*18949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18963*/   /*Scope*/ 52, /*->19016*/
/*18964*/     OPC_RecordChild0, // #0 = $Rn
/*18965*/     OPC_MoveChild, 1,
/*18967*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18970*/     OPC_RecordChild0, // #1 = $shift
/*18971*/     OPC_MoveChild, 1,
/*18973*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18984*/     OPC_MoveParent,
/*18985*/     OPC_MoveParent,
/*18986*/     OPC_CheckType, MVT::i32,
/*18988*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18990*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18993*/     OPC_EmitInteger, MVT::i32, 14, 
/*18996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18999*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19002*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19016*/   /*Scope*/ 43, /*->19060*/
/*19017*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19020*/     OPC_MoveChild, 0,
/*19022*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19025*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19026*/     OPC_CheckFoldableChainNode,
/*19027*/     OPC_MoveChild, 1,
/*19029*/     OPC_CheckInteger, 14, 
/*19031*/     OPC_MoveParent,
/*19032*/     OPC_RecordChild2, // #1 = $addr
/*19033*/     OPC_CheckChild2Type, MVT::i32,
/*19035*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19037*/     OPC_MoveParent,
/*19038*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19040*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19043*/     OPC_EmitMergeInputChains1_0,
/*19044*/     OPC_EmitInteger, MVT::i32, 14, 
/*19047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*19060*/   /*Scope*/ 44, /*->19105*/
/*19061*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19065*/     OPC_MoveChild, 0,
/*19067*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19070*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19071*/     OPC_CheckFoldableChainNode,
/*19072*/     OPC_MoveChild, 1,
/*19074*/     OPC_CheckInteger, 14, 
/*19076*/     OPC_MoveParent,
/*19077*/     OPC_RecordChild2, // #1 = $addr
/*19078*/     OPC_CheckChild2Type, MVT::i32,
/*19080*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19082*/     OPC_MoveParent,
/*19083*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19085*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19088*/     OPC_EmitMergeInputChains1_0,
/*19089*/     OPC_EmitInteger, MVT::i32, 14, 
/*19092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*19105*/   /*Scope*/ 43, /*->19149*/
/*19106*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19109*/     OPC_MoveChild, 0,
/*19111*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19114*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19115*/     OPC_CheckFoldableChainNode,
/*19116*/     OPC_MoveChild, 1,
/*19118*/     OPC_CheckInteger, 14, 
/*19120*/     OPC_MoveParent,
/*19121*/     OPC_RecordChild2, // #1 = $addr
/*19122*/     OPC_CheckChild2Type, MVT::i32,
/*19124*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19126*/     OPC_MoveParent,
/*19127*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19129*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19132*/     OPC_EmitMergeInputChains1_0,
/*19133*/     OPC_EmitInteger, MVT::i32, 14, 
/*19136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*19149*/   /*Scope*/ 44, /*->19194*/
/*19150*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19154*/     OPC_MoveChild, 0,
/*19156*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19159*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19160*/     OPC_CheckFoldableChainNode,
/*19161*/     OPC_MoveChild, 1,
/*19163*/     OPC_CheckInteger, 14, 
/*19165*/     OPC_MoveParent,
/*19166*/     OPC_RecordChild2, // #1 = $addr
/*19167*/     OPC_CheckChild2Type, MVT::i32,
/*19169*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19171*/     OPC_MoveParent,
/*19172*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19174*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19177*/     OPC_EmitMergeInputChains1_0,
/*19178*/     OPC_EmitInteger, MVT::i32, 14, 
/*19181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*19194*/   /*Scope*/ 52, /*->19247*/
/*19195*/     OPC_MoveChild, 0,
/*19197*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19200*/     OPC_RecordChild0, // #0 = $shift
/*19201*/     OPC_MoveChild, 1,
/*19203*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19214*/     OPC_MoveParent,
/*19215*/     OPC_MoveParent,
/*19216*/     OPC_RecordChild1, // #1 = $Rn
/*19217*/     OPC_CheckType, MVT::i32,
/*19219*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19221*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19224*/     OPC_EmitInteger, MVT::i32, 14, 
/*19227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19230*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19233*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19247*/   /*Scope*/ 82, /*->19330*/
/*19248*/     OPC_RecordChild0, // #0 = $Rn
/*19249*/     OPC_MoveChild, 1,
/*19251*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19254*/     OPC_RecordChild0, // #1 = $shift
/*19255*/     OPC_MoveChild, 1,
/*19257*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19268*/     OPC_MoveParent,
/*19269*/     OPC_MoveParent,
/*19270*/     OPC_CheckType, MVT::i32,
/*19272*/     OPC_Scope, 27, /*->19301*/ // 2 children in Scope
/*19274*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19276*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19279*/       OPC_EmitInteger, MVT::i32, 14, 
/*19282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19301*/     /*Scope*/ 27, /*->19329*/
/*19302*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19304*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19307*/       OPC_EmitInteger, MVT::i32, 14, 
/*19310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19329*/     0, /*End of Scope*/
/*19330*/   /*Scope*/ 82, /*->19413*/
/*19331*/     OPC_MoveChild, 0,
/*19333*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19336*/     OPC_RecordChild0, // #0 = $shift
/*19337*/     OPC_MoveChild, 1,
/*19339*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19350*/     OPC_MoveParent,
/*19351*/     OPC_MoveParent,
/*19352*/     OPC_RecordChild1, // #1 = $Rn
/*19353*/     OPC_CheckType, MVT::i32,
/*19355*/     OPC_Scope, 27, /*->19384*/ // 2 children in Scope
/*19357*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19359*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19362*/       OPC_EmitInteger, MVT::i32, 14, 
/*19365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19384*/     /*Scope*/ 27, /*->19412*/
/*19385*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19387*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19390*/       OPC_EmitInteger, MVT::i32, 14, 
/*19393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19412*/     0, /*End of Scope*/
/*19413*/   /*Scope*/ 102|128,1/*230*/, /*->19645*/
/*19415*/     OPC_RecordChild0, // #0 = $Rn
/*19416*/     OPC_Scope, 31, /*->19449*/ // 4 children in Scope
/*19418*/       OPC_RecordChild1, // #1 = $shift
/*19419*/       OPC_CheckType, MVT::i32,
/*19421*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19423*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19426*/       OPC_EmitInteger, MVT::i32, 14, 
/*19429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19449*/     /*Scope*/ 105, /*->19555*/
/*19450*/       OPC_MoveChild, 1,
/*19452*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19455*/       OPC_RecordChild0, // #1 = $imm
/*19456*/       OPC_MoveChild, 0,
/*19458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19461*/       OPC_Scope, 45, /*->19508*/ // 2 children in Scope
/*19463*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_MoveChild, 1,
/*19468*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19479*/         OPC_MoveParent,
/*19480*/         OPC_MoveParent,
/*19481*/         OPC_CheckType, MVT::i32,
/*19483*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19485*/         OPC_EmitConvertToTarget, 1,
/*19487*/         OPC_EmitInteger, MVT::i32, 14, 
/*19490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19508*/       /*Scope*/ 45, /*->19554*/
/*19509*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19511*/         OPC_MoveParent,
/*19512*/         OPC_MoveChild, 1,
/*19514*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19525*/         OPC_MoveParent,
/*19526*/         OPC_MoveParent,
/*19527*/         OPC_CheckType, MVT::i32,
/*19529*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19531*/         OPC_EmitConvertToTarget, 1,
/*19533*/         OPC_EmitInteger, MVT::i32, 14, 
/*19536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19554*/       0, /*End of Scope*/
/*19555*/     /*Scope*/ 31, /*->19587*/
/*19556*/       OPC_RecordChild1, // #1 = $Rn
/*19557*/       OPC_CheckType, MVT::i32,
/*19559*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19561*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19564*/       OPC_EmitInteger, MVT::i32, 14, 
/*19567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19587*/     /*Scope*/ 56, /*->19644*/
/*19588*/       OPC_MoveChild, 1,
/*19590*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19593*/       OPC_MoveChild, 0,
/*19595*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19606*/       OPC_MoveParent,
/*19607*/       OPC_RecordChild1, // #1 = $imm
/*19608*/       OPC_MoveChild, 1,
/*19610*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19613*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19615*/       OPC_MoveParent,
/*19616*/       OPC_MoveParent,
/*19617*/       OPC_CheckType, MVT::i32,
/*19619*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19621*/       OPC_EmitConvertToTarget, 1,
/*19623*/       OPC_EmitInteger, MVT::i32, 14, 
/*19626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19644*/     0, /*End of Scope*/
/*19645*/   /*Scope*/ 113, /*->19759*/
/*19646*/     OPC_MoveChild, 0,
/*19648*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19651*/     OPC_Scope, 52, /*->19705*/ // 2 children in Scope
/*19653*/       OPC_RecordChild0, // #0 = $imm
/*19654*/       OPC_MoveChild, 0,
/*19656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19659*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19661*/       OPC_MoveParent,
/*19662*/       OPC_MoveChild, 1,
/*19664*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19675*/       OPC_MoveParent,
/*19676*/       OPC_MoveParent,
/*19677*/       OPC_RecordChild1, // #1 = $Rn
/*19678*/       OPC_CheckType, MVT::i32,
/*19680*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19682*/       OPC_EmitConvertToTarget, 0,
/*19684*/       OPC_EmitInteger, MVT::i32, 14, 
/*19687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19705*/     /*Scope*/ 52, /*->19758*/
/*19706*/       OPC_MoveChild, 0,
/*19708*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19719*/       OPC_MoveParent,
/*19720*/       OPC_RecordChild1, // #0 = $imm
/*19721*/       OPC_MoveChild, 1,
/*19723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19726*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19728*/       OPC_MoveParent,
/*19729*/       OPC_MoveParent,
/*19730*/       OPC_RecordChild1, // #1 = $Rn
/*19731*/       OPC_CheckType, MVT::i32,
/*19733*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19735*/       OPC_EmitConvertToTarget, 0,
/*19737*/       OPC_EmitInteger, MVT::i32, 14, 
/*19740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19758*/     0, /*End of Scope*/
/*19759*/   /*Scope*/ 57, /*->19817*/
/*19760*/     OPC_RecordChild0, // #0 = $Rn
/*19761*/     OPC_MoveChild, 1,
/*19763*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19766*/     OPC_MoveChild, 0,
/*19768*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19779*/     OPC_MoveParent,
/*19780*/     OPC_RecordChild1, // #1 = $imm
/*19781*/     OPC_MoveChild, 1,
/*19783*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19786*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19788*/     OPC_MoveParent,
/*19789*/     OPC_MoveParent,
/*19790*/     OPC_CheckType, MVT::i32,
/*19792*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19794*/     OPC_EmitConvertToTarget, 1,
/*19796*/     OPC_EmitInteger, MVT::i32, 14, 
/*19799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19817*/   /*Scope*/ 113, /*->19931*/
/*19818*/     OPC_MoveChild, 0,
/*19820*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19823*/     OPC_Scope, 52, /*->19877*/ // 2 children in Scope
/*19825*/       OPC_RecordChild0, // #0 = $imm
/*19826*/       OPC_MoveChild, 0,
/*19828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19831*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19833*/       OPC_MoveParent,
/*19834*/       OPC_MoveChild, 1,
/*19836*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19847*/       OPC_MoveParent,
/*19848*/       OPC_MoveParent,
/*19849*/       OPC_RecordChild1, // #1 = $Rn
/*19850*/       OPC_CheckType, MVT::i32,
/*19852*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19854*/       OPC_EmitConvertToTarget, 0,
/*19856*/       OPC_EmitInteger, MVT::i32, 14, 
/*19859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19877*/     /*Scope*/ 52, /*->19930*/
/*19878*/       OPC_MoveChild, 0,
/*19880*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19891*/       OPC_MoveParent,
/*19892*/       OPC_RecordChild1, // #0 = $imm
/*19893*/       OPC_MoveChild, 1,
/*19895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19898*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19900*/       OPC_MoveParent,
/*19901*/       OPC_MoveParent,
/*19902*/       OPC_RecordChild1, // #1 = $Rn
/*19903*/       OPC_CheckType, MVT::i32,
/*19905*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19907*/       OPC_EmitConvertToTarget, 0,
/*19909*/       OPC_EmitInteger, MVT::i32, 14, 
/*19912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19930*/     0, /*End of Scope*/
/*19931*/   /*Scope*/ 91|128,1/*219*/, /*->20152*/
/*19933*/     OPC_RecordChild0, // #0 = $Rn
/*19934*/     OPC_Scope, 117, /*->20053*/ // 2 children in Scope
/*19936*/       OPC_RecordChild1, // #1 = $shift
/*19937*/       OPC_CheckType, MVT::i32,
/*19939*/       OPC_Scope, 27, /*->19968*/ // 4 children in Scope
/*19941*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19943*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19946*/         OPC_EmitInteger, MVT::i32, 14, 
/*19949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19968*/       /*Scope*/ 27, /*->19996*/
/*19969*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19971*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19974*/         OPC_EmitInteger, MVT::i32, 14, 
/*19977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19996*/       /*Scope*/ 27, /*->20024*/
/*19997*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19999*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*20002*/         OPC_EmitInteger, MVT::i32, 14, 
/*20005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*20024*/       /*Scope*/ 27, /*->20052*/
/*20025*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20027*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*20030*/         OPC_EmitInteger, MVT::i32, 14, 
/*20033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*20052*/       0, /*End of Scope*/
/*20053*/     /*Scope*/ 97, /*->20151*/
/*20054*/       OPC_MoveChild, 1,
/*20056*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20059*/       OPC_RecordChild0, // #1 = $Rm
/*20060*/       OPC_MoveChild, 1,
/*20062*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20073*/       OPC_MoveParent,
/*20074*/       OPC_MoveParent,
/*20075*/       OPC_CheckType, MVT::i32,
/*20077*/       OPC_Scope, 23, /*->20102*/ // 3 children in Scope
/*20079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20081*/         OPC_EmitInteger, MVT::i32, 14, 
/*20084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20102*/       /*Scope*/ 23, /*->20126*/
/*20103*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20105*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20108*/         OPC_EmitInteger, MVT::i32, 14, 
/*20111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20126*/       /*Scope*/ 23, /*->20150*/
/*20127*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20129*/         OPC_EmitInteger, MVT::i32, 14, 
/*20132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20150*/       0, /*End of Scope*/
/*20151*/     0, /*End of Scope*/
/*20152*/   /*Scope*/ 98, /*->20251*/
/*20153*/     OPC_MoveChild, 0,
/*20155*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20158*/     OPC_RecordChild0, // #0 = $Rm
/*20159*/     OPC_MoveChild, 1,
/*20161*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20172*/     OPC_MoveParent,
/*20173*/     OPC_MoveParent,
/*20174*/     OPC_RecordChild1, // #1 = $Rn
/*20175*/     OPC_CheckType, MVT::i32,
/*20177*/     OPC_Scope, 23, /*->20202*/ // 3 children in Scope
/*20179*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20181*/       OPC_EmitInteger, MVT::i32, 14, 
/*20184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20202*/     /*Scope*/ 23, /*->20226*/
/*20203*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20205*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20208*/       OPC_EmitInteger, MVT::i32, 14, 
/*20211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20226*/     /*Scope*/ 23, /*->20250*/
/*20227*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20229*/       OPC_EmitInteger, MVT::i32, 14, 
/*20232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20250*/     0, /*End of Scope*/
/*20251*/   /*Scope*/ 24, /*->20276*/
/*20252*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*20255*/     OPC_RecordChild0, // #0 = $Rm
/*20256*/     OPC_CheckType, MVT::i32,
/*20258*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20260*/     OPC_EmitInteger, MVT::i32, 14, 
/*20263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20276*/   /*Scope*/ 25, /*->20302*/
/*20277*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20281*/     OPC_RecordChild0, // #0 = $Rm
/*20282*/     OPC_CheckType, MVT::i32,
/*20284*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20286*/     OPC_EmitInteger, MVT::i32, 14, 
/*20289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20302*/   /*Scope*/ 73|128,3/*457*/, /*->20761*/
/*20304*/     OPC_RecordChild0, // #0 = $src
/*20305*/     OPC_Scope, 39, /*->20346*/ // 4 children in Scope
/*20307*/       OPC_RecordChild1, // #1 = $imm
/*20308*/       OPC_MoveChild, 1,
/*20310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20313*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*20315*/       OPC_MoveParent,
/*20316*/       OPC_CheckType, MVT::i32,
/*20318*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20320*/       OPC_EmitConvertToTarget, 1,
/*20322*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20325*/       OPC_EmitInteger, MVT::i32, 14, 
/*20328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20346*/     /*Scope*/ 44, /*->20391*/
/*20347*/       OPC_MoveChild, 0,
/*20349*/       OPC_CheckPredicate, 24, // Predicate_top16Zero
/*20351*/       OPC_MoveParent,
/*20352*/       OPC_RecordChild1, // #1 = $imm
/*20353*/       OPC_MoveChild, 1,
/*20355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20358*/       OPC_CheckPredicate, 25, // Predicate_t2_so_imm_notSext
/*20360*/       OPC_MoveParent,
/*20361*/       OPC_CheckType, MVT::i32,
/*20363*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20365*/       OPC_EmitConvertToTarget, 1,
/*20367*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20370*/       OPC_EmitInteger, MVT::i32, 14, 
/*20373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20391*/     /*Scope*/ 111|128,1/*239*/, /*->20632*/
/*20393*/       OPC_RecordChild1, // #1 = $imm
/*20394*/       OPC_Scope, 29|128,1/*157*/, /*->20554*/ // 2 children in Scope
/*20397*/         OPC_MoveChild, 1,
/*20399*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20402*/         OPC_Scope, 30, /*->20434*/ // 5 children in Scope
/*20404*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20406*/           OPC_MoveParent,
/*20407*/           OPC_CheckType, MVT::i32,
/*20409*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20411*/           OPC_EmitConvertToTarget, 1,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20422*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20434*/         /*Scope*/ 26, /*->20461*/
/*20435*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20437*/           OPC_MoveParent,
/*20438*/           OPC_CheckType, MVT::i32,
/*20440*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20442*/           OPC_EmitConvertToTarget, 1,
/*20444*/           OPC_EmitInteger, MVT::i32, 14, 
/*20447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20461*/         /*Scope*/ 33, /*->20495*/
/*20462*/           OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*20464*/           OPC_MoveParent,
/*20465*/           OPC_CheckType, MVT::i32,
/*20467*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20469*/           OPC_EmitConvertToTarget, 1,
/*20471*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20474*/           OPC_EmitInteger, MVT::i32, 14, 
/*20477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20495*/         /*Scope*/ 30, /*->20526*/
/*20496*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20498*/           OPC_MoveParent,
/*20499*/           OPC_CheckType, MVT::i32,
/*20501*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20503*/           OPC_EmitConvertToTarget, 1,
/*20505*/           OPC_EmitInteger, MVT::i32, 14, 
/*20508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20526*/         /*Scope*/ 26, /*->20553*/
/*20527*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20529*/           OPC_MoveParent,
/*20530*/           OPC_CheckType, MVT::i32,
/*20532*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20534*/           OPC_EmitConvertToTarget, 1,
/*20536*/           OPC_EmitInteger, MVT::i32, 14, 
/*20539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20553*/         0, /*End of Scope*/
/*20554*/       /*Scope*/ 76, /*->20631*/
/*20555*/         OPC_CheckType, MVT::i32,
/*20557*/         OPC_Scope, 23, /*->20582*/ // 3 children in Scope
/*20559*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20561*/           OPC_EmitInteger, MVT::i32, 14, 
/*20564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20582*/         /*Scope*/ 23, /*->20606*/
/*20583*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20585*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20588*/           OPC_EmitInteger, MVT::i32, 14, 
/*20591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20606*/         /*Scope*/ 23, /*->20630*/
/*20607*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20609*/           OPC_EmitInteger, MVT::i32, 14, 
/*20612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20630*/         0, /*End of Scope*/
/*20631*/       0, /*End of Scope*/
/*20632*/     /*Scope*/ 127, /*->20760*/
/*20633*/       OPC_MoveChild, 1,
/*20635*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20638*/       OPC_Scope, 73, /*->20713*/ // 2 children in Scope
/*20640*/         OPC_RecordChild0, // #1 = $Vm
/*20641*/         OPC_MoveChild, 1,
/*20643*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20646*/         OPC_MoveChild, 0,
/*20648*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20651*/         OPC_MoveChild, 0,
/*20653*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20656*/         OPC_MoveParent,
/*20657*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20659*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20686
/*20662*/           OPC_MoveParent,
/*20663*/           OPC_MoveParent,
/*20664*/           OPC_MoveParent,
/*20665*/           OPC_CheckType, MVT::v2i32,
/*20667*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20669*/           OPC_EmitInteger, MVT::i32, 14, 
/*20672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20675*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->20712
/*20688*/           OPC_MoveParent,
/*20689*/           OPC_MoveParent,
/*20690*/           OPC_MoveParent,
/*20691*/           OPC_CheckType, MVT::v4i32,
/*20693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20695*/           OPC_EmitInteger, MVT::i32, 14, 
/*20698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*20713*/       /*Scope*/ 45, /*->20759*/
/*20714*/         OPC_MoveChild, 0,
/*20716*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20719*/         OPC_MoveChild, 0,
/*20721*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20724*/         OPC_MoveChild, 0,
/*20726*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20729*/         OPC_MoveParent,
/*20730*/         OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20732*/         OPC_CheckType, MVT::v8i8,
/*20734*/         OPC_MoveParent,
/*20735*/         OPC_MoveParent,
/*20736*/         OPC_RecordChild1, // #1 = $Vm
/*20737*/         OPC_MoveParent,
/*20738*/         OPC_CheckType, MVT::v2i32,
/*20740*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20742*/         OPC_EmitInteger, MVT::i32, 14, 
/*20745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20759*/       0, /*End of Scope*/
/*20760*/     0, /*End of Scope*/
/*20761*/   /*Scope*/ 101, /*->20863*/
/*20762*/     OPC_MoveChild, 0,
/*20764*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20767*/     OPC_Scope, 46, /*->20815*/ // 2 children in Scope
/*20769*/       OPC_RecordChild0, // #0 = $Vm
/*20770*/       OPC_MoveChild, 1,
/*20772*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20775*/       OPC_MoveChild, 0,
/*20777*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20780*/       OPC_MoveChild, 0,
/*20782*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20785*/       OPC_MoveParent,
/*20786*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20788*/       OPC_CheckType, MVT::v8i8,
/*20790*/       OPC_MoveParent,
/*20791*/       OPC_MoveParent,
/*20792*/       OPC_MoveParent,
/*20793*/       OPC_RecordChild1, // #1 = $Vn
/*20794*/       OPC_CheckType, MVT::v2i32,
/*20796*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20798*/       OPC_EmitInteger, MVT::i32, 14, 
/*20801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20815*/     /*Scope*/ 46, /*->20862*/
/*20816*/       OPC_MoveChild, 0,
/*20818*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20821*/       OPC_MoveChild, 0,
/*20823*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20826*/       OPC_MoveChild, 0,
/*20828*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20831*/       OPC_MoveParent,
/*20832*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20834*/       OPC_CheckType, MVT::v8i8,
/*20836*/       OPC_MoveParent,
/*20837*/       OPC_MoveParent,
/*20838*/       OPC_RecordChild1, // #0 = $Vm
/*20839*/       OPC_MoveParent,
/*20840*/       OPC_RecordChild1, // #1 = $Vn
/*20841*/       OPC_CheckType, MVT::v2i32,
/*20843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/       OPC_EmitInteger, MVT::i32, 14, 
/*20848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20862*/     0, /*End of Scope*/
/*20863*/   /*Scope*/ 51, /*->20915*/
/*20864*/     OPC_RecordChild0, // #0 = $Vn
/*20865*/     OPC_MoveChild, 1,
/*20867*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20870*/     OPC_MoveChild, 0,
/*20872*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20875*/     OPC_MoveChild, 0,
/*20877*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20880*/     OPC_MoveChild, 0,
/*20882*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20885*/     OPC_MoveParent,
/*20886*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20888*/     OPC_CheckType, MVT::v16i8,
/*20890*/     OPC_MoveParent,
/*20891*/     OPC_MoveParent,
/*20892*/     OPC_RecordChild1, // #1 = $Vm
/*20893*/     OPC_MoveParent,
/*20894*/     OPC_CheckType, MVT::v4i32,
/*20896*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20898*/     OPC_EmitInteger, MVT::i32, 14, 
/*20901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20915*/   /*Scope*/ 101, /*->21017*/
/*20916*/     OPC_MoveChild, 0,
/*20918*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20921*/     OPC_Scope, 46, /*->20969*/ // 2 children in Scope
/*20923*/       OPC_RecordChild0, // #0 = $Vm
/*20924*/       OPC_MoveChild, 1,
/*20926*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20929*/       OPC_MoveChild, 0,
/*20931*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20934*/       OPC_MoveChild, 0,
/*20936*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20939*/       OPC_MoveParent,
/*20940*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20942*/       OPC_CheckType, MVT::v16i8,
/*20944*/       OPC_MoveParent,
/*20945*/       OPC_MoveParent,
/*20946*/       OPC_MoveParent,
/*20947*/       OPC_RecordChild1, // #1 = $Vn
/*20948*/       OPC_CheckType, MVT::v4i32,
/*20950*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20952*/       OPC_EmitInteger, MVT::i32, 14, 
/*20955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20969*/     /*Scope*/ 46, /*->21016*/
/*20970*/       OPC_MoveChild, 0,
/*20972*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20975*/       OPC_MoveChild, 0,
/*20977*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20980*/       OPC_MoveChild, 0,
/*20982*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20985*/       OPC_MoveParent,
/*20986*/       OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*20988*/       OPC_CheckType, MVT::v16i8,
/*20990*/       OPC_MoveParent,
/*20991*/       OPC_MoveParent,
/*20992*/       OPC_RecordChild1, // #0 = $Vm
/*20993*/       OPC_MoveParent,
/*20994*/       OPC_RecordChild1, // #1 = $Vn
/*20995*/       OPC_CheckType, MVT::v4i32,
/*20997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20999*/       OPC_EmitInteger, MVT::i32, 14, 
/*21002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*21016*/     0, /*End of Scope*/
/*21017*/   /*Scope*/ 46, /*->21064*/
/*21018*/     OPC_RecordChild0, // #0 = $Vn
/*21019*/     OPC_RecordChild1, // #1 = $Vm
/*21020*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->21042
/*21023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21025*/       OPC_EmitInteger, MVT::i32, 14, 
/*21028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->21063
/*21044*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21046*/       OPC_EmitInteger, MVT::i32, 14, 
/*21049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*21064*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21828
/*21069*/   OPC_Scope, 38|128,3/*422*/, /*->21494*/ // 5 children in Scope
/*21072*/     OPC_MoveChild, 0,
/*21074*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21461
/*21079*/       OPC_Scope, 57, /*->21138*/ // 6 children in Scope
/*21081*/         OPC_RecordChild0, // #0 = $a
/*21082*/         OPC_MoveChild, 1,
/*21084*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21087*/         OPC_MoveChild, 0,
/*21089*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21092*/         OPC_RecordChild0, // #1 = $b
/*21093*/         OPC_MoveChild, 1,
/*21095*/         OPC_CheckInteger, 16, 
/*21097*/         OPC_CheckType, MVT::i32,
/*21099*/         OPC_MoveParent,
/*21100*/         OPC_MoveParent,
/*21101*/         OPC_MoveChild, 1,
/*21103*/         OPC_CheckInteger, 16, 
/*21105*/         OPC_CheckType, MVT::i32,
/*21107*/         OPC_MoveParent,
/*21108*/         OPC_MoveParent,
/*21109*/         OPC_MoveParent,
/*21110*/         OPC_MoveChild, 1,
/*21112*/         OPC_CheckInteger, 16, 
/*21114*/         OPC_CheckType, MVT::i32,
/*21116*/         OPC_MoveParent,
/*21117*/         OPC_CheckType, MVT::i32,
/*21119*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21121*/         OPC_EmitInteger, MVT::i32, 14, 
/*21124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21138*/       /*Scope*/ 57, /*->21196*/
/*21139*/         OPC_MoveChild, 0,
/*21141*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21144*/         OPC_MoveChild, 0,
/*21146*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21149*/         OPC_RecordChild0, // #0 = $b
/*21150*/         OPC_MoveChild, 1,
/*21152*/         OPC_CheckInteger, 16, 
/*21154*/         OPC_CheckType, MVT::i32,
/*21156*/         OPC_MoveParent,
/*21157*/         OPC_MoveParent,
/*21158*/         OPC_MoveChild, 1,
/*21160*/         OPC_CheckInteger, 16, 
/*21162*/         OPC_CheckType, MVT::i32,
/*21164*/         OPC_MoveParent,
/*21165*/         OPC_MoveParent,
/*21166*/         OPC_RecordChild1, // #1 = $a
/*21167*/         OPC_MoveParent,
/*21168*/         OPC_MoveChild, 1,
/*21170*/         OPC_CheckInteger, 16, 
/*21172*/         OPC_CheckType, MVT::i32,
/*21174*/         OPC_MoveParent,
/*21175*/         OPC_CheckType, MVT::i32,
/*21177*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21179*/         OPC_EmitInteger, MVT::i32, 14, 
/*21182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21196*/       /*Scope*/ 67, /*->21264*/
/*21197*/         OPC_RecordChild0, // #0 = $Rn
/*21198*/         OPC_MoveChild, 1,
/*21200*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21203*/         OPC_RecordChild0, // #1 = $Rm
/*21204*/         OPC_MoveChild, 1,
/*21206*/         OPC_CheckInteger, 16, 
/*21208*/         OPC_CheckType, MVT::i32,
/*21210*/         OPC_MoveParent,
/*21211*/         OPC_MoveParent,
/*21212*/         OPC_MoveParent,
/*21213*/         OPC_MoveChild, 1,
/*21215*/         OPC_CheckInteger, 16, 
/*21217*/         OPC_CheckType, MVT::i32,
/*21219*/         OPC_MoveParent,
/*21220*/         OPC_CheckType, MVT::i32,
/*21222*/         OPC_Scope, 19, /*->21243*/ // 2 children in Scope
/*21224*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21226*/           OPC_EmitInteger, MVT::i32, 14, 
/*21229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21243*/         /*Scope*/ 19, /*->21263*/
/*21244*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21246*/           OPC_EmitInteger, MVT::i32, 14, 
/*21249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21252*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21263*/         0, /*End of Scope*/
/*21264*/       /*Scope*/ 67, /*->21332*/
/*21265*/         OPC_MoveChild, 0,
/*21267*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21270*/         OPC_RecordChild0, // #0 = $Rm
/*21271*/         OPC_MoveChild, 1,
/*21273*/         OPC_CheckInteger, 16, 
/*21275*/         OPC_CheckType, MVT::i32,
/*21277*/         OPC_MoveParent,
/*21278*/         OPC_MoveParent,
/*21279*/         OPC_RecordChild1, // #1 = $Rn
/*21280*/         OPC_MoveParent,
/*21281*/         OPC_MoveChild, 1,
/*21283*/         OPC_CheckInteger, 16, 
/*21285*/         OPC_CheckType, MVT::i32,
/*21287*/         OPC_MoveParent,
/*21288*/         OPC_CheckType, MVT::i32,
/*21290*/         OPC_Scope, 19, /*->21311*/ // 2 children in Scope
/*21292*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21294*/           OPC_EmitInteger, MVT::i32, 14, 
/*21297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21311*/         /*Scope*/ 19, /*->21331*/
/*21312*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21314*/           OPC_EmitInteger, MVT::i32, 14, 
/*21317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21320*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21331*/         0, /*End of Scope*/
/*21332*/       /*Scope*/ 63, /*->21396*/
/*21333*/         OPC_RecordChild0, // #0 = $Rn
/*21334*/         OPC_MoveChild, 1,
/*21336*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21339*/         OPC_RecordChild0, // #1 = $Rm
/*21340*/         OPC_MoveChild, 1,
/*21342*/         OPC_CheckValueType, MVT::i16,
/*21344*/         OPC_MoveParent,
/*21345*/         OPC_MoveParent,
/*21346*/         OPC_MoveParent,
/*21347*/         OPC_MoveChild, 1,
/*21349*/         OPC_CheckInteger, 16, 
/*21351*/         OPC_CheckType, MVT::i32,
/*21353*/         OPC_MoveParent,
/*21354*/         OPC_Scope, 19, /*->21375*/ // 2 children in Scope
/*21356*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21358*/           OPC_EmitInteger, MVT::i32, 14, 
/*21361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21375*/         /*Scope*/ 19, /*->21395*/
/*21376*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21378*/           OPC_EmitInteger, MVT::i32, 14, 
/*21381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21395*/         0, /*End of Scope*/
/*21396*/       /*Scope*/ 63, /*->21460*/
/*21397*/         OPC_MoveChild, 0,
/*21399*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21402*/         OPC_RecordChild0, // #0 = $Rm
/*21403*/         OPC_MoveChild, 1,
/*21405*/         OPC_CheckValueType, MVT::i16,
/*21407*/         OPC_MoveParent,
/*21408*/         OPC_MoveParent,
/*21409*/         OPC_RecordChild1, // #1 = $Rn
/*21410*/         OPC_MoveParent,
/*21411*/         OPC_MoveChild, 1,
/*21413*/         OPC_CheckInteger, 16, 
/*21415*/         OPC_CheckType, MVT::i32,
/*21417*/         OPC_MoveParent,
/*21418*/         OPC_Scope, 19, /*->21439*/ // 2 children in Scope
/*21420*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21422*/           OPC_EmitInteger, MVT::i32, 14, 
/*21425*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21428*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21439*/         /*Scope*/ 19, /*->21459*/
/*21440*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21442*/           OPC_EmitInteger, MVT::i32, 14, 
/*21445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21459*/         0, /*End of Scope*/
/*21460*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21493
/*21464*/       OPC_RecordChild0, // #0 = $Rm
/*21465*/       OPC_MoveParent,
/*21466*/       OPC_MoveChild, 1,
/*21468*/       OPC_CheckInteger, 16, 
/*21470*/       OPC_CheckType, MVT::i32,
/*21472*/       OPC_MoveParent,
/*21473*/       OPC_CheckType, MVT::i32,
/*21475*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21477*/       OPC_EmitInteger, MVT::i32, 14, 
/*21480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21494*/   /*Scope*/ 30, /*->21525*/
/*21495*/     OPC_RecordNode, // #0 = $src
/*21496*/     OPC_CheckType, MVT::i32,
/*21498*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21500*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21503*/     OPC_EmitInteger, MVT::i32, 14, 
/*21506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21525*/   /*Scope*/ 8|128,1/*136*/, /*->21663*/
/*21527*/     OPC_MoveChild, 0,
/*21529*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21608
/*21533*/       OPC_RecordChild0, // #0 = $a
/*21534*/       OPC_Scope, 35, /*->21571*/ // 2 children in Scope
/*21536*/         OPC_RecordChild1, // #1 = $b
/*21537*/         OPC_MoveChild, 1,
/*21539*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21541*/         OPC_MoveParent,
/*21542*/         OPC_MoveParent,
/*21543*/         OPC_MoveChild, 1,
/*21545*/         OPC_CheckInteger, 16, 
/*21547*/         OPC_CheckType, MVT::i32,
/*21549*/         OPC_MoveParent,
/*21550*/         OPC_CheckType, MVT::i32,
/*21552*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21554*/         OPC_EmitInteger, MVT::i32, 14, 
/*21557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21571*/       /*Scope*/ 35, /*->21607*/
/*21572*/         OPC_MoveChild, 0,
/*21574*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21576*/         OPC_MoveParent,
/*21577*/         OPC_RecordChild1, // #1 = $a
/*21578*/         OPC_MoveParent,
/*21579*/         OPC_MoveChild, 1,
/*21581*/         OPC_CheckInteger, 16, 
/*21583*/         OPC_CheckType, MVT::i32,
/*21585*/         OPC_MoveParent,
/*21586*/         OPC_CheckType, MVT::i32,
/*21588*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21590*/         OPC_EmitInteger, MVT::i32, 14, 
/*21593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21607*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21662
/*21611*/       OPC_RecordChild0, // #0 = $Rm
/*21612*/       OPC_MoveParent,
/*21613*/       OPC_MoveChild, 1,
/*21615*/       OPC_CheckInteger, 16, 
/*21617*/       OPC_CheckType, MVT::i32,
/*21619*/       OPC_MoveParent,
/*21620*/       OPC_CheckType, MVT::i32,
/*21622*/       OPC_Scope, 18, /*->21642*/ // 2 children in Scope
/*21624*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21626*/         OPC_EmitInteger, MVT::i32, 14, 
/*21629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21642*/       /*Scope*/ 18, /*->21661*/
/*21643*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21645*/         OPC_EmitInteger, MVT::i32, 14, 
/*21648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21661*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21663*/   /*Scope*/ 29, /*->21693*/
/*21664*/     OPC_RecordNode, // #0 = $src
/*21665*/     OPC_CheckType, MVT::i32,
/*21667*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21669*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21672*/     OPC_EmitInteger, MVT::i32, 14, 
/*21675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21678*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21681*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21693*/   /*Scope*/ 4|128,1/*132*/, /*->21827*/
/*21695*/     OPC_RecordChild0, // #0 = $Rm
/*21696*/     OPC_RecordChild1, // #1 = $imm5
/*21697*/     OPC_Scope, 72, /*->21771*/ // 2 children in Scope
/*21699*/       OPC_MoveChild, 1,
/*21701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21704*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*21706*/       OPC_CheckType, MVT::i32,
/*21708*/       OPC_MoveParent,
/*21709*/       OPC_CheckType, MVT::i32,
/*21711*/       OPC_Scope, 28, /*->21741*/ // 2 children in Scope
/*21713*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21715*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21718*/         OPC_EmitConvertToTarget, 1,
/*21720*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21723*/         OPC_EmitInteger, MVT::i32, 14, 
/*21726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21741*/       /*Scope*/ 28, /*->21770*/
/*21742*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21744*/         OPC_EmitConvertToTarget, 1,
/*21746*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21749*/         OPC_EmitInteger, MVT::i32, 14, 
/*21752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21770*/       0, /*End of Scope*/
/*21771*/     /*Scope*/ 54, /*->21826*/
/*21772*/       OPC_CheckChild1Type, MVT::i32,
/*21774*/       OPC_CheckType, MVT::i32,
/*21776*/       OPC_Scope, 23, /*->21801*/ // 2 children in Scope
/*21778*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21780*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21783*/         OPC_EmitInteger, MVT::i32, 14, 
/*21786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21801*/       /*Scope*/ 23, /*->21825*/
/*21802*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21804*/         OPC_EmitInteger, MVT::i32, 14, 
/*21807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21825*/       0, /*End of Scope*/
/*21826*/     0, /*End of Scope*/
/*21827*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33|128,5/*673*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22505
/*21832*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21833*/   OPC_MoveChild, 1,
/*21835*/   OPC_Scope, 119, /*->21956*/ // 8 children in Scope
/*21837*/     OPC_CheckInteger, 10, 
/*21839*/     OPC_MoveParent,
/*21840*/     OPC_RecordChild2, // #1 = $cop
/*21841*/     OPC_MoveChild, 2,
/*21843*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21846*/     OPC_MoveParent,
/*21847*/     OPC_RecordChild3, // #2 = $opc1
/*21848*/     OPC_MoveChild, 3,
/*21850*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21853*/     OPC_MoveParent,
/*21854*/     OPC_RecordChild4, // #3 = $CRd
/*21855*/     OPC_MoveChild, 4,
/*21857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21860*/     OPC_MoveParent,
/*21861*/     OPC_RecordChild5, // #4 = $CRn
/*21862*/     OPC_MoveChild, 5,
/*21864*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21867*/     OPC_MoveParent,
/*21868*/     OPC_RecordChild6, // #5 = $CRm
/*21869*/     OPC_MoveChild, 6,
/*21871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21874*/     OPC_MoveParent,
/*21875*/     OPC_RecordChild7, // #6 = $opc2
/*21876*/     OPC_MoveChild, 7,
/*21878*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21881*/     OPC_MoveParent,
/*21882*/     OPC_Scope, 35, /*->21919*/ // 2 children in Scope
/*21884*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21886*/       OPC_EmitMergeInputChains1_0,
/*21887*/       OPC_EmitConvertToTarget, 1,
/*21889*/       OPC_EmitConvertToTarget, 2,
/*21891*/       OPC_EmitConvertToTarget, 3,
/*21893*/       OPC_EmitConvertToTarget, 4,
/*21895*/       OPC_EmitConvertToTarget, 5,
/*21897*/       OPC_EmitConvertToTarget, 6,
/*21899*/       OPC_EmitInteger, MVT::i32, 14, 
/*21902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21919*/     /*Scope*/ 35, /*->21955*/
/*21920*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21922*/       OPC_EmitMergeInputChains1_0,
/*21923*/       OPC_EmitConvertToTarget, 1,
/*21925*/       OPC_EmitConvertToTarget, 2,
/*21927*/       OPC_EmitConvertToTarget, 3,
/*21929*/       OPC_EmitConvertToTarget, 4,
/*21931*/       OPC_EmitConvertToTarget, 5,
/*21933*/       OPC_EmitConvertToTarget, 6,
/*21935*/       OPC_EmitInteger, MVT::i32, 14, 
/*21938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21955*/     0, /*End of Scope*/
/*21956*/   /*Scope*/ 111, /*->22068*/
/*21957*/     OPC_CheckInteger, 11, 
/*21959*/     OPC_MoveParent,
/*21960*/     OPC_RecordChild2, // #1 = $cop
/*21961*/     OPC_MoveChild, 2,
/*21963*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21966*/     OPC_MoveParent,
/*21967*/     OPC_RecordChild3, // #2 = $opc1
/*21968*/     OPC_MoveChild, 3,
/*21970*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21973*/     OPC_MoveParent,
/*21974*/     OPC_RecordChild4, // #3 = $CRd
/*21975*/     OPC_MoveChild, 4,
/*21977*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21980*/     OPC_MoveParent,
/*21981*/     OPC_RecordChild5, // #4 = $CRn
/*21982*/     OPC_MoveChild, 5,
/*21984*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21987*/     OPC_MoveParent,
/*21988*/     OPC_RecordChild6, // #5 = $CRm
/*21989*/     OPC_MoveChild, 6,
/*21991*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21994*/     OPC_MoveParent,
/*21995*/     OPC_RecordChild7, // #6 = $opc2
/*21996*/     OPC_MoveChild, 7,
/*21998*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22001*/     OPC_MoveParent,
/*22002*/     OPC_Scope, 27, /*->22031*/ // 2 children in Scope
/*22004*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22006*/       OPC_EmitMergeInputChains1_0,
/*22007*/       OPC_EmitConvertToTarget, 1,
/*22009*/       OPC_EmitConvertToTarget, 2,
/*22011*/       OPC_EmitConvertToTarget, 3,
/*22013*/       OPC_EmitConvertToTarget, 4,
/*22015*/       OPC_EmitConvertToTarget, 5,
/*22017*/       OPC_EmitConvertToTarget, 6,
/*22019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22031*/     /*Scope*/ 35, /*->22067*/
/*22032*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22034*/       OPC_EmitMergeInputChains1_0,
/*22035*/       OPC_EmitConvertToTarget, 1,
/*22037*/       OPC_EmitConvertToTarget, 2,
/*22039*/       OPC_EmitConvertToTarget, 3,
/*22041*/       OPC_EmitConvertToTarget, 4,
/*22043*/       OPC_EmitConvertToTarget, 5,
/*22045*/       OPC_EmitConvertToTarget, 6,
/*22047*/       OPC_EmitInteger, MVT::i32, 14, 
/*22050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22067*/     0, /*End of Scope*/
/*22068*/   /*Scope*/ 109, /*->22178*/
/*22069*/     OPC_CheckInteger, 16, 
/*22071*/     OPC_MoveParent,
/*22072*/     OPC_RecordChild2, // #1 = $cop
/*22073*/     OPC_MoveChild, 2,
/*22075*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22078*/     OPC_MoveParent,
/*22079*/     OPC_RecordChild3, // #2 = $opc1
/*22080*/     OPC_MoveChild, 3,
/*22082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22085*/     OPC_MoveParent,
/*22086*/     OPC_RecordChild4, // #3 = $Rt
/*22087*/     OPC_RecordChild5, // #4 = $CRn
/*22088*/     OPC_MoveChild, 5,
/*22090*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22093*/     OPC_MoveParent,
/*22094*/     OPC_RecordChild6, // #5 = $CRm
/*22095*/     OPC_MoveChild, 6,
/*22097*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22100*/     OPC_MoveParent,
/*22101*/     OPC_RecordChild7, // #6 = $opc2
/*22102*/     OPC_MoveChild, 7,
/*22104*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22107*/     OPC_MoveParent,
/*22108*/     OPC_Scope, 33, /*->22143*/ // 2 children in Scope
/*22110*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22112*/       OPC_EmitMergeInputChains1_0,
/*22113*/       OPC_EmitConvertToTarget, 1,
/*22115*/       OPC_EmitConvertToTarget, 2,
/*22117*/       OPC_EmitConvertToTarget, 4,
/*22119*/       OPC_EmitConvertToTarget, 5,
/*22121*/       OPC_EmitConvertToTarget, 6,
/*22123*/       OPC_EmitInteger, MVT::i32, 14, 
/*22126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22143*/     /*Scope*/ 33, /*->22177*/
/*22144*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22146*/       OPC_EmitMergeInputChains1_0,
/*22147*/       OPC_EmitConvertToTarget, 1,
/*22149*/       OPC_EmitConvertToTarget, 2,
/*22151*/       OPC_EmitConvertToTarget, 4,
/*22153*/       OPC_EmitConvertToTarget, 5,
/*22155*/       OPC_EmitConvertToTarget, 6,
/*22157*/       OPC_EmitInteger, MVT::i32, 14, 
/*22160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22177*/     0, /*End of Scope*/
/*22178*/   /*Scope*/ 101, /*->22280*/
/*22179*/     OPC_CheckInteger, 17, 
/*22181*/     OPC_MoveParent,
/*22182*/     OPC_RecordChild2, // #1 = $cop
/*22183*/     OPC_MoveChild, 2,
/*22185*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22188*/     OPC_MoveParent,
/*22189*/     OPC_RecordChild3, // #2 = $opc1
/*22190*/     OPC_MoveChild, 3,
/*22192*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22195*/     OPC_MoveParent,
/*22196*/     OPC_RecordChild4, // #3 = $Rt
/*22197*/     OPC_RecordChild5, // #4 = $CRn
/*22198*/     OPC_MoveChild, 5,
/*22200*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22203*/     OPC_MoveParent,
/*22204*/     OPC_RecordChild6, // #5 = $CRm
/*22205*/     OPC_MoveChild, 6,
/*22207*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22210*/     OPC_MoveParent,
/*22211*/     OPC_RecordChild7, // #6 = $opc2
/*22212*/     OPC_MoveChild, 7,
/*22214*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22217*/     OPC_MoveParent,
/*22218*/     OPC_Scope, 25, /*->22245*/ // 2 children in Scope
/*22220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22222*/       OPC_EmitMergeInputChains1_0,
/*22223*/       OPC_EmitConvertToTarget, 1,
/*22225*/       OPC_EmitConvertToTarget, 2,
/*22227*/       OPC_EmitConvertToTarget, 4,
/*22229*/       OPC_EmitConvertToTarget, 5,
/*22231*/       OPC_EmitConvertToTarget, 6,
/*22233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22245*/     /*Scope*/ 33, /*->22279*/
/*22246*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22248*/       OPC_EmitMergeInputChains1_0,
/*22249*/       OPC_EmitConvertToTarget, 1,
/*22251*/       OPC_EmitConvertToTarget, 2,
/*22253*/       OPC_EmitConvertToTarget, 4,
/*22255*/       OPC_EmitConvertToTarget, 5,
/*22257*/       OPC_EmitConvertToTarget, 6,
/*22259*/       OPC_EmitInteger, MVT::i32, 14, 
/*22262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22279*/     0, /*End of Scope*/
/*22280*/   /*Scope*/ 86, /*->22367*/
/*22281*/     OPC_CheckInteger, 18, 
/*22283*/     OPC_MoveParent,
/*22284*/     OPC_RecordChild2, // #1 = $cop
/*22285*/     OPC_MoveChild, 2,
/*22287*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22290*/     OPC_MoveParent,
/*22291*/     OPC_RecordChild3, // #2 = $opc1
/*22292*/     OPC_MoveChild, 3,
/*22294*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22297*/     OPC_MoveParent,
/*22298*/     OPC_RecordChild4, // #3 = $Rt
/*22299*/     OPC_RecordChild5, // #4 = $Rt2
/*22300*/     OPC_RecordChild6, // #5 = $CRm
/*22301*/     OPC_MoveChild, 6,
/*22303*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22306*/     OPC_MoveParent,
/*22307*/     OPC_Scope, 28, /*->22337*/ // 2 children in Scope
/*22309*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22311*/       OPC_EmitMergeInputChains1_0,
/*22312*/       OPC_EmitConvertToTarget, 1,
/*22314*/       OPC_EmitConvertToTarget, 2,
/*22316*/       OPC_EmitConvertToTarget, 5,
/*22318*/       OPC_EmitInteger, MVT::i32, 14, 
/*22321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22337*/     /*Scope*/ 28, /*->22366*/
/*22338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22340*/       OPC_EmitMergeInputChains1_0,
/*22341*/       OPC_EmitConvertToTarget, 1,
/*22343*/       OPC_EmitConvertToTarget, 2,
/*22345*/       OPC_EmitConvertToTarget, 5,
/*22347*/       OPC_EmitInteger, MVT::i32, 14, 
/*22350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22366*/     0, /*End of Scope*/
/*22367*/   /*Scope*/ 78, /*->22446*/
/*22368*/     OPC_CheckInteger, 19, 
/*22370*/     OPC_MoveParent,
/*22371*/     OPC_RecordChild2, // #1 = $cop
/*22372*/     OPC_MoveChild, 2,
/*22374*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22377*/     OPC_MoveParent,
/*22378*/     OPC_RecordChild3, // #2 = $opc1
/*22379*/     OPC_MoveChild, 3,
/*22381*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22384*/     OPC_MoveParent,
/*22385*/     OPC_RecordChild4, // #3 = $Rt
/*22386*/     OPC_RecordChild5, // #4 = $Rt2
/*22387*/     OPC_RecordChild6, // #5 = $CRm
/*22388*/     OPC_MoveChild, 6,
/*22390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22393*/     OPC_MoveParent,
/*22394*/     OPC_Scope, 20, /*->22416*/ // 2 children in Scope
/*22396*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22398*/       OPC_EmitMergeInputChains1_0,
/*22399*/       OPC_EmitConvertToTarget, 1,
/*22401*/       OPC_EmitConvertToTarget, 2,
/*22403*/       OPC_EmitConvertToTarget, 5,
/*22405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22416*/     /*Scope*/ 28, /*->22445*/
/*22417*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22419*/       OPC_EmitMergeInputChains1_0,
/*22420*/       OPC_EmitConvertToTarget, 1,
/*22422*/       OPC_EmitConvertToTarget, 2,
/*22424*/       OPC_EmitConvertToTarget, 5,
/*22426*/       OPC_EmitInteger, MVT::i32, 14, 
/*22429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22445*/     0, /*End of Scope*/
/*22446*/   /*Scope*/ 33, /*->22480*/
/*22447*/     OPC_CheckInteger, 12, 
/*22449*/     OPC_MoveParent,
/*22450*/     OPC_Scope, 9, /*->22461*/ // 2 children in Scope
/*22452*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22454*/       OPC_EmitMergeInputChains1_0,
/*22455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (CLREX)
/*22461*/     /*Scope*/ 17, /*->22479*/
/*22462*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22464*/       OPC_EmitMergeInputChains1_0,
/*22465*/       OPC_EmitInteger, MVT::i32, 14, 
/*22468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (t2CLREX)
/*22479*/     0, /*End of Scope*/
/*22480*/   /*Scope*/ 23, /*->22504*/
/*22481*/     OPC_CheckInteger, 16|128,1/*144*/, 
/*22484*/     OPC_MoveParent,
/*22485*/     OPC_RecordChild2, // #1 = $src
/*22486*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22488*/     OPC_EmitMergeInputChains1_0,
/*22489*/     OPC_EmitInteger, MVT::i32, 14, 
/*22492*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22495*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 144:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22504*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40|128,3/*424*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22933
/*22509*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22510*/   OPC_Scope, 94|128,2/*350*/, /*->22863*/ // 2 children in Scope
/*22513*/     OPC_RecordChild1, // #1 = $shift
/*22514*/     OPC_CheckChild1Type, MVT::i32,
/*22516*/     OPC_MoveChild, 2,
/*22518*/     OPC_CheckType, MVT::i32,
/*22520*/     OPC_Scope, 22|128,1/*150*/, /*->22673*/ // 2 children in Scope
/*22523*/       OPC_CheckInteger, 1, 
/*22525*/       OPC_MoveParent,
/*22526*/       OPC_MoveChild, 3,
/*22528*/       OPC_Scope, 34, /*->22564*/ // 2 children in Scope
/*22530*/         OPC_CheckInteger, 1, 
/*22532*/         OPC_MoveParent,
/*22533*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22535*/         OPC_Scope, 13, /*->22550*/ // 2 children in Scope
/*22537*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22540*/           OPC_EmitMergeInputChains1_0,
/*22541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22550*/         /*Scope*/ 12, /*->22563*/
/*22551*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22554*/           OPC_EmitMergeInputChains1_0,
/*22555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22563*/         0, /*End of Scope*/
/*22564*/       /*Scope*/ 107, /*->22672*/
/*22565*/         OPC_CheckInteger, 0, 
/*22567*/         OPC_MoveParent,
/*22568*/         OPC_Scope, 15, /*->22585*/ // 4 children in Scope
/*22570*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22572*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22575*/           OPC_EmitMergeInputChains1_0,
/*22576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22585*/         /*Scope*/ 23, /*->22609*/
/*22586*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22588*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22591*/           OPC_EmitMergeInputChains1_0,
/*22592*/           OPC_EmitInteger, MVT::i32, 14, 
/*22595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22609*/         /*Scope*/ 14, /*->22624*/
/*22610*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22612*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22615*/           OPC_EmitMergeInputChains1_0,
/*22616*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22624*/         /*Scope*/ 46, /*->22671*/
/*22625*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22627*/           OPC_Scope, 20, /*->22649*/ // 2 children in Scope
/*22629*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22632*/             OPC_EmitMergeInputChains1_0,
/*22633*/             OPC_EmitInteger, MVT::i32, 14, 
/*22636*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22639*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22649*/           /*Scope*/ 20, /*->22670*/
/*22650*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22653*/             OPC_EmitMergeInputChains1_0,
/*22654*/             OPC_EmitInteger, MVT::i32, 14, 
/*22657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22660*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22670*/           0, /*End of Scope*/
/*22671*/         0, /*End of Scope*/
/*22672*/       0, /*End of Scope*/
/*22673*/     /*Scope*/ 59|128,1/*187*/, /*->22862*/
/*22675*/       OPC_CheckInteger, 0, 
/*22677*/       OPC_MoveParent,
/*22678*/       OPC_MoveChild, 3,
/*22680*/       OPC_Scope, 107, /*->22789*/ // 2 children in Scope
/*22682*/         OPC_CheckInteger, 1, 
/*22684*/         OPC_MoveParent,
/*22685*/         OPC_Scope, 15, /*->22702*/ // 4 children in Scope
/*22687*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22689*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22692*/           OPC_EmitMergeInputChains1_0,
/*22693*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22702*/         /*Scope*/ 23, /*->22726*/
/*22703*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22705*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22708*/           OPC_EmitMergeInputChains1_0,
/*22709*/           OPC_EmitInteger, MVT::i32, 14, 
/*22712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22726*/         /*Scope*/ 14, /*->22741*/
/*22727*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22729*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22732*/           OPC_EmitMergeInputChains1_0,
/*22733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22741*/         /*Scope*/ 46, /*->22788*/
/*22742*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22744*/           OPC_Scope, 20, /*->22766*/ // 2 children in Scope
/*22746*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22749*/             OPC_EmitMergeInputChains1_0,
/*22750*/             OPC_EmitInteger, MVT::i32, 14, 
/*22753*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22756*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22766*/           /*Scope*/ 20, /*->22787*/
/*22767*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22770*/             OPC_EmitMergeInputChains1_0,
/*22771*/             OPC_EmitInteger, MVT::i32, 14, 
/*22774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22777*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22787*/           0, /*End of Scope*/
/*22788*/         0, /*End of Scope*/
/*22789*/       /*Scope*/ 71, /*->22861*/
/*22790*/         OPC_CheckInteger, 0, 
/*22792*/         OPC_MoveParent,
/*22793*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22795*/         OPC_Scope, 21, /*->22818*/ // 3 children in Scope
/*22797*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22800*/           OPC_EmitMergeInputChains1_0,
/*22801*/           OPC_EmitInteger, MVT::i32, 14, 
/*22804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22807*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22818*/         /*Scope*/ 20, /*->22839*/
/*22819*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22822*/           OPC_EmitMergeInputChains1_0,
/*22823*/           OPC_EmitInteger, MVT::i32, 14, 
/*22826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22839*/         /*Scope*/ 20, /*->22860*/
/*22840*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22843*/           OPC_EmitMergeInputChains1_0,
/*22844*/           OPC_EmitInteger, MVT::i32, 14, 
/*22847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22860*/         0, /*End of Scope*/
/*22861*/       0, /*End of Scope*/
/*22862*/     0, /*End of Scope*/
/*22863*/   /*Scope*/ 68, /*->22932*/
/*22864*/     OPC_MoveChild, 1,
/*22866*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22869*/     OPC_RecordChild0, // #1 = $addr
/*22870*/     OPC_MoveChild, 0,
/*22872*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22875*/     OPC_MoveParent,
/*22876*/     OPC_MoveParent,
/*22877*/     OPC_MoveChild, 2,
/*22879*/     OPC_CheckInteger, 0, 
/*22881*/     OPC_CheckType, MVT::i32,
/*22883*/     OPC_MoveParent,
/*22884*/     OPC_MoveChild, 3,
/*22886*/     OPC_Scope, 21, /*->22909*/ // 2 children in Scope
/*22888*/       OPC_CheckInteger, 0, 
/*22890*/       OPC_MoveParent,
/*22891*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22893*/       OPC_EmitMergeInputChains1_0,
/*22894*/       OPC_EmitInteger, MVT::i32, 14, 
/*22897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22909*/     /*Scope*/ 21, /*->22931*/
/*22910*/       OPC_CheckInteger, 1, 
/*22912*/       OPC_MoveParent,
/*22913*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22915*/       OPC_EmitMergeInputChains1_0,
/*22916*/       OPC_EmitInteger, MVT::i32, 14, 
/*22919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22931*/     0, /*End of Scope*/
/*22932*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->23084
/*22937*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22938*/   OPC_Scope, 93, /*->23033*/ // 2 children in Scope
/*22940*/     OPC_MoveChild, 1,
/*22942*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22995
/*22946*/       OPC_RecordMemRef,
/*22947*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22948*/       OPC_CheckFoldableChainNode,
/*22949*/       OPC_RecordChild1, // #2 = $target
/*22950*/       OPC_CheckChild1Type, MVT::i32,
/*22952*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*22954*/       OPC_CheckPredicate, 30, // Predicate_load
/*22956*/       OPC_CheckType, MVT::i32,
/*22958*/       OPC_MoveParent,
/*22959*/       OPC_RecordChild2, // #3 = $jt
/*22960*/       OPC_MoveChild, 2,
/*22962*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22965*/       OPC_MoveParent,
/*22966*/       OPC_RecordChild3, // #4 = $id
/*22967*/       OPC_MoveChild, 3,
/*22969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22972*/       OPC_MoveParent,
/*22973*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22975*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22978*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22982*/       OPC_EmitConvertToTarget, 4,
/*22984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->23032
/*22998*/       OPC_RecordChild0, // #1 = $target
/*22999*/       OPC_RecordChild1, // #2 = $idx
/*23000*/       OPC_CheckType, MVT::i32,
/*23002*/       OPC_MoveParent,
/*23003*/       OPC_RecordChild2, // #3 = $jt
/*23004*/       OPC_MoveChild, 2,
/*23006*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23009*/       OPC_MoveParent,
/*23010*/       OPC_RecordChild3, // #4 = $id
/*23011*/       OPC_MoveChild, 3,
/*23013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23016*/       OPC_MoveParent,
/*23017*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23019*/       OPC_EmitMergeInputChains1_0,
/*23020*/       OPC_EmitConvertToTarget, 4,
/*23022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*23033*/   /*Scope*/ 49, /*->23083*/
/*23034*/     OPC_RecordChild1, // #1 = $target
/*23035*/     OPC_CheckChild1Type, MVT::i32,
/*23037*/     OPC_RecordChild2, // #2 = $jt
/*23038*/     OPC_MoveChild, 2,
/*23040*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23043*/     OPC_MoveParent,
/*23044*/     OPC_RecordChild3, // #3 = $id
/*23045*/     OPC_MoveChild, 3,
/*23047*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23050*/     OPC_MoveParent,
/*23051*/     OPC_Scope, 14, /*->23067*/ // 2 children in Scope
/*23053*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23055*/       OPC_EmitMergeInputChains1_0,
/*23056*/       OPC_EmitConvertToTarget, 3,
/*23058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23067*/     /*Scope*/ 14, /*->23082*/
/*23068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23070*/       OPC_EmitMergeInputChains1_0,
/*23071*/       OPC_EmitConvertToTarget, 3,
/*23073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23082*/     0, /*End of Scope*/
/*23083*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 21|128,17/*2197*/,  TARGET_VAL(ISD::STORE),// ->25285
/*23088*/   OPC_RecordMemRef,
/*23089*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*23090*/   OPC_Scope, 85|128,2/*341*/, /*->23434*/ // 4 children in Scope
/*23093*/     OPC_MoveChild, 1,
/*23095*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23319
/*23100*/       OPC_RecordChild0, // #1 = $Vd
/*23101*/       OPC_Scope, 53, /*->23156*/ // 4 children in Scope
/*23103*/         OPC_CheckChild0Type, MVT::v8i8,
/*23105*/         OPC_RecordChild1, // #2 = $lane
/*23106*/         OPC_MoveChild, 1,
/*23108*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23111*/         OPC_MoveParent,
/*23112*/         OPC_MoveParent,
/*23113*/         OPC_RecordChild2, // #3 = $Rn
/*23114*/         OPC_RecordChild3, // #4 = $Rm
/*23115*/         OPC_CheckChild3Type, MVT::i32,
/*23117*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23119*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23121*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23123*/         OPC_CheckType, MVT::i32,
/*23125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23127*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23130*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23133*/         OPC_EmitMergeInputChains1_0,
/*23134*/         OPC_EmitConvertToTarget, 2,
/*23136*/         OPC_EmitInteger, MVT::i32, 14, 
/*23139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23156*/       /*Scope*/ 53, /*->23210*/
/*23157*/         OPC_CheckChild0Type, MVT::v4i16,
/*23159*/         OPC_RecordChild1, // #2 = $lane
/*23160*/         OPC_MoveChild, 1,
/*23162*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23165*/         OPC_MoveParent,
/*23166*/         OPC_MoveParent,
/*23167*/         OPC_RecordChild2, // #3 = $Rn
/*23168*/         OPC_RecordChild3, // #4 = $Rm
/*23169*/         OPC_CheckChild3Type, MVT::i32,
/*23171*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23173*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23175*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23177*/         OPC_CheckType, MVT::i32,
/*23179*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23181*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23184*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23187*/         OPC_EmitMergeInputChains1_0,
/*23188*/         OPC_EmitConvertToTarget, 2,
/*23190*/         OPC_EmitInteger, MVT::i32, 14, 
/*23193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23210*/       /*Scope*/ 53, /*->23264*/
/*23211*/         OPC_CheckChild0Type, MVT::v16i8,
/*23213*/         OPC_RecordChild1, // #2 = $lane
/*23214*/         OPC_MoveChild, 1,
/*23216*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23219*/         OPC_MoveParent,
/*23220*/         OPC_MoveParent,
/*23221*/         OPC_RecordChild2, // #3 = $addr
/*23222*/         OPC_RecordChild3, // #4 = $offset
/*23223*/         OPC_CheckChild3Type, MVT::i32,
/*23225*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23227*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23229*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23231*/         OPC_CheckType, MVT::i32,
/*23233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23235*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23238*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23241*/         OPC_EmitMergeInputChains1_0,
/*23242*/         OPC_EmitConvertToTarget, 2,
/*23244*/         OPC_EmitInteger, MVT::i32, 14, 
/*23247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*23264*/       /*Scope*/ 53, /*->23318*/
/*23265*/         OPC_CheckChild0Type, MVT::v8i16,
/*23267*/         OPC_RecordChild1, // #2 = $lane
/*23268*/         OPC_MoveChild, 1,
/*23270*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23273*/         OPC_MoveParent,
/*23274*/         OPC_MoveParent,
/*23275*/         OPC_RecordChild2, // #3 = $addr
/*23276*/         OPC_RecordChild3, // #4 = $offset
/*23277*/         OPC_CheckChild3Type, MVT::i32,
/*23279*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23281*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23283*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23285*/         OPC_CheckType, MVT::i32,
/*23287*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23289*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23292*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23295*/         OPC_EmitMergeInputChains1_0,
/*23296*/         OPC_EmitConvertToTarget, 2,
/*23298*/         OPC_EmitInteger, MVT::i32, 14, 
/*23301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*23318*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23433
/*23322*/       OPC_RecordChild0, // #1 = $Vd
/*23323*/       OPC_Scope, 53, /*->23378*/ // 2 children in Scope
/*23325*/         OPC_CheckChild0Type, MVT::v2i32,
/*23327*/         OPC_RecordChild1, // #2 = $lane
/*23328*/         OPC_MoveChild, 1,
/*23330*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23333*/         OPC_MoveParent,
/*23334*/         OPC_CheckType, MVT::i32,
/*23336*/         OPC_MoveParent,
/*23337*/         OPC_RecordChild2, // #3 = $Rn
/*23338*/         OPC_RecordChild3, // #4 = $Rm
/*23339*/         OPC_CheckChild3Type, MVT::i32,
/*23341*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23343*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23345*/         OPC_CheckType, MVT::i32,
/*23347*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23349*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23352*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23355*/         OPC_EmitMergeInputChains1_0,
/*23356*/         OPC_EmitConvertToTarget, 2,
/*23358*/         OPC_EmitInteger, MVT::i32, 14, 
/*23361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23378*/       /*Scope*/ 53, /*->23432*/
/*23379*/         OPC_CheckChild0Type, MVT::v4i32,
/*23381*/         OPC_RecordChild1, // #2 = $lane
/*23382*/         OPC_MoveChild, 1,
/*23384*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23387*/         OPC_MoveParent,
/*23388*/         OPC_CheckType, MVT::i32,
/*23390*/         OPC_MoveParent,
/*23391*/         OPC_RecordChild2, // #3 = $addr
/*23392*/         OPC_RecordChild3, // #4 = $offset
/*23393*/         OPC_CheckChild3Type, MVT::i32,
/*23395*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23397*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23399*/         OPC_CheckType, MVT::i32,
/*23401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23403*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23406*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23409*/         OPC_EmitMergeInputChains1_0,
/*23410*/         OPC_EmitConvertToTarget, 2,
/*23412*/         OPC_EmitInteger, MVT::i32, 14, 
/*23415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*23432*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23434*/   /*Scope*/ 85|128,4/*597*/, /*->24033*/
/*23436*/     OPC_RecordChild1, // #1 = $src
/*23437*/     OPC_CheckChild1Type, MVT::i32,
/*23439*/     OPC_RecordChild2, // #2 = $addr
/*23440*/     OPC_Scope, 89, /*->23531*/ // 2 children in Scope
/*23442*/       OPC_CheckChild2Type, MVT::i32,
/*23444*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23446*/       OPC_Scope, 25, /*->23473*/ // 2 children in Scope
/*23448*/         OPC_CheckPredicate, 38, // Predicate_store
/*23450*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23452*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23455*/         OPC_EmitMergeInputChains1_0,
/*23456*/         OPC_EmitInteger, MVT::i32, 14, 
/*23459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*23473*/       /*Scope*/ 56, /*->23530*/
/*23474*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23476*/         OPC_Scope, 25, /*->23503*/ // 2 children in Scope
/*23478*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23480*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23482*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23485*/           OPC_EmitMergeInputChains1_0,
/*23486*/           OPC_EmitInteger, MVT::i32, 14, 
/*23489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23492*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23503*/         /*Scope*/ 25, /*->23529*/
/*23504*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23506*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23508*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23511*/           OPC_EmitMergeInputChains1_0,
/*23512*/           OPC_EmitInteger, MVT::i32, 14, 
/*23515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23518*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23529*/         0, /*End of Scope*/
/*23530*/       0, /*End of Scope*/
/*23531*/     /*Scope*/ 115|128,3/*499*/, /*->24032*/
/*23533*/       OPC_RecordChild3, // #3 = $offset
/*23534*/       OPC_CheckChild3Type, MVT::i32,
/*23536*/       OPC_CheckType, MVT::i32,
/*23538*/       OPC_Scope, 59, /*->23599*/ // 8 children in Scope
/*23540*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23542*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23544*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23546*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23549*/         OPC_Scope, 23, /*->23574*/ // 2 children in Scope
/*23551*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23554*/           OPC_EmitMergeInputChains1_0,
/*23555*/           OPC_EmitInteger, MVT::i32, 14, 
/*23558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23561*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23574*/         /*Scope*/ 23, /*->23598*/
/*23575*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23578*/           OPC_EmitMergeInputChains1_0,
/*23579*/           OPC_EmitInteger, MVT::i32, 14, 
/*23582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23598*/         0, /*End of Scope*/
/*23599*/       /*Scope*/ 95, /*->23695*/
/*23600*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23602*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23604*/         OPC_Scope, 57, /*->23663*/ // 2 children in Scope
/*23606*/           OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23608*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23610*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23613*/           OPC_Scope, 23, /*->23638*/ // 2 children in Scope
/*23615*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23618*/             OPC_EmitMergeInputChains1_0,
/*23619*/             OPC_EmitInteger, MVT::i32, 14, 
/*23622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23625*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23638*/           /*Scope*/ 23, /*->23662*/
/*23639*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23642*/             OPC_EmitMergeInputChains1_0,
/*23643*/             OPC_EmitInteger, MVT::i32, 14, 
/*23646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23662*/           0, /*End of Scope*/
/*23663*/         /*Scope*/ 30, /*->23694*/
/*23664*/           OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23666*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23668*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23671*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23674*/           OPC_EmitMergeInputChains1_0,
/*23675*/           OPC_EmitInteger, MVT::i32, 14, 
/*23678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23694*/         0, /*End of Scope*/
/*23695*/       /*Scope*/ 31, /*->23727*/
/*23696*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23698*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23700*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23702*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23705*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23708*/         OPC_EmitMergeInputChains1_0,
/*23709*/         OPC_EmitInteger, MVT::i32, 14, 
/*23712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                  // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23727*/       /*Scope*/ 66, /*->23794*/
/*23728*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23730*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23732*/         OPC_Scope, 29, /*->23763*/ // 2 children in Scope
/*23734*/           OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23736*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23738*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23741*/           OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23744*/           OPC_EmitMergeInputChains1_0,
/*23745*/           OPC_EmitInteger, MVT::i32, 14, 
/*23748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23751*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                    // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23763*/         /*Scope*/ 29, /*->23793*/
/*23764*/           OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23766*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23768*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23771*/           OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23774*/           OPC_EmitMergeInputChains1_0,
/*23775*/           OPC_EmitInteger, MVT::i32, 14, 
/*23778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23781*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                    // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23793*/         0, /*End of Scope*/
/*23794*/       /*Scope*/ 56, /*->23851*/
/*23795*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23797*/         OPC_CheckPredicate, 42, // Predicate_pre_store
/*23799*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23801*/         OPC_Scope, 23, /*->23826*/ // 2 children in Scope
/*23803*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23806*/           OPC_EmitMergeInputChains1_0,
/*23807*/           OPC_EmitInteger, MVT::i32, 14, 
/*23810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                    // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23826*/         /*Scope*/ 23, /*->23850*/
/*23827*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23830*/           OPC_EmitMergeInputChains1_0,
/*23831*/           OPC_EmitInteger, MVT::i32, 14, 
/*23834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                    // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23850*/         0, /*End of Scope*/
/*23851*/       /*Scope*/ 89, /*->23941*/
/*23852*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23854*/         OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*23856*/         OPC_Scope, 54, /*->23912*/ // 2 children in Scope
/*23858*/           OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*23860*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23862*/           OPC_Scope, 23, /*->23887*/ // 2 children in Scope
/*23864*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23867*/             OPC_EmitMergeInputChains1_0,
/*23868*/             OPC_EmitInteger, MVT::i32, 14, 
/*23871*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23874*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23887*/           /*Scope*/ 23, /*->23911*/
/*23888*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23891*/             OPC_EmitMergeInputChains1_0,
/*23892*/             OPC_EmitInteger, MVT::i32, 14, 
/*23895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23911*/           0, /*End of Scope*/
/*23912*/         /*Scope*/ 27, /*->23940*/
/*23913*/           OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*23915*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23917*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*23920*/           OPC_EmitMergeInputChains1_0,
/*23921*/           OPC_EmitInteger, MVT::i32, 14, 
/*23924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23927*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                    // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*23940*/         0, /*End of Scope*/
/*23941*/       /*Scope*/ 28, /*->23970*/
/*23942*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23944*/         OPC_CheckPredicate, 42, // Predicate_pre_store
/*23946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23948*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*23951*/         OPC_EmitMergeInputChains1_0,
/*23952*/         OPC_EmitInteger, MVT::i32, 14, 
/*23955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                  // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                  // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23970*/       /*Scope*/ 60, /*->24031*/
/*23971*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23973*/         OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*23975*/         OPC_Scope, 26, /*->24003*/ // 2 children in Scope
/*23977*/           OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*23979*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23981*/           OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*23984*/           OPC_EmitMergeInputChains1_0,
/*23985*/           OPC_EmitInteger, MVT::i32, 14, 
/*23988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23991*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                    // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24003*/         /*Scope*/ 26, /*->24030*/
/*24004*/           OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*24006*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24008*/           OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24011*/           OPC_EmitMergeInputChains1_0,
/*24012*/           OPC_EmitInteger, MVT::i32, 14, 
/*24015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                    // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24030*/         0, /*End of Scope*/
/*24031*/       0, /*End of Scope*/
/*24032*/     0, /*End of Scope*/
/*24033*/   /*Scope*/ 126|128,2/*382*/, /*->24417*/
/*24035*/     OPC_MoveChild, 1,
/*24037*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->24229
/*24042*/       OPC_RecordChild0, // #1 = $Vd
/*24043*/       OPC_Scope, 45, /*->24090*/ // 4 children in Scope
/*24045*/         OPC_CheckChild0Type, MVT::v8i8,
/*24047*/         OPC_RecordChild1, // #2 = $lane
/*24048*/         OPC_MoveChild, 1,
/*24050*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24053*/         OPC_MoveParent,
/*24054*/         OPC_MoveParent,
/*24055*/         OPC_RecordChild2, // #3 = $Rn
/*24056*/         OPC_CheckChild2Type, MVT::i32,
/*24058*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24060*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24062*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24066*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*24069*/         OPC_EmitMergeInputChains1_0,
/*24070*/         OPC_EmitConvertToTarget, 2,
/*24072*/         OPC_EmitInteger, MVT::i32, 14, 
/*24075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*24090*/       /*Scope*/ 45, /*->24136*/
/*24091*/         OPC_CheckChild0Type, MVT::v4i16,
/*24093*/         OPC_RecordChild1, // #2 = $lane
/*24094*/         OPC_MoveChild, 1,
/*24096*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24099*/         OPC_MoveParent,
/*24100*/         OPC_MoveParent,
/*24101*/         OPC_RecordChild2, // #3 = $Rn
/*24102*/         OPC_CheckChild2Type, MVT::i32,
/*24104*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24106*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24108*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24112*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*24115*/         OPC_EmitMergeInputChains1_0,
/*24116*/         OPC_EmitConvertToTarget, 2,
/*24118*/         OPC_EmitInteger, MVT::i32, 14, 
/*24121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*24136*/       /*Scope*/ 45, /*->24182*/
/*24137*/         OPC_CheckChild0Type, MVT::v16i8,
/*24139*/         OPC_RecordChild1, // #2 = $lane
/*24140*/         OPC_MoveChild, 1,
/*24142*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24145*/         OPC_MoveParent,
/*24146*/         OPC_MoveParent,
/*24147*/         OPC_RecordChild2, // #3 = $addr
/*24148*/         OPC_CheckChild2Type, MVT::i32,
/*24150*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24152*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24154*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24156*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24158*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24161*/         OPC_EmitMergeInputChains1_0,
/*24162*/         OPC_EmitConvertToTarget, 2,
/*24164*/         OPC_EmitInteger, MVT::i32, 14, 
/*24167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*24182*/       /*Scope*/ 45, /*->24228*/
/*24183*/         OPC_CheckChild0Type, MVT::v8i16,
/*24185*/         OPC_RecordChild1, // #2 = $lane
/*24186*/         OPC_MoveChild, 1,
/*24188*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24191*/         OPC_MoveParent,
/*24192*/         OPC_MoveParent,
/*24193*/         OPC_RecordChild2, // #3 = $addr
/*24194*/         OPC_CheckChild2Type, MVT::i32,
/*24196*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24198*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24200*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24202*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24204*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24207*/         OPC_EmitMergeInputChains1_0,
/*24208*/         OPC_EmitConvertToTarget, 2,
/*24210*/         OPC_EmitInteger, MVT::i32, 14, 
/*24213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24216*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*24228*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->24416
/*24233*/       OPC_RecordChild0, // #1 = $Vd
/*24234*/       OPC_Scope, 45, /*->24281*/ // 4 children in Scope
/*24236*/         OPC_CheckChild0Type, MVT::v2i32,
/*24238*/         OPC_RecordChild1, // #2 = $lane
/*24239*/         OPC_MoveChild, 1,
/*24241*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24244*/         OPC_MoveParent,
/*24245*/         OPC_CheckType, MVT::i32,
/*24247*/         OPC_MoveParent,
/*24248*/         OPC_RecordChild2, // #3 = $Rn
/*24249*/         OPC_CheckChild2Type, MVT::i32,
/*24251*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24253*/         OPC_CheckPredicate, 38, // Predicate_store
/*24255*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24257*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*24260*/         OPC_EmitMergeInputChains1_0,
/*24261*/         OPC_EmitConvertToTarget, 2,
/*24263*/         OPC_EmitInteger, MVT::i32, 14, 
/*24266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*24281*/       /*Scope*/ 45, /*->24327*/
/*24282*/         OPC_CheckChild0Type, MVT::v4i32,
/*24284*/         OPC_RecordChild1, // #2 = $lane
/*24285*/         OPC_MoveChild, 1,
/*24287*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24290*/         OPC_MoveParent,
/*24291*/         OPC_CheckType, MVT::i32,
/*24293*/         OPC_MoveParent,
/*24294*/         OPC_RecordChild2, // #3 = $addr
/*24295*/         OPC_CheckChild2Type, MVT::i32,
/*24297*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24299*/         OPC_CheckPredicate, 38, // Predicate_store
/*24301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*24303*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24306*/         OPC_EmitMergeInputChains1_0,
/*24307*/         OPC_EmitConvertToTarget, 2,
/*24309*/         OPC_EmitInteger, MVT::i32, 14, 
/*24312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*24327*/       /*Scope*/ 43, /*->24371*/
/*24328*/         OPC_CheckChild0Type, MVT::v2f32,
/*24330*/         OPC_RecordChild1, // #2 = $lane
/*24331*/         OPC_MoveChild, 1,
/*24333*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24336*/         OPC_MoveParent,
/*24337*/         OPC_CheckType, MVT::f32,
/*24339*/         OPC_MoveParent,
/*24340*/         OPC_RecordChild2, // #3 = $addr
/*24341*/         OPC_CheckChild2Type, MVT::i32,
/*24343*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24345*/         OPC_CheckPredicate, 38, // Predicate_store
/*24347*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24350*/         OPC_EmitMergeInputChains1_0,
/*24351*/         OPC_EmitConvertToTarget, 2,
/*24353*/         OPC_EmitInteger, MVT::i32, 14, 
/*24356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*24371*/       /*Scope*/ 43, /*->24415*/
/*24372*/         OPC_CheckChild0Type, MVT::v4f32,
/*24374*/         OPC_RecordChild1, // #2 = $lane
/*24375*/         OPC_MoveChild, 1,
/*24377*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24380*/         OPC_MoveParent,
/*24381*/         OPC_CheckType, MVT::f32,
/*24383*/         OPC_MoveParent,
/*24384*/         OPC_RecordChild2, // #3 = $addr
/*24385*/         OPC_CheckChild2Type, MVT::i32,
/*24387*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24389*/         OPC_CheckPredicate, 38, // Predicate_store
/*24391*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24394*/         OPC_EmitMergeInputChains1_0,
/*24395*/         OPC_EmitConvertToTarget, 2,
/*24397*/         OPC_EmitInteger, MVT::i32, 14, 
/*24400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*24415*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24417*/   /*Scope*/ 97|128,6/*865*/, /*->25284*/
/*24419*/     OPC_RecordChild1, // #1 = $Rt
/*24420*/     OPC_Scope, 66|128,4/*578*/, /*->25001*/ // 4 children in Scope
/*24423*/       OPC_CheckChild1Type, MVT::i32,
/*24425*/       OPC_RecordChild2, // #2 = $shift
/*24426*/       OPC_CheckChild2Type, MVT::i32,
/*24428*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24430*/       OPC_Scope, 26, /*->24458*/ // 10 children in Scope
/*24432*/         OPC_CheckPredicate, 38, // Predicate_store
/*24434*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24436*/         OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24439*/         OPC_EmitMergeInputChains1_0,
/*24440*/         OPC_EmitInteger, MVT::i32, 14, 
/*24443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                  // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                  // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*24458*/       /*Scope*/ 58, /*->24517*/
/*24459*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24461*/         OPC_Scope, 26, /*->24489*/ // 2 children in Scope
/*24463*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24465*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24467*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24470*/           OPC_EmitMergeInputChains1_0,
/*24471*/           OPC_EmitInteger, MVT::i32, 14, 
/*24474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                    // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*24489*/         /*Scope*/ 26, /*->24516*/
/*24490*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24492*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24494*/           OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*24497*/           OPC_EmitMergeInputChains1_0,
/*24498*/           OPC_EmitInteger, MVT::i32, 14, 
/*24501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                    // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*24516*/         0, /*End of Scope*/
/*24517*/       /*Scope*/ 26, /*->24544*/
/*24518*/         OPC_CheckPredicate, 38, // Predicate_store
/*24520*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24522*/         OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24525*/         OPC_EmitMergeInputChains1_0,
/*24526*/         OPC_EmitInteger, MVT::i32, 14, 
/*24529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                  // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                  // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24544*/       /*Scope*/ 58, /*->24603*/
/*24545*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24547*/         OPC_Scope, 26, /*->24575*/ // 2 children in Scope
/*24549*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24551*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24553*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24556*/           OPC_EmitMergeInputChains1_0,
/*24557*/           OPC_EmitInteger, MVT::i32, 14, 
/*24560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24563*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                    // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24575*/         /*Scope*/ 26, /*->24602*/
/*24576*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24578*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24580*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24583*/           OPC_EmitMergeInputChains1_0,
/*24584*/           OPC_EmitInteger, MVT::i32, 14, 
/*24587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                    // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24602*/         0, /*End of Scope*/
/*24603*/       /*Scope*/ 25, /*->24629*/
/*24604*/         OPC_CheckPredicate, 38, // Predicate_store
/*24606*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24608*/         OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24611*/         OPC_EmitMergeInputChains1_0,
/*24612*/         OPC_EmitInteger, MVT::i32, 14, 
/*24615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*24629*/       /*Scope*/ 27, /*->24657*/
/*24630*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24632*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24634*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24636*/         OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24639*/         OPC_EmitMergeInputChains1_0,
/*24640*/         OPC_EmitInteger, MVT::i32, 14, 
/*24643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                  // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*24657*/       /*Scope*/ 50, /*->24708*/
/*24658*/         OPC_CheckPredicate, 38, // Predicate_store
/*24660*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24662*/         OPC_Scope, 21, /*->24685*/ // 2 children in Scope
/*24664*/           OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*24667*/           OPC_EmitMergeInputChains1_0,
/*24668*/           OPC_EmitInteger, MVT::i32, 14, 
/*24671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24674*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*24685*/         /*Scope*/ 21, /*->24707*/
/*24686*/           OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*24689*/           OPC_EmitMergeInputChains1_0,
/*24690*/           OPC_EmitInteger, MVT::i32, 14, 
/*24693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*24707*/         0, /*End of Scope*/
/*24708*/       /*Scope*/ 106, /*->24815*/
/*24709*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24711*/         OPC_Scope, 50, /*->24763*/ // 2 children in Scope
/*24713*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24715*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24717*/           OPC_Scope, 21, /*->24740*/ // 2 children in Scope
/*24719*/             OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24722*/             OPC_EmitMergeInputChains1_0,
/*24723*/             OPC_EmitInteger, MVT::i32, 14, 
/*24726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24729*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24740*/           /*Scope*/ 21, /*->24762*/
/*24741*/             OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24744*/             OPC_EmitMergeInputChains1_0,
/*24745*/             OPC_EmitInteger, MVT::i32, 14, 
/*24748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24762*/           0, /*End of Scope*/
/*24763*/         /*Scope*/ 50, /*->24814*/
/*24764*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24766*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24768*/           OPC_Scope, 21, /*->24791*/ // 2 children in Scope
/*24770*/             OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24773*/             OPC_EmitMergeInputChains1_0,
/*24774*/             OPC_EmitInteger, MVT::i32, 14, 
/*24777*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24780*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24791*/           /*Scope*/ 21, /*->24813*/
/*24792*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24795*/             OPC_EmitMergeInputChains1_0,
/*24796*/             OPC_EmitInteger, MVT::i32, 14, 
/*24799*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24802*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24813*/           0, /*End of Scope*/
/*24814*/         0, /*End of Scope*/
/*24815*/       /*Scope*/ 77, /*->24893*/
/*24816*/         OPC_CheckPredicate, 38, // Predicate_store
/*24818*/         OPC_Scope, 23, /*->24843*/ // 2 children in Scope
/*24820*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24822*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24825*/           OPC_EmitMergeInputChains1_0,
/*24826*/           OPC_EmitInteger, MVT::i32, 14, 
/*24829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24832*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24843*/         /*Scope*/ 48, /*->24892*/
/*24844*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24846*/           OPC_Scope, 21, /*->24869*/ // 2 children in Scope
/*24848*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24851*/             OPC_EmitMergeInputChains1_0,
/*24852*/             OPC_EmitInteger, MVT::i32, 14, 
/*24855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24869*/           /*Scope*/ 21, /*->24891*/
/*24870*/             OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24873*/             OPC_EmitMergeInputChains1_0,
/*24874*/             OPC_EmitInteger, MVT::i32, 14, 
/*24877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24880*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24891*/           0, /*End of Scope*/
/*24892*/         0, /*End of Scope*/
/*24893*/       /*Scope*/ 106, /*->25000*/
/*24894*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*24896*/         OPC_Scope, 50, /*->24948*/ // 2 children in Scope
/*24898*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24900*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24902*/           OPC_Scope, 21, /*->24925*/ // 2 children in Scope
/*24904*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24907*/             OPC_EmitMergeInputChains1_0,
/*24908*/             OPC_EmitInteger, MVT::i32, 14, 
/*24911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24914*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24925*/           /*Scope*/ 21, /*->24947*/
/*24926*/             OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24929*/             OPC_EmitMergeInputChains1_0,
/*24930*/             OPC_EmitInteger, MVT::i32, 14, 
/*24933*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24936*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24947*/           0, /*End of Scope*/
/*24948*/         /*Scope*/ 50, /*->24999*/
/*24949*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24951*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24953*/           OPC_Scope, 21, /*->24976*/ // 2 children in Scope
/*24955*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24958*/             OPC_EmitMergeInputChains1_0,
/*24959*/             OPC_EmitInteger, MVT::i32, 14, 
/*24962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24976*/           /*Scope*/ 21, /*->24998*/
/*24977*/             OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24980*/             OPC_EmitMergeInputChains1_0,
/*24981*/             OPC_EmitInteger, MVT::i32, 14, 
/*24984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24987*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                      // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24998*/           0, /*End of Scope*/
/*24999*/         0, /*End of Scope*/
/*25000*/       0, /*End of Scope*/
/*25001*/     /*Scope*/ 115, /*->25117*/
/*25002*/       OPC_CheckChild1Type, MVT::f64,
/*25004*/       OPC_RecordChild2, // #2 = $addr
/*25005*/       OPC_CheckChild2Type, MVT::i32,
/*25007*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25009*/       OPC_CheckPredicate, 38, // Predicate_store
/*25011*/       OPC_Scope, 25, /*->25038*/ // 4 children in Scope
/*25013*/         OPC_CheckPredicate, 46, // Predicate_alignedstore32
/*25015*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25017*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25020*/         OPC_EmitMergeInputChains1_0,
/*25021*/         OPC_EmitInteger, MVT::i32, 14, 
/*25024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*25038*/       /*Scope*/ 25, /*->25064*/
/*25039*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25041*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25043*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25046*/         OPC_EmitMergeInputChains1_0,
/*25047*/         OPC_EmitInteger, MVT::i32, 14, 
/*25050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*25064*/       /*Scope*/ 25, /*->25090*/
/*25065*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25067*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25069*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25072*/         OPC_EmitMergeInputChains1_0,
/*25073*/         OPC_EmitInteger, MVT::i32, 14, 
/*25076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*25090*/       /*Scope*/ 25, /*->25116*/
/*25091*/         OPC_CheckPredicate, 49, // Predicate_non_word_alignedstore
/*25093*/         OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*25095*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25098*/         OPC_EmitMergeInputChains1_0,
/*25099*/         OPC_EmitInteger, MVT::i32, 14, 
/*25102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*25116*/       0, /*End of Scope*/
/*25117*/     /*Scope*/ 32, /*->25150*/
/*25118*/       OPC_CheckChild1Type, MVT::f32,
/*25120*/       OPC_RecordChild2, // #2 = $addr
/*25121*/       OPC_CheckChild2Type, MVT::i32,
/*25123*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25125*/       OPC_CheckPredicate, 38, // Predicate_store
/*25127*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25129*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25132*/       OPC_EmitMergeInputChains1_0,
/*25133*/       OPC_EmitInteger, MVT::i32, 14, 
/*25136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*25150*/     /*Scope*/ 3|128,1/*131*/, /*->25283*/
/*25152*/       OPC_CheckChild1Type, MVT::v2f64,
/*25154*/       OPC_RecordChild2, // #2 = $addr
/*25155*/       OPC_CheckChild2Type, MVT::i32,
/*25157*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25159*/       OPC_CheckPredicate, 38, // Predicate_store
/*25161*/       OPC_Scope, 23, /*->25186*/ // 5 children in Scope
/*25163*/         OPC_CheckPredicate, 50, // Predicate_dword_alignedstore
/*25165*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25168*/         OPC_EmitMergeInputChains1_0,
/*25169*/         OPC_EmitInteger, MVT::i32, 14, 
/*25172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25186*/       /*Scope*/ 23, /*->25210*/
/*25187*/         OPC_CheckPredicate, 51, // Predicate_word_alignedstore
/*25189*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25192*/         OPC_EmitMergeInputChains1_0,
/*25193*/         OPC_EmitInteger, MVT::i32, 14, 
/*25196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25210*/       /*Scope*/ 25, /*->25236*/
/*25211*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25213*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25215*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25218*/         OPC_EmitMergeInputChains1_0,
/*25219*/         OPC_EmitInteger, MVT::i32, 14, 
/*25222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25236*/       /*Scope*/ 25, /*->25262*/
/*25237*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25239*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25241*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25244*/         OPC_EmitMergeInputChains1_0,
/*25245*/         OPC_EmitInteger, MVT::i32, 14, 
/*25248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25262*/       /*Scope*/ 19, /*->25282*/
/*25263*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25265*/         OPC_EmitMergeInputChains1_0,
/*25266*/         OPC_EmitInteger, MVT::i32, 14, 
/*25269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*25282*/       0, /*End of Scope*/
/*25283*/     0, /*End of Scope*/
/*25284*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26774
/*25289*/   OPC_Scope, 6|128,1/*134*/, /*->25426*/ // 12 children in Scope
/*25292*/     OPC_MoveChild, 0,
/*25294*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->25360
/*25298*/       OPC_RecordChild0, // #0 = $Rn
/*25299*/       OPC_RecordChild1, // #1 = $shift
/*25300*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25302*/       OPC_CheckType, MVT::i32,
/*25304*/       OPC_MoveParent,
/*25305*/       OPC_MoveChild, 1,
/*25307*/       OPC_CheckInteger, 0, 
/*25309*/       OPC_MoveParent,
/*25310*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25312*/       OPC_Scope, 22, /*->25336*/ // 2 children in Scope
/*25314*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25317*/         OPC_EmitInteger, MVT::i32, 14, 
/*25320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25336*/       /*Scope*/ 22, /*->25359*/
/*25337*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25340*/         OPC_EmitInteger, MVT::i32, 14, 
/*25343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25359*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->25425
/*25363*/       OPC_RecordChild0, // #0 = $Rn
/*25364*/       OPC_RecordChild1, // #1 = $shift
/*25365*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25367*/       OPC_CheckType, MVT::i32,
/*25369*/       OPC_MoveParent,
/*25370*/       OPC_MoveChild, 1,
/*25372*/       OPC_CheckInteger, 0, 
/*25374*/       OPC_MoveParent,
/*25375*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25377*/       OPC_Scope, 22, /*->25401*/ // 2 children in Scope
/*25379*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25382*/         OPC_EmitInteger, MVT::i32, 14, 
/*25385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25401*/       /*Scope*/ 22, /*->25424*/
/*25402*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25405*/         OPC_EmitInteger, MVT::i32, 14, 
/*25408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25424*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25426*/   /*Scope*/ 39, /*->25466*/
/*25427*/     OPC_RecordChild0, // #0 = $Rn
/*25428*/     OPC_CheckChild0Type, MVT::i32,
/*25430*/     OPC_MoveChild, 1,
/*25432*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25435*/     OPC_MoveChild, 0,
/*25437*/     OPC_CheckInteger, 0, 
/*25439*/     OPC_MoveParent,
/*25440*/     OPC_RecordChild1, // #1 = $shift
/*25441*/     OPC_MoveParent,
/*25442*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25444*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25447*/     OPC_EmitInteger, MVT::i32, 14, 
/*25450*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25453*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25466*/   /*Scope*/ 11|128,2/*267*/, /*->25735*/
/*25468*/     OPC_MoveChild, 0,
/*25470*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25508
/*25474*/       OPC_MoveChild, 0,
/*25476*/       OPC_CheckInteger, 0, 
/*25478*/       OPC_MoveParent,
/*25479*/       OPC_RecordChild1, // #0 = $shift
/*25480*/       OPC_CheckType, MVT::i32,
/*25482*/       OPC_MoveParent,
/*25483*/       OPC_RecordChild1, // #1 = $Rn
/*25484*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25486*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25489*/       OPC_EmitInteger, MVT::i32, 14, 
/*25492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25621
/*25511*/       OPC_RecordChild0, // #0 = $Rn
/*25512*/       OPC_RecordChild1, // #1 = $shift
/*25513*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25515*/       OPC_CheckType, MVT::i32,
/*25517*/       OPC_MoveParent,
/*25518*/       OPC_MoveChild, 1,
/*25520*/       OPC_CheckInteger, 0, 
/*25522*/       OPC_MoveParent,
/*25523*/       OPC_Scope, 23, /*->25548*/ // 4 children in Scope
/*25525*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25527*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25530*/         OPC_EmitInteger, MVT::i32, 14, 
/*25533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25548*/       /*Scope*/ 23, /*->25572*/
/*25549*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25551*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25554*/         OPC_EmitInteger, MVT::i32, 14, 
/*25557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25572*/       /*Scope*/ 23, /*->25596*/
/*25573*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25575*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25578*/         OPC_EmitInteger, MVT::i32, 14, 
/*25581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25596*/       /*Scope*/ 23, /*->25620*/
/*25597*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25599*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25602*/         OPC_EmitInteger, MVT::i32, 14, 
/*25605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25620*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25734
/*25624*/       OPC_RecordChild0, // #0 = $Rn
/*25625*/       OPC_RecordChild1, // #1 = $shift
/*25626*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25628*/       OPC_CheckType, MVT::i32,
/*25630*/       OPC_MoveParent,
/*25631*/       OPC_MoveChild, 1,
/*25633*/       OPC_CheckInteger, 0, 
/*25635*/       OPC_MoveParent,
/*25636*/       OPC_Scope, 23, /*->25661*/ // 4 children in Scope
/*25638*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25640*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25643*/         OPC_EmitInteger, MVT::i32, 14, 
/*25646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25661*/       /*Scope*/ 23, /*->25685*/
/*25662*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25664*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25667*/         OPC_EmitInteger, MVT::i32, 14, 
/*25670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25685*/       /*Scope*/ 23, /*->25709*/
/*25686*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25688*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25691*/         OPC_EmitInteger, MVT::i32, 14, 
/*25694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25709*/       /*Scope*/ 23, /*->25733*/
/*25710*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25712*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25715*/         OPC_EmitInteger, MVT::i32, 14, 
/*25718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25733*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25735*/   /*Scope*/ 65, /*->25801*/
/*25736*/     OPC_RecordChild0, // #0 = $Rn
/*25737*/     OPC_CheckChild0Type, MVT::i32,
/*25739*/     OPC_MoveChild, 1,
/*25741*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25744*/     OPC_MoveChild, 0,
/*25746*/     OPC_CheckInteger, 0, 
/*25748*/     OPC_MoveParent,
/*25749*/     OPC_RecordChild1, // #1 = $shift
/*25750*/     OPC_MoveParent,
/*25751*/     OPC_Scope, 23, /*->25776*/ // 2 children in Scope
/*25753*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25755*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25758*/       OPC_EmitInteger, MVT::i32, 14, 
/*25761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25776*/     /*Scope*/ 23, /*->25800*/
/*25777*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25779*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25782*/       OPC_EmitInteger, MVT::i32, 14, 
/*25785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25800*/     0, /*End of Scope*/
/*25801*/   /*Scope*/ 103|128,1/*231*/, /*->26034*/
/*25803*/     OPC_MoveChild, 0,
/*25805*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25869
/*25809*/       OPC_MoveChild, 0,
/*25811*/       OPC_CheckInteger, 0, 
/*25813*/       OPC_MoveParent,
/*25814*/       OPC_RecordChild1, // #0 = $shift
/*25815*/       OPC_CheckType, MVT::i32,
/*25817*/       OPC_MoveParent,
/*25818*/       OPC_RecordChild1, // #1 = $Rn
/*25819*/       OPC_Scope, 23, /*->25844*/ // 2 children in Scope
/*25821*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25823*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25826*/         OPC_EmitInteger, MVT::i32, 14, 
/*25829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25844*/       /*Scope*/ 23, /*->25868*/
/*25845*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25847*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25850*/         OPC_EmitInteger, MVT::i32, 14, 
/*25853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25856*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25868*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25951
/*25872*/       OPC_RecordChild0, // #0 = $Rn
/*25873*/       OPC_RecordChild1, // #1 = $imm
/*25874*/       OPC_MoveChild, 1,
/*25876*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25879*/       OPC_Scope, 34, /*->25915*/ // 2 children in Scope
/*25881*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25883*/         OPC_MoveParent,
/*25884*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25886*/         OPC_CheckType, MVT::i32,
/*25888*/         OPC_MoveParent,
/*25889*/         OPC_MoveChild, 1,
/*25891*/         OPC_CheckInteger, 0, 
/*25893*/         OPC_MoveParent,
/*25894*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25896*/         OPC_EmitConvertToTarget, 1,
/*25898*/         OPC_EmitInteger, MVT::i32, 14, 
/*25901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25915*/       /*Scope*/ 34, /*->25950*/
/*25916*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25918*/         OPC_MoveParent,
/*25919*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25921*/         OPC_CheckType, MVT::i32,
/*25923*/         OPC_MoveParent,
/*25924*/         OPC_MoveChild, 1,
/*25926*/         OPC_CheckInteger, 0, 
/*25928*/         OPC_MoveParent,
/*25929*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25931*/         OPC_EmitConvertToTarget, 1,
/*25933*/         OPC_EmitInteger, MVT::i32, 14, 
/*25936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25950*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->26033
/*25954*/       OPC_RecordChild0, // #0 = $Rn
/*25955*/       OPC_RecordChild1, // #1 = $imm
/*25956*/       OPC_MoveChild, 1,
/*25958*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25961*/       OPC_Scope, 34, /*->25997*/ // 2 children in Scope
/*25963*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25965*/         OPC_MoveParent,
/*25966*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*25968*/         OPC_CheckType, MVT::i32,
/*25970*/         OPC_MoveParent,
/*25971*/         OPC_MoveChild, 1,
/*25973*/         OPC_CheckInteger, 0, 
/*25975*/         OPC_MoveParent,
/*25976*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25978*/         OPC_EmitConvertToTarget, 1,
/*25980*/         OPC_EmitInteger, MVT::i32, 14, 
/*25983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25997*/       /*Scope*/ 34, /*->26032*/
/*25998*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26000*/         OPC_MoveParent,
/*26001*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*26003*/         OPC_CheckType, MVT::i32,
/*26005*/         OPC_MoveParent,
/*26006*/         OPC_MoveChild, 1,
/*26008*/         OPC_CheckInteger, 0, 
/*26010*/         OPC_MoveParent,
/*26011*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26013*/         OPC_EmitConvertToTarget, 1,
/*26015*/         OPC_EmitInteger, MVT::i32, 14, 
/*26018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26032*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26034*/   /*Scope*/ 76, /*->26111*/
/*26035*/     OPC_RecordChild0, // #0 = $src
/*26036*/     OPC_CheckChild0Type, MVT::i32,
/*26038*/     OPC_RecordChild1, // #1 = $rhs
/*26039*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26041*/     OPC_Scope, 22, /*->26065*/ // 3 children in Scope
/*26043*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26046*/       OPC_EmitInteger, MVT::i32, 14, 
/*26049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26065*/     /*Scope*/ 22, /*->26088*/
/*26066*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26069*/       OPC_EmitInteger, MVT::i32, 14, 
/*26072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26088*/     /*Scope*/ 21, /*->26110*/
/*26089*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26092*/       OPC_EmitInteger, MVT::i32, 14, 
/*26095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26110*/     0, /*End of Scope*/
/*26111*/   /*Scope*/ 95, /*->26207*/
/*26112*/     OPC_MoveChild, 0,
/*26114*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->26172
/*26118*/       OPC_RecordChild0, // #0 = $Rn
/*26119*/       OPC_RecordChild1, // #1 = $Rm
/*26120*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26122*/       OPC_CheckType, MVT::i32,
/*26124*/       OPC_MoveParent,
/*26125*/       OPC_MoveChild, 1,
/*26127*/       OPC_CheckInteger, 0, 
/*26129*/       OPC_MoveParent,
/*26130*/       OPC_Scope, 19, /*->26151*/ // 2 children in Scope
/*26132*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26134*/         OPC_EmitInteger, MVT::i32, 14, 
/*26137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26151*/       /*Scope*/ 19, /*->26171*/
/*26152*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26154*/         OPC_EmitInteger, MVT::i32, 14, 
/*26157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26171*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->26206
/*26175*/       OPC_RecordChild0, // #0 = $Rn
/*26176*/       OPC_RecordChild1, // #1 = $Rm
/*26177*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26179*/       OPC_CheckType, MVT::i32,
/*26181*/       OPC_MoveParent,
/*26182*/       OPC_MoveChild, 1,
/*26184*/       OPC_CheckInteger, 0, 
/*26186*/       OPC_MoveParent,
/*26187*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26189*/       OPC_EmitInteger, MVT::i32, 14, 
/*26192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*26207*/   /*Scope*/ 27, /*->26235*/
/*26208*/     OPC_RecordChild0, // #0 = $lhs
/*26209*/     OPC_CheckChild0Type, MVT::i32,
/*26211*/     OPC_RecordChild1, // #1 = $rhs
/*26212*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26214*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26217*/     OPC_EmitInteger, MVT::i32, 14, 
/*26220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26235*/   /*Scope*/ 102, /*->26338*/
/*26236*/     OPC_MoveChild, 0,
/*26238*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->26288
/*26242*/       OPC_RecordChild0, // #0 = $Rn
/*26243*/       OPC_RecordChild1, // #1 = $Rm
/*26244*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26246*/       OPC_CheckType, MVT::i32,
/*26248*/       OPC_MoveParent,
/*26249*/       OPC_MoveChild, 1,
/*26251*/       OPC_CheckInteger, 0, 
/*26253*/       OPC_MoveParent,
/*26254*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26256*/       OPC_EmitInteger, MVT::i32, 14, 
/*26259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26262*/       OPC_Scope, 11, /*->26275*/ // 2 children in Scope
/*26264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26275*/       /*Scope*/ 11, /*->26287*/
/*26276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26287*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->26337
/*26291*/       OPC_RecordChild0, // #0 = $Rn
/*26292*/       OPC_RecordChild1, // #1 = $Rm
/*26293*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26295*/       OPC_CheckType, MVT::i32,
/*26297*/       OPC_MoveParent,
/*26298*/       OPC_MoveChild, 1,
/*26300*/       OPC_CheckInteger, 0, 
/*26302*/       OPC_MoveParent,
/*26303*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26305*/       OPC_EmitInteger, MVT::i32, 14, 
/*26308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26311*/       OPC_Scope, 11, /*->26324*/ // 2 children in Scope
/*26313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26324*/       /*Scope*/ 11, /*->26336*/
/*26325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26336*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26338*/   /*Scope*/ 4|128,1/*132*/, /*->26472*/
/*26340*/     OPC_RecordChild0, // #0 = $rhs
/*26341*/     OPC_CheckChild0Type, MVT::i32,
/*26343*/     OPC_Scope, 51, /*->26396*/ // 2 children in Scope
/*26345*/       OPC_RecordChild1, // #1 = $src
/*26346*/       OPC_Scope, 23, /*->26371*/ // 2 children in Scope
/*26348*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26350*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26353*/         OPC_EmitInteger, MVT::i32, 14, 
/*26356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26371*/       /*Scope*/ 23, /*->26395*/
/*26372*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26374*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26377*/         OPC_EmitInteger, MVT::i32, 14, 
/*26380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26395*/       0, /*End of Scope*/
/*26396*/     /*Scope*/ 74, /*->26471*/
/*26397*/       OPC_MoveChild, 1,
/*26399*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26402*/       OPC_MoveChild, 0,
/*26404*/       OPC_CheckInteger, 0, 
/*26406*/       OPC_MoveParent,
/*26407*/       OPC_RecordChild1, // #1 = $Rm
/*26408*/       OPC_MoveParent,
/*26409*/       OPC_Scope, 19, /*->26430*/ // 3 children in Scope
/*26411*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26413*/         OPC_EmitInteger, MVT::i32, 14, 
/*26416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26430*/       /*Scope*/ 19, /*->26450*/
/*26431*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26433*/         OPC_EmitInteger, MVT::i32, 14, 
/*26436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26450*/       /*Scope*/ 19, /*->26470*/
/*26451*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26453*/         OPC_EmitInteger, MVT::i32, 14, 
/*26456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26470*/       0, /*End of Scope*/
/*26471*/     0, /*End of Scope*/
/*26472*/   /*Scope*/ 77, /*->26550*/
/*26473*/     OPC_MoveChild, 0,
/*26475*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26478*/     OPC_MoveChild, 0,
/*26480*/     OPC_CheckInteger, 0, 
/*26482*/     OPC_MoveParent,
/*26483*/     OPC_RecordChild1, // #0 = $Rm
/*26484*/     OPC_CheckType, MVT::i32,
/*26486*/     OPC_MoveParent,
/*26487*/     OPC_RecordChild1, // #1 = $Rn
/*26488*/     OPC_Scope, 19, /*->26509*/ // 3 children in Scope
/*26490*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26492*/       OPC_EmitInteger, MVT::i32, 14, 
/*26495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26509*/     /*Scope*/ 19, /*->26529*/
/*26510*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26512*/       OPC_EmitInteger, MVT::i32, 14, 
/*26515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26529*/     /*Scope*/ 19, /*->26549*/
/*26530*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26532*/       OPC_EmitInteger, MVT::i32, 14, 
/*26535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26549*/     0, /*End of Scope*/
/*26550*/   /*Scope*/ 93|128,1/*221*/, /*->26773*/
/*26552*/     OPC_RecordChild0, // #0 = $src
/*26553*/     OPC_CheckChild0Type, MVT::i32,
/*26555*/     OPC_RecordChild1, // #1 = $imm
/*26556*/     OPC_Scope, 10|128,1/*138*/, /*->26697*/ // 4 children in Scope
/*26559*/       OPC_MoveChild, 1,
/*26561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26564*/       OPC_Scope, 24, /*->26590*/ // 5 children in Scope
/*26566*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26568*/         OPC_MoveParent,
/*26569*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26571*/         OPC_EmitConvertToTarget, 1,
/*26573*/         OPC_EmitInteger, MVT::i32, 14, 
/*26576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26590*/       /*Scope*/ 27, /*->26618*/
/*26591*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26593*/         OPC_MoveParent,
/*26594*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26596*/         OPC_EmitConvertToTarget, 1,
/*26598*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26601*/         OPC_EmitInteger, MVT::i32, 14, 
/*26604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26618*/       /*Scope*/ 24, /*->26643*/
/*26619*/         OPC_CheckPredicate, 54, // Predicate_imm0_255
/*26621*/         OPC_MoveParent,
/*26622*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26624*/         OPC_EmitConvertToTarget, 1,
/*26626*/         OPC_EmitInteger, MVT::i32, 14, 
/*26629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26643*/       /*Scope*/ 24, /*->26668*/
/*26644*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26646*/         OPC_MoveParent,
/*26647*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26649*/         OPC_EmitConvertToTarget, 1,
/*26651*/         OPC_EmitInteger, MVT::i32, 14, 
/*26654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26668*/       /*Scope*/ 27, /*->26696*/
/*26669*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26671*/         OPC_MoveParent,
/*26672*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26674*/         OPC_EmitConvertToTarget, 1,
/*26676*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26679*/         OPC_EmitInteger, MVT::i32, 14, 
/*26682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26696*/       0, /*End of Scope*/
/*26697*/     /*Scope*/ 19, /*->26717*/
/*26698*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26700*/       OPC_EmitInteger, MVT::i32, 14, 
/*26703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26717*/     /*Scope*/ 19, /*->26737*/
/*26718*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26720*/       OPC_EmitInteger, MVT::i32, 14, 
/*26723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26737*/     /*Scope*/ 34, /*->26772*/
/*26738*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26740*/       OPC_EmitInteger, MVT::i32, 14, 
/*26743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26746*/       OPC_Scope, 11, /*->26759*/ // 2 children in Scope
/*26748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26759*/       /*Scope*/ 11, /*->26771*/
/*26760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26771*/       0, /*End of Scope*/
/*26772*/     0, /*End of Scope*/
/*26773*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->31627
/*26778*/   OPC_RecordMemRef,
/*26779*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26780*/   OPC_Scope, 74|128,1/*202*/, /*->26985*/ // 5 children in Scope
/*26783*/     OPC_RecordChild1, // #1 = $addr
/*26784*/     OPC_CheckChild1Type, MVT::i32,
/*26786*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26788*/     OPC_CheckType, MVT::i32,
/*26790*/     OPC_Scope, 25, /*->26817*/ // 3 children in Scope
/*26792*/       OPC_CheckPredicate, 30, // Predicate_load
/*26794*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26796*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26799*/       OPC_EmitMergeInputChains1_0,
/*26800*/       OPC_EmitInteger, MVT::i32, 14, 
/*26803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26817*/     /*Scope*/ 56, /*->26874*/
/*26818*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*26820*/       OPC_Scope, 25, /*->26847*/ // 2 children in Scope
/*26822*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*26824*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26826*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26829*/         OPC_EmitMergeInputChains1_0,
/*26830*/         OPC_EmitInteger, MVT::i32, 14, 
/*26833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26847*/       /*Scope*/ 25, /*->26873*/
/*26848*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*26850*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26852*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26855*/         OPC_EmitMergeInputChains1_0,
/*26856*/         OPC_EmitInteger, MVT::i32, 14, 
/*26859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26873*/       0, /*End of Scope*/
/*26874*/     /*Scope*/ 109, /*->26984*/
/*26875*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*26877*/       OPC_Scope, 25, /*->26904*/ // 3 children in Scope
/*26879*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*26881*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26883*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26886*/         OPC_EmitMergeInputChains1_0,
/*26887*/         OPC_EmitInteger, MVT::i32, 14, 
/*26890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26904*/       /*Scope*/ 52, /*->26957*/
/*26905*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*26907*/         OPC_Scope, 23, /*->26932*/ // 2 children in Scope
/*26909*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26911*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26914*/           OPC_EmitMergeInputChains1_0,
/*26915*/           OPC_EmitInteger, MVT::i32, 14, 
/*26918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26932*/         /*Scope*/ 23, /*->26956*/
/*26933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26935*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26938*/           OPC_EmitMergeInputChains1_0,
/*26939*/           OPC_EmitInteger, MVT::i32, 14, 
/*26942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26956*/         0, /*End of Scope*/
/*26957*/       /*Scope*/ 25, /*->26983*/
/*26958*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*26960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26962*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26965*/         OPC_EmitMergeInputChains1_0,
/*26966*/         OPC_EmitInteger, MVT::i32, 14, 
/*26969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26983*/       0, /*End of Scope*/
/*26984*/     0, /*End of Scope*/
/*26985*/   /*Scope*/ 30, /*->27016*/
/*26986*/     OPC_MoveChild, 1,
/*26988*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26991*/     OPC_RecordChild0, // #1 = $addr
/*26992*/     OPC_MoveChild, 0,
/*26994*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26997*/     OPC_MoveParent,
/*26998*/     OPC_MoveParent,
/*26999*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27001*/     OPC_CheckPredicate, 30, // Predicate_load
/*27003*/     OPC_CheckType, MVT::i32,
/*27005*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*27007*/     OPC_EmitMergeInputChains1_0,
/*27008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*27016*/   /*Scope*/ 37|128,16/*2085*/, /*->29103*/
/*27018*/     OPC_RecordChild1, // #1 = $shift
/*27019*/     OPC_CheckChild1Type, MVT::i32,
/*27021*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27023*/     OPC_CheckType, MVT::i32,
/*27025*/     OPC_Scope, 26, /*->27053*/ // 24 children in Scope
/*27027*/       OPC_CheckPredicate, 30, // Predicate_load
/*27029*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27031*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27034*/       OPC_EmitMergeInputChains1_0,
/*27035*/       OPC_EmitInteger, MVT::i32, 14, 
/*27038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*27053*/     /*Scope*/ 58, /*->27112*/
/*27054*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27056*/       OPC_Scope, 26, /*->27084*/ // 2 children in Scope
/*27058*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27060*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27062*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27065*/         OPC_EmitMergeInputChains1_0,
/*27066*/         OPC_EmitInteger, MVT::i32, 14, 
/*27069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*27084*/       /*Scope*/ 26, /*->27111*/
/*27085*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27087*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27089*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27092*/         OPC_EmitMergeInputChains1_0,
/*27093*/         OPC_EmitInteger, MVT::i32, 14, 
/*27096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27111*/       0, /*End of Scope*/
/*27112*/     /*Scope*/ 58, /*->27171*/
/*27113*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*27115*/       OPC_Scope, 26, /*->27143*/ // 2 children in Scope
/*27117*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*27119*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27121*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27124*/         OPC_EmitMergeInputChains1_0,
/*27125*/         OPC_EmitInteger, MVT::i32, 14, 
/*27128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*27143*/       /*Scope*/ 26, /*->27170*/
/*27144*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*27146*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27148*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27151*/         OPC_EmitMergeInputChains1_0,
/*27152*/         OPC_EmitInteger, MVT::i32, 14, 
/*27155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*27170*/       0, /*End of Scope*/
/*27171*/     /*Scope*/ 28, /*->27200*/
/*27172*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27174*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27176*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27178*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27181*/       OPC_EmitMergeInputChains1_0,
/*27182*/       OPC_EmitInteger, MVT::i32, 14, 
/*27185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27200*/     /*Scope*/ 85, /*->27286*/
/*27201*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27203*/       OPC_Scope, 26, /*->27231*/ // 3 children in Scope
/*27205*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27207*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27209*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27212*/         OPC_EmitMergeInputChains1_0,
/*27213*/         OPC_EmitInteger, MVT::i32, 14, 
/*27216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27231*/       /*Scope*/ 26, /*->27258*/
/*27232*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27234*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27236*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27239*/         OPC_EmitMergeInputChains1_0,
/*27240*/         OPC_EmitInteger, MVT::i32, 14, 
/*27243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27258*/       /*Scope*/ 26, /*->27285*/
/*27259*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27261*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27263*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27266*/         OPC_EmitMergeInputChains1_0,
/*27267*/         OPC_EmitInteger, MVT::i32, 14, 
/*27270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27285*/       0, /*End of Scope*/
/*27286*/     /*Scope*/ 26, /*->27313*/
/*27287*/       OPC_CheckPredicate, 30, // Predicate_load
/*27289*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27291*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27294*/       OPC_EmitMergeInputChains1_0,
/*27295*/       OPC_EmitInteger, MVT::i32, 14, 
/*27298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*27313*/     /*Scope*/ 58, /*->27372*/
/*27314*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27316*/       OPC_Scope, 26, /*->27344*/ // 2 children in Scope
/*27318*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27320*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27322*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27325*/         OPC_EmitMergeInputChains1_0,
/*27326*/         OPC_EmitInteger, MVT::i32, 14, 
/*27329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27344*/       /*Scope*/ 26, /*->27371*/
/*27345*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27347*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27349*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27352*/         OPC_EmitMergeInputChains1_0,
/*27353*/         OPC_EmitInteger, MVT::i32, 14, 
/*27356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27371*/       0, /*End of Scope*/
/*27372*/     /*Scope*/ 58, /*->27431*/
/*27373*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*27375*/       OPC_Scope, 26, /*->27403*/ // 2 children in Scope
/*27377*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*27379*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27381*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27384*/         OPC_EmitMergeInputChains1_0,
/*27385*/         OPC_EmitInteger, MVT::i32, 14, 
/*27388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*27403*/       /*Scope*/ 26, /*->27430*/
/*27404*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*27406*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27408*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27411*/         OPC_EmitMergeInputChains1_0,
/*27412*/         OPC_EmitInteger, MVT::i32, 14, 
/*27415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*27430*/       0, /*End of Scope*/
/*27431*/     /*Scope*/ 28, /*->27460*/
/*27432*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27434*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27436*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27438*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27441*/       OPC_EmitMergeInputChains1_0,
/*27442*/       OPC_EmitInteger, MVT::i32, 14, 
/*27445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27460*/     /*Scope*/ 85, /*->27546*/
/*27461*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27463*/       OPC_Scope, 26, /*->27491*/ // 3 children in Scope
/*27465*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27467*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27469*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27472*/         OPC_EmitMergeInputChains1_0,
/*27473*/         OPC_EmitInteger, MVT::i32, 14, 
/*27476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27491*/       /*Scope*/ 26, /*->27518*/
/*27492*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27494*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27496*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27499*/         OPC_EmitMergeInputChains1_0,
/*27500*/         OPC_EmitInteger, MVT::i32, 14, 
/*27503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27518*/       /*Scope*/ 26, /*->27545*/
/*27519*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27521*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27523*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27526*/         OPC_EmitMergeInputChains1_0,
/*27527*/         OPC_EmitInteger, MVT::i32, 14, 
/*27530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27545*/       0, /*End of Scope*/
/*27546*/     /*Scope*/ 25, /*->27572*/
/*27547*/       OPC_CheckPredicate, 30, // Predicate_load
/*27549*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27551*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27554*/       OPC_EmitMergeInputChains1_0,
/*27555*/       OPC_EmitInteger, MVT::i32, 14, 
/*27558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27572*/     /*Scope*/ 56, /*->27629*/
/*27573*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27575*/       OPC_Scope, 25, /*->27602*/ // 2 children in Scope
/*27577*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27579*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27581*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27584*/         OPC_EmitMergeInputChains1_0,
/*27585*/         OPC_EmitInteger, MVT::i32, 14, 
/*27588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27602*/       /*Scope*/ 25, /*->27628*/
/*27603*/         OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27605*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27607*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27610*/         OPC_EmitMergeInputChains1_0,
/*27611*/         OPC_EmitInteger, MVT::i32, 14, 
/*27614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27628*/       0, /*End of Scope*/
/*27629*/     /*Scope*/ 107, /*->27737*/
/*27630*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27632*/       OPC_Scope, 25, /*->27659*/ // 3 children in Scope
/*27634*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27636*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27638*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27641*/         OPC_EmitMergeInputChains1_0,
/*27642*/         OPC_EmitInteger, MVT::i32, 14, 
/*27645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27659*/       /*Scope*/ 50, /*->27710*/
/*27660*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27662*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27664*/         OPC_Scope, 21, /*->27687*/ // 2 children in Scope
/*27666*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27669*/           OPC_EmitMergeInputChains1_0,
/*27670*/           OPC_EmitInteger, MVT::i32, 14, 
/*27673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27676*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27687*/         /*Scope*/ 21, /*->27709*/
/*27688*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27691*/           OPC_EmitMergeInputChains1_0,
/*27692*/           OPC_EmitInteger, MVT::i32, 14, 
/*27695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27709*/         0, /*End of Scope*/
/*27710*/       /*Scope*/ 25, /*->27736*/
/*27711*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27713*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27715*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27718*/         OPC_EmitMergeInputChains1_0,
/*27719*/         OPC_EmitInteger, MVT::i32, 14, 
/*27722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27736*/       0, /*End of Scope*/
/*27737*/     /*Scope*/ 50, /*->27788*/
/*27738*/       OPC_CheckPredicate, 30, // Predicate_load
/*27740*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27742*/       OPC_Scope, 21, /*->27765*/ // 2 children in Scope
/*27744*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27747*/         OPC_EmitMergeInputChains1_0,
/*27748*/         OPC_EmitInteger, MVT::i32, 14, 
/*27751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27765*/       /*Scope*/ 21, /*->27787*/
/*27766*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27769*/         OPC_EmitMergeInputChains1_0,
/*27770*/         OPC_EmitInteger, MVT::i32, 14, 
/*27773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27787*/       0, /*End of Scope*/
/*27788*/     /*Scope*/ 106, /*->27895*/
/*27789*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27791*/       OPC_Scope, 50, /*->27843*/ // 2 children in Scope
/*27793*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27797*/         OPC_Scope, 21, /*->27820*/ // 2 children in Scope
/*27799*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27802*/           OPC_EmitMergeInputChains1_0,
/*27803*/           OPC_EmitInteger, MVT::i32, 14, 
/*27806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27809*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27820*/         /*Scope*/ 21, /*->27842*/
/*27821*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27824*/           OPC_EmitMergeInputChains1_0,
/*27825*/           OPC_EmitInteger, MVT::i32, 14, 
/*27828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27842*/         0, /*End of Scope*/
/*27843*/       /*Scope*/ 50, /*->27894*/
/*27844*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27846*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27848*/         OPC_Scope, 21, /*->27871*/ // 2 children in Scope
/*27850*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27853*/           OPC_EmitMergeInputChains1_0,
/*27854*/           OPC_EmitInteger, MVT::i32, 14, 
/*27857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27871*/         /*Scope*/ 21, /*->27893*/
/*27872*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27875*/           OPC_EmitMergeInputChains1_0,
/*27876*/           OPC_EmitInteger, MVT::i32, 14, 
/*27879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27893*/         0, /*End of Scope*/
/*27894*/       0, /*End of Scope*/
/*27895*/     /*Scope*/ 25, /*->27921*/
/*27896*/       OPC_CheckPredicate, 30, // Predicate_load
/*27898*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27900*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27903*/       OPC_EmitMergeInputChains1_0,
/*27904*/       OPC_EmitInteger, MVT::i32, 14, 
/*27907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27921*/     /*Scope*/ 52, /*->27974*/
/*27922*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27924*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27926*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27928*/       OPC_Scope, 21, /*->27951*/ // 2 children in Scope
/*27930*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27933*/         OPC_EmitMergeInputChains1_0,
/*27934*/         OPC_EmitInteger, MVT::i32, 14, 
/*27937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27951*/       /*Scope*/ 21, /*->27973*/
/*27952*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27955*/         OPC_EmitMergeInputChains1_0,
/*27956*/         OPC_EmitInteger, MVT::i32, 14, 
/*27959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27973*/       0, /*End of Scope*/
/*27974*/     /*Scope*/ 29|128,1/*157*/, /*->28133*/
/*27976*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27978*/       OPC_Scope, 50, /*->28030*/ // 3 children in Scope
/*27980*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27982*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27984*/         OPC_Scope, 21, /*->28007*/ // 2 children in Scope
/*27986*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27989*/           OPC_EmitMergeInputChains1_0,
/*27990*/           OPC_EmitInteger, MVT::i32, 14, 
/*27993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27996*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28007*/         /*Scope*/ 21, /*->28029*/
/*28008*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28011*/           OPC_EmitMergeInputChains1_0,
/*28012*/           OPC_EmitInteger, MVT::i32, 14, 
/*28015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28029*/         0, /*End of Scope*/
/*28030*/       /*Scope*/ 50, /*->28081*/
/*28031*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*28033*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28035*/         OPC_Scope, 21, /*->28058*/ // 2 children in Scope
/*28037*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28040*/           OPC_EmitMergeInputChains1_0,
/*28041*/           OPC_EmitInteger, MVT::i32, 14, 
/*28044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28058*/         /*Scope*/ 21, /*->28080*/
/*28059*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28062*/           OPC_EmitMergeInputChains1_0,
/*28063*/           OPC_EmitInteger, MVT::i32, 14, 
/*28066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28080*/         0, /*End of Scope*/
/*28081*/       /*Scope*/ 50, /*->28132*/
/*28082*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*28084*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28086*/         OPC_Scope, 21, /*->28109*/ // 2 children in Scope
/*28088*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28091*/           OPC_EmitMergeInputChains1_0,
/*28092*/           OPC_EmitInteger, MVT::i32, 14, 
/*28095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28098*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28109*/         /*Scope*/ 21, /*->28131*/
/*28110*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28113*/           OPC_EmitMergeInputChains1_0,
/*28114*/           OPC_EmitInteger, MVT::i32, 14, 
/*28117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28131*/         0, /*End of Scope*/
/*28132*/       0, /*End of Scope*/
/*28133*/     /*Scope*/ 50, /*->28184*/
/*28134*/       OPC_CheckPredicate, 30, // Predicate_load
/*28136*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28138*/       OPC_Scope, 21, /*->28161*/ // 2 children in Scope
/*28140*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28143*/         OPC_EmitMergeInputChains1_0,
/*28144*/         OPC_EmitInteger, MVT::i32, 14, 
/*28147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28161*/       /*Scope*/ 21, /*->28183*/
/*28162*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28165*/         OPC_EmitMergeInputChains1_0,
/*28166*/         OPC_EmitInteger, MVT::i32, 14, 
/*28169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*28183*/       0, /*End of Scope*/
/*28184*/     /*Scope*/ 106, /*->28291*/
/*28185*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*28187*/       OPC_Scope, 50, /*->28239*/ // 2 children in Scope
/*28189*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*28191*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28193*/         OPC_Scope, 21, /*->28216*/ // 2 children in Scope
/*28195*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28198*/           OPC_EmitMergeInputChains1_0,
/*28199*/           OPC_EmitInteger, MVT::i32, 14, 
/*28202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28205*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28216*/         /*Scope*/ 21, /*->28238*/
/*28217*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28220*/           OPC_EmitMergeInputChains1_0,
/*28221*/           OPC_EmitInteger, MVT::i32, 14, 
/*28224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28238*/         0, /*End of Scope*/
/*28239*/       /*Scope*/ 50, /*->28290*/
/*28240*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*28242*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28244*/         OPC_Scope, 21, /*->28267*/ // 2 children in Scope
/*28246*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28249*/           OPC_EmitMergeInputChains1_0,
/*28250*/           OPC_EmitInteger, MVT::i32, 14, 
/*28253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28256*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28267*/         /*Scope*/ 21, /*->28289*/
/*28268*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28271*/           OPC_EmitMergeInputChains1_0,
/*28272*/           OPC_EmitInteger, MVT::i32, 14, 
/*28275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28289*/         0, /*End of Scope*/
/*28290*/       0, /*End of Scope*/
/*28291*/     /*Scope*/ 106, /*->28398*/
/*28292*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*28294*/       OPC_Scope, 50, /*->28346*/ // 2 children in Scope
/*28296*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28298*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28300*/         OPC_Scope, 21, /*->28323*/ // 2 children in Scope
/*28302*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28305*/           OPC_EmitMergeInputChains1_0,
/*28306*/           OPC_EmitInteger, MVT::i32, 14, 
/*28309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*28323*/         /*Scope*/ 21, /*->28345*/
/*28324*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28327*/           OPC_EmitMergeInputChains1_0,
/*28328*/           OPC_EmitInteger, MVT::i32, 14, 
/*28331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28345*/         0, /*End of Scope*/
/*28346*/       /*Scope*/ 50, /*->28397*/
/*28347*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28349*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28351*/         OPC_Scope, 21, /*->28374*/ // 2 children in Scope
/*28353*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28356*/           OPC_EmitMergeInputChains1_0,
/*28357*/           OPC_EmitInteger, MVT::i32, 14, 
/*28360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*28374*/         /*Scope*/ 21, /*->28396*/
/*28375*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28378*/           OPC_EmitMergeInputChains1_0,
/*28379*/           OPC_EmitInteger, MVT::i32, 14, 
/*28382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28396*/         0, /*End of Scope*/
/*28397*/       0, /*End of Scope*/
/*28398*/     /*Scope*/ 52, /*->28451*/
/*28399*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*28401*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*28403*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28405*/       OPC_Scope, 21, /*->28428*/ // 2 children in Scope
/*28407*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28410*/         OPC_EmitMergeInputChains1_0,
/*28411*/         OPC_EmitInteger, MVT::i32, 14, 
/*28414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28428*/       /*Scope*/ 21, /*->28450*/
/*28429*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28432*/         OPC_EmitMergeInputChains1_0,
/*28433*/         OPC_EmitInteger, MVT::i32, 14, 
/*28436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28450*/       0, /*End of Scope*/
/*28451*/     /*Scope*/ 29|128,1/*157*/, /*->28610*/
/*28453*/       OPC_CheckPredicate, 62, // Predicate_extload
/*28455*/       OPC_Scope, 50, /*->28507*/ // 3 children in Scope
/*28457*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*28459*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28461*/         OPC_Scope, 21, /*->28484*/ // 2 children in Scope
/*28463*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28466*/           OPC_EmitMergeInputChains1_0,
/*28467*/           OPC_EmitInteger, MVT::i32, 14, 
/*28470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28484*/         /*Scope*/ 21, /*->28506*/
/*28485*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28488*/           OPC_EmitMergeInputChains1_0,
/*28489*/           OPC_EmitInteger, MVT::i32, 14, 
/*28492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28506*/         0, /*End of Scope*/
/*28507*/       /*Scope*/ 50, /*->28558*/
/*28508*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*28510*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28512*/         OPC_Scope, 21, /*->28535*/ // 2 children in Scope
/*28514*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28517*/           OPC_EmitMergeInputChains1_0,
/*28518*/           OPC_EmitInteger, MVT::i32, 14, 
/*28521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28524*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28535*/         /*Scope*/ 21, /*->28557*/
/*28536*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28539*/           OPC_EmitMergeInputChains1_0,
/*28540*/           OPC_EmitInteger, MVT::i32, 14, 
/*28543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28557*/         0, /*End of Scope*/
/*28558*/       /*Scope*/ 50, /*->28609*/
/*28559*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*28561*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28563*/         OPC_Scope, 21, /*->28586*/ // 2 children in Scope
/*28565*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28568*/           OPC_EmitMergeInputChains1_0,
/*28569*/           OPC_EmitInteger, MVT::i32, 14, 
/*28572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28586*/         /*Scope*/ 21, /*->28608*/
/*28587*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28590*/           OPC_EmitMergeInputChains1_0,
/*28591*/           OPC_EmitInteger, MVT::i32, 14, 
/*28594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28597*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28608*/         0, /*End of Scope*/
/*28609*/       0, /*End of Scope*/
/*28610*/     /*Scope*/ 106|128,3/*490*/, /*->29102*/
/*28612*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*28614*/       OPC_Scope, 88, /*->28704*/ // 4 children in Scope
/*28616*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28618*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28620*/         OPC_Scope, 40, /*->28662*/ // 2 children in Scope
/*28622*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28625*/           OPC_EmitMergeInputChains1_0,
/*28626*/           OPC_EmitInteger, MVT::i32, 14, 
/*28629*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28632*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28643*/           OPC_EmitInteger, MVT::i32, 14, 
/*28646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28649*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28659*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28662*/         /*Scope*/ 40, /*->28703*/
/*28663*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28666*/           OPC_EmitMergeInputChains1_0,
/*28667*/           OPC_EmitInteger, MVT::i32, 14, 
/*28670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28673*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28684*/           OPC_EmitInteger, MVT::i32, 14, 
/*28687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28690*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28700*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28703*/         0, /*End of Scope*/
/*28704*/       /*Scope*/ 88, /*->28793*/
/*28705*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28707*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28709*/         OPC_Scope, 40, /*->28751*/ // 2 children in Scope
/*28711*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28714*/           OPC_EmitMergeInputChains1_0,
/*28715*/           OPC_EmitInteger, MVT::i32, 14, 
/*28718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28721*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28732*/           OPC_EmitInteger, MVT::i32, 14, 
/*28735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28738*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28748*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28751*/         /*Scope*/ 40, /*->28792*/
/*28752*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28755*/           OPC_EmitMergeInputChains1_0,
/*28756*/           OPC_EmitInteger, MVT::i32, 14, 
/*28759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28762*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28773*/           OPC_EmitInteger, MVT::i32, 14, 
/*28776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28779*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28789*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28792*/         0, /*End of Scope*/
/*28793*/       /*Scope*/ 24|128,1/*152*/, /*->28947*/
/*28795*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28797*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28799*/         OPC_Scope, 72, /*->28873*/ // 2 children in Scope
/*28801*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28804*/           OPC_EmitMergeInputChains1_0,
/*28805*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28808*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28811*/           OPC_EmitInteger, MVT::i32, 14, 
/*28814*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28817*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28828*/           OPC_EmitInteger, MVT::i32, 24, 
/*28831*/           OPC_EmitInteger, MVT::i32, 14, 
/*28834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28837*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28849*/           OPC_EmitInteger, MVT::i32, 24, 
/*28852*/           OPC_EmitInteger, MVT::i32, 14, 
/*28855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28858*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28870*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28873*/         /*Scope*/ 72, /*->28946*/
/*28874*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28877*/           OPC_EmitMergeInputChains1_0,
/*28878*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28881*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28884*/           OPC_EmitInteger, MVT::i32, 14, 
/*28887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28890*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28901*/           OPC_EmitInteger, MVT::i32, 24, 
/*28904*/           OPC_EmitInteger, MVT::i32, 14, 
/*28907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28910*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28922*/           OPC_EmitInteger, MVT::i32, 24, 
/*28925*/           OPC_EmitInteger, MVT::i32, 14, 
/*28928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28931*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28943*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28946*/         0, /*End of Scope*/
/*28947*/       /*Scope*/ 24|128,1/*152*/, /*->29101*/
/*28949*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28951*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28953*/         OPC_Scope, 72, /*->29027*/ // 2 children in Scope
/*28955*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28958*/           OPC_EmitMergeInputChains1_0,
/*28959*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28962*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28965*/           OPC_EmitInteger, MVT::i32, 14, 
/*28968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28971*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28982*/           OPC_EmitInteger, MVT::i32, 16, 
/*28985*/           OPC_EmitInteger, MVT::i32, 14, 
/*28988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28991*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29003*/           OPC_EmitInteger, MVT::i32, 16, 
/*29006*/           OPC_EmitInteger, MVT::i32, 14, 
/*29009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29012*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29024*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*29027*/         /*Scope*/ 72, /*->29100*/
/*29028*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29031*/           OPC_EmitMergeInputChains1_0,
/*29032*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29035*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29038*/           OPC_EmitInteger, MVT::i32, 14, 
/*29041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29044*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29055*/           OPC_EmitInteger, MVT::i32, 16, 
/*29058*/           OPC_EmitInteger, MVT::i32, 14, 
/*29061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29064*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29076*/           OPC_EmitInteger, MVT::i32, 16, 
/*29079*/           OPC_EmitInteger, MVT::i32, 14, 
/*29082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29085*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29097*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*29100*/         0, /*End of Scope*/
/*29101*/       0, /*End of Scope*/
/*29102*/     0, /*End of Scope*/
/*29103*/   /*Scope*/ 1|128,2/*257*/, /*->29362*/
/*29105*/     OPC_MoveChild, 1,
/*29107*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29110*/     OPC_RecordChild0, // #1 = $addr
/*29111*/     OPC_MoveChild, 0,
/*29113*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29116*/     OPC_MoveParent,
/*29117*/     OPC_MoveParent,
/*29118*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*29120*/     OPC_CheckType, MVT::i32,
/*29122*/     OPC_Scope, 44, /*->29168*/ // 5 children in Scope
/*29124*/       OPC_CheckPredicate, 30, // Predicate_load
/*29126*/       OPC_Scope, 19, /*->29147*/ // 2 children in Scope
/*29128*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29130*/         OPC_EmitMergeInputChains1_0,
/*29131*/         OPC_EmitInteger, MVT::i32, 14, 
/*29134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*29147*/       /*Scope*/ 19, /*->29167*/
/*29148*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29150*/         OPC_EmitMergeInputChains1_0,
/*29151*/         OPC_EmitInteger, MVT::i32, 14, 
/*29154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*29167*/       0, /*End of Scope*/
/*29168*/     /*Scope*/ 48, /*->29217*/
/*29169*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29171*/       OPC_Scope, 21, /*->29194*/ // 2 children in Scope
/*29173*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*29175*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29177*/         OPC_EmitMergeInputChains1_0,
/*29178*/         OPC_EmitInteger, MVT::i32, 14, 
/*29181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29194*/       /*Scope*/ 21, /*->29216*/
/*29195*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*29197*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29199*/         OPC_EmitMergeInputChains1_0,
/*29200*/         OPC_EmitInteger, MVT::i32, 14, 
/*29203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29216*/       0, /*End of Scope*/
/*29217*/     /*Scope*/ 48, /*->29266*/
/*29218*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29220*/       OPC_Scope, 21, /*->29243*/ // 2 children in Scope
/*29222*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*29224*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29226*/         OPC_EmitMergeInputChains1_0,
/*29227*/         OPC_EmitInteger, MVT::i32, 14, 
/*29230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*29243*/       /*Scope*/ 21, /*->29265*/
/*29244*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*29246*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29248*/         OPC_EmitMergeInputChains1_0,
/*29249*/         OPC_EmitInteger, MVT::i32, 14, 
/*29252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*29265*/       0, /*End of Scope*/
/*29266*/     /*Scope*/ 23, /*->29290*/
/*29267*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29269*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*29271*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29273*/       OPC_EmitMergeInputChains1_0,
/*29274*/       OPC_EmitInteger, MVT::i32, 14, 
/*29277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29290*/     /*Scope*/ 70, /*->29361*/
/*29291*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29293*/       OPC_Scope, 21, /*->29316*/ // 3 children in Scope
/*29295*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*29297*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29299*/         OPC_EmitMergeInputChains1_0,
/*29300*/         OPC_EmitInteger, MVT::i32, 14, 
/*29303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29316*/       /*Scope*/ 21, /*->29338*/
/*29317*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*29319*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29321*/         OPC_EmitMergeInputChains1_0,
/*29322*/         OPC_EmitInteger, MVT::i32, 14, 
/*29325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29338*/       /*Scope*/ 21, /*->29360*/
/*29339*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*29341*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29343*/         OPC_EmitMergeInputChains1_0,
/*29344*/         OPC_EmitInteger, MVT::i32, 14, 
/*29347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29360*/       0, /*End of Scope*/
/*29361*/     0, /*End of Scope*/
/*29362*/   /*Scope*/ 86|128,17/*2262*/, /*->31626*/
/*29364*/     OPC_RecordChild1, // #1 = $addr
/*29365*/     OPC_CheckChild1Type, MVT::i32,
/*29367*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*29369*/     OPC_Scope, 12|128,1/*140*/, /*->29512*/ // 29 children in Scope
/*29372*/       OPC_CheckPredicate, 30, // Predicate_load
/*29374*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->29486
/*29377*/         OPC_Scope, 25, /*->29404*/ // 2 children in Scope
/*29379*/           OPC_CheckPredicate, 66, // Predicate_alignedload32
/*29381*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29383*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29386*/           OPC_EmitMergeInputChains1_0,
/*29387*/           OPC_EmitInteger, MVT::i32, 14, 
/*29390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*29404*/         /*Scope*/ 80, /*->29485*/
/*29405*/           OPC_Scope, 25, /*->29432*/ // 3 children in Scope
/*29407*/             OPC_CheckPredicate, 67, // Predicate_hword_alignedload
/*29409*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*29411*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29414*/             OPC_EmitMergeInputChains1_0,
/*29415*/             OPC_EmitInteger, MVT::i32, 14, 
/*29418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29421*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*29432*/           /*Scope*/ 25, /*->29458*/
/*29433*/             OPC_CheckPredicate, 68, // Predicate_byte_alignedload
/*29435*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*29437*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29440*/             OPC_EmitMergeInputChains1_0,
/*29441*/             OPC_EmitInteger, MVT::i32, 14, 
/*29444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*29458*/           /*Scope*/ 25, /*->29484*/
/*29459*/             OPC_CheckPredicate, 69, // Predicate_non_word_alignedload
/*29461*/             OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*29463*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29466*/             OPC_EmitMergeInputChains1_0,
/*29467*/             OPC_EmitInteger, MVT::i32, 14, 
/*29470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29473*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29484*/           0, /*End of Scope*/
/*29485*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->29511
/*29488*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29490*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29493*/         OPC_EmitMergeInputChains1_0,
/*29494*/         OPC_EmitInteger, MVT::i32, 14, 
/*29497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*29512*/     /*Scope*/ 46, /*->29559*/
/*29513*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29515*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*29517*/       OPC_CheckType, MVT::v8i16,
/*29519*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29522*/       OPC_EmitMergeInputChains1_0,
/*29523*/       OPC_EmitInteger, MVT::i32, 14, 
/*29526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29529*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29540*/       OPC_EmitInteger, MVT::i32, 14, 
/*29543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29546*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29556*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29559*/     /*Scope*/ 46, /*->29606*/
/*29560*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29562*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*29564*/       OPC_CheckType, MVT::v8i16,
/*29566*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29569*/       OPC_EmitMergeInputChains1_0,
/*29570*/       OPC_EmitInteger, MVT::i32, 14, 
/*29573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29576*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29587*/       OPC_EmitInteger, MVT::i32, 14, 
/*29590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29593*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29603*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29606*/     /*Scope*/ 46, /*->29653*/
/*29607*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29609*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*29611*/       OPC_CheckType, MVT::v8i16,
/*29613*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29616*/       OPC_EmitMergeInputChains1_0,
/*29617*/       OPC_EmitInteger, MVT::i32, 14, 
/*29620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29623*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29634*/       OPC_EmitInteger, MVT::i32, 14, 
/*29637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29640*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29650*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29653*/     /*Scope*/ 46, /*->29700*/
/*29654*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29656*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*29658*/       OPC_CheckType, MVT::v4i32,
/*29660*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29663*/       OPC_EmitMergeInputChains1_0,
/*29664*/       OPC_EmitInteger, MVT::i32, 14, 
/*29667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29670*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29681*/       OPC_EmitInteger, MVT::i32, 14, 
/*29684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29687*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29697*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29700*/     /*Scope*/ 46, /*->29747*/
/*29701*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29703*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*29705*/       OPC_CheckType, MVT::v4i32,
/*29707*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29710*/       OPC_EmitMergeInputChains1_0,
/*29711*/       OPC_EmitInteger, MVT::i32, 14, 
/*29714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29717*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29728*/       OPC_EmitInteger, MVT::i32, 14, 
/*29731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29734*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29744*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29747*/     /*Scope*/ 46, /*->29794*/
/*29748*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29750*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*29752*/       OPC_CheckType, MVT::v4i32,
/*29754*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29757*/       OPC_EmitMergeInputChains1_0,
/*29758*/       OPC_EmitInteger, MVT::i32, 14, 
/*29761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29764*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29775*/       OPC_EmitInteger, MVT::i32, 14, 
/*29778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29781*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29791*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29794*/     /*Scope*/ 46, /*->29841*/
/*29795*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29797*/       OPC_CheckPredicate, 76, // Predicate_extloadvi32
/*29799*/       OPC_CheckType, MVT::v2i64,
/*29801*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29804*/       OPC_EmitMergeInputChains1_0,
/*29805*/       OPC_EmitInteger, MVT::i32, 14, 
/*29808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29811*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29822*/       OPC_EmitInteger, MVT::i32, 14, 
/*29825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29828*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29838*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29841*/     /*Scope*/ 46, /*->29888*/
/*29842*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29844*/       OPC_CheckPredicate, 77, // Predicate_zextloadvi32
/*29846*/       OPC_CheckType, MVT::v2i64,
/*29848*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29851*/       OPC_EmitMergeInputChains1_0,
/*29852*/       OPC_EmitInteger, MVT::i32, 14, 
/*29855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29858*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29869*/       OPC_EmitInteger, MVT::i32, 14, 
/*29872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29875*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29885*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29888*/     /*Scope*/ 46, /*->29935*/
/*29889*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29891*/       OPC_CheckPredicate, 78, // Predicate_sextloadvi32
/*29893*/       OPC_CheckType, MVT::v2i64,
/*29895*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29898*/       OPC_EmitMergeInputChains1_0,
/*29899*/       OPC_EmitInteger, MVT::i32, 14, 
/*29902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29905*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29916*/       OPC_EmitInteger, MVT::i32, 14, 
/*29919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29922*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29932*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29935*/     /*Scope*/ 67, /*->30003*/
/*29936*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29938*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*29940*/       OPC_CheckType, MVT::v4i16,
/*29942*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29945*/       OPC_EmitMergeInputChains1_0,
/*29946*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29953*/       OPC_EmitInteger, MVT::i32, 0, 
/*29956*/       OPC_EmitInteger, MVT::i32, 14, 
/*29959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29962*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29975*/       OPC_EmitInteger, MVT::i32, 14, 
/*29978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29981*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29991*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29994*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30003*/     /*Scope*/ 67, /*->30071*/
/*30004*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30006*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30008*/       OPC_CheckType, MVT::v4i16,
/*30010*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30013*/       OPC_EmitMergeInputChains1_0,
/*30014*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30021*/       OPC_EmitInteger, MVT::i32, 0, 
/*30024*/       OPC_EmitInteger, MVT::i32, 14, 
/*30027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30030*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30043*/       OPC_EmitInteger, MVT::i32, 14, 
/*30046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30049*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30059*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30062*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30071*/     /*Scope*/ 67, /*->30139*/
/*30072*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30074*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*30076*/       OPC_CheckType, MVT::v4i16,
/*30078*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30081*/       OPC_EmitMergeInputChains1_0,
/*30082*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30089*/       OPC_EmitInteger, MVT::i32, 0, 
/*30092*/       OPC_EmitInteger, MVT::i32, 14, 
/*30095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30098*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30111*/       OPC_EmitInteger, MVT::i32, 14, 
/*30114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30117*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30127*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30130*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30139*/     /*Scope*/ 67, /*->30207*/
/*30140*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30142*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*30144*/       OPC_CheckType, MVT::v2i32,
/*30146*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30149*/       OPC_EmitMergeInputChains1_0,
/*30150*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30157*/       OPC_EmitInteger, MVT::i32, 0, 
/*30160*/       OPC_EmitInteger, MVT::i32, 14, 
/*30163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30166*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30179*/       OPC_EmitInteger, MVT::i32, 14, 
/*30182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30185*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30195*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30198*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30207*/     /*Scope*/ 67, /*->30275*/
/*30208*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30210*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*30212*/       OPC_CheckType, MVT::v2i32,
/*30214*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30217*/       OPC_EmitMergeInputChains1_0,
/*30218*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30225*/       OPC_EmitInteger, MVT::i32, 0, 
/*30228*/       OPC_EmitInteger, MVT::i32, 14, 
/*30231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30234*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30247*/       OPC_EmitInteger, MVT::i32, 14, 
/*30250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30253*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30263*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30266*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30275*/     /*Scope*/ 67, /*->30343*/
/*30276*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30278*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*30280*/       OPC_CheckType, MVT::v2i32,
/*30282*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30285*/       OPC_EmitMergeInputChains1_0,
/*30286*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30293*/       OPC_EmitInteger, MVT::i32, 0, 
/*30296*/       OPC_EmitInteger, MVT::i32, 14, 
/*30299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30302*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30315*/       OPC_EmitInteger, MVT::i32, 14, 
/*30318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30321*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30331*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30334*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30343*/     /*Scope*/ 86, /*->30430*/
/*30344*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30346*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*30348*/       OPC_CheckType, MVT::v4i32,
/*30350*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30353*/       OPC_EmitMergeInputChains1_0,
/*30354*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30361*/       OPC_EmitInteger, MVT::i32, 0, 
/*30364*/       OPC_EmitInteger, MVT::i32, 14, 
/*30367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30370*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30383*/       OPC_EmitInteger, MVT::i32, 14, 
/*30386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30389*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30399*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30402*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30411*/       OPC_EmitInteger, MVT::i32, 14, 
/*30414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30417*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30427*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30430*/     /*Scope*/ 86, /*->30517*/
/*30431*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30433*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30435*/       OPC_CheckType, MVT::v4i32,
/*30437*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30440*/       OPC_EmitMergeInputChains1_0,
/*30441*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30448*/       OPC_EmitInteger, MVT::i32, 0, 
/*30451*/       OPC_EmitInteger, MVT::i32, 14, 
/*30454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30457*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30470*/       OPC_EmitInteger, MVT::i32, 14, 
/*30473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30476*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30486*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30489*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30498*/       OPC_EmitInteger, MVT::i32, 14, 
/*30501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30504*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30514*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30517*/     /*Scope*/ 86, /*->30604*/
/*30518*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30520*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*30522*/       OPC_CheckType, MVT::v4i32,
/*30524*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30527*/       OPC_EmitMergeInputChains1_0,
/*30528*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30535*/       OPC_EmitInteger, MVT::i32, 0, 
/*30538*/       OPC_EmitInteger, MVT::i32, 14, 
/*30541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30544*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30557*/       OPC_EmitInteger, MVT::i32, 14, 
/*30560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30563*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30573*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30576*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30585*/       OPC_EmitInteger, MVT::i32, 14, 
/*30588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30591*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30601*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30604*/     /*Scope*/ 86, /*->30691*/
/*30605*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30607*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*30609*/       OPC_CheckType, MVT::v2i64,
/*30611*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30614*/       OPC_EmitMergeInputChains1_0,
/*30615*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30622*/       OPC_EmitInteger, MVT::i32, 0, 
/*30625*/       OPC_EmitInteger, MVT::i32, 14, 
/*30628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30631*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30644*/       OPC_EmitInteger, MVT::i32, 14, 
/*30647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30650*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30660*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30663*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30672*/       OPC_EmitInteger, MVT::i32, 14, 
/*30675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30678*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30688*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30691*/     /*Scope*/ 86, /*->30778*/
/*30692*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30694*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*30696*/       OPC_CheckType, MVT::v2i64,
/*30698*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30701*/       OPC_EmitMergeInputChains1_0,
/*30702*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30709*/       OPC_EmitInteger, MVT::i32, 0, 
/*30712*/       OPC_EmitInteger, MVT::i32, 14, 
/*30715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30718*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30731*/       OPC_EmitInteger, MVT::i32, 14, 
/*30734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30737*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30747*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30750*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30759*/       OPC_EmitInteger, MVT::i32, 14, 
/*30762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30765*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30775*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30778*/     /*Scope*/ 86, /*->30865*/
/*30779*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30781*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*30783*/       OPC_CheckType, MVT::v2i64,
/*30785*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30788*/       OPC_EmitMergeInputChains1_0,
/*30789*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30796*/       OPC_EmitInteger, MVT::i32, 0, 
/*30799*/       OPC_EmitInteger, MVT::i32, 14, 
/*30802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30805*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30818*/       OPC_EmitInteger, MVT::i32, 14, 
/*30821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30824*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30834*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30837*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30846*/       OPC_EmitInteger, MVT::i32, 14, 
/*30849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30852*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30862*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30865*/     /*Scope*/ 95, /*->30961*/
/*30866*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30868*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*30870*/       OPC_CheckType, MVT::v2i32,
/*30872*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30875*/       OPC_EmitMergeInputChains1_0,
/*30876*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30883*/       OPC_EmitInteger, MVT::i32, 0, 
/*30886*/       OPC_EmitInteger, MVT::i32, 14, 
/*30889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30892*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30905*/       OPC_EmitInteger, MVT::i32, 14, 
/*30908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30911*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30921*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30924*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30933*/       OPC_EmitInteger, MVT::i32, 14, 
/*30936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30939*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30949*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30952*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30961*/     /*Scope*/ 95, /*->31057*/
/*30962*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30964*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30966*/       OPC_CheckType, MVT::v2i32,
/*30968*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30971*/       OPC_EmitMergeInputChains1_0,
/*30972*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30979*/       OPC_EmitInteger, MVT::i32, 0, 
/*30982*/       OPC_EmitInteger, MVT::i32, 14, 
/*30985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30988*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31001*/       OPC_EmitInteger, MVT::i32, 14, 
/*31004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31007*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31017*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31020*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31029*/       OPC_EmitInteger, MVT::i32, 14, 
/*31032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31035*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31045*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31048*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31057*/     /*Scope*/ 95, /*->31153*/
/*31058*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*31060*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*31062*/       OPC_CheckType, MVT::v2i32,
/*31064*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31067*/       OPC_EmitMergeInputChains1_0,
/*31068*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31075*/       OPC_EmitInteger, MVT::i32, 0, 
/*31078*/       OPC_EmitInteger, MVT::i32, 14, 
/*31081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31084*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31097*/       OPC_EmitInteger, MVT::i32, 14, 
/*31100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31103*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31113*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31116*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31125*/       OPC_EmitInteger, MVT::i32, 14, 
/*31128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31131*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31141*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31144*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31153*/     /*Scope*/ 114, /*->31268*/
/*31154*/       OPC_CheckPredicate, 62, // Predicate_extload
/*31156*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*31158*/       OPC_CheckType, MVT::v2i64,
/*31160*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31163*/       OPC_EmitMergeInputChains1_0,
/*31164*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31171*/       OPC_EmitInteger, MVT::i32, 0, 
/*31174*/       OPC_EmitInteger, MVT::i32, 14, 
/*31177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31180*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31193*/       OPC_EmitInteger, MVT::i32, 14, 
/*31196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31199*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31209*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31212*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31221*/       OPC_EmitInteger, MVT::i32, 14, 
/*31224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31227*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31237*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31240*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31249*/       OPC_EmitInteger, MVT::i32, 14, 
/*31252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31255*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31265*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31268*/     /*Scope*/ 114, /*->31383*/
/*31269*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*31271*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*31273*/       OPC_CheckType, MVT::v2i64,
/*31275*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31278*/       OPC_EmitMergeInputChains1_0,
/*31279*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31286*/       OPC_EmitInteger, MVT::i32, 0, 
/*31289*/       OPC_EmitInteger, MVT::i32, 14, 
/*31292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31295*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31308*/       OPC_EmitInteger, MVT::i32, 14, 
/*31311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31314*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31324*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31327*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31336*/       OPC_EmitInteger, MVT::i32, 14, 
/*31339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31342*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31352*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31355*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31364*/       OPC_EmitInteger, MVT::i32, 14, 
/*31367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31370*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31380*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31383*/     /*Scope*/ 114, /*->31498*/
/*31384*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*31386*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*31388*/       OPC_CheckType, MVT::v2i64,
/*31390*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31393*/       OPC_EmitMergeInputChains1_0,
/*31394*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31401*/       OPC_EmitInteger, MVT::i32, 0, 
/*31404*/       OPC_EmitInteger, MVT::i32, 14, 
/*31407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31410*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31423*/       OPC_EmitInteger, MVT::i32, 14, 
/*31426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31429*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31439*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31442*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31451*/       OPC_EmitInteger, MVT::i32, 14, 
/*31454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31457*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31467*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31470*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31479*/       OPC_EmitInteger, MVT::i32, 14, 
/*31482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31485*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31495*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31498*/     /*Scope*/ 126, /*->31625*/
/*31499*/       OPC_CheckPredicate, 30, // Predicate_load
/*31501*/       OPC_CheckType, MVT::v2f64,
/*31503*/       OPC_Scope, 23, /*->31528*/ // 5 children in Scope
/*31505*/         OPC_CheckPredicate, 79, // Predicate_dword_alignedload
/*31507*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31510*/         OPC_EmitMergeInputChains1_0,
/*31511*/         OPC_EmitInteger, MVT::i32, 14, 
/*31514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31528*/       /*Scope*/ 23, /*->31552*/
/*31529*/         OPC_CheckPredicate, 80, // Predicate_word_alignedload
/*31531*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31534*/         OPC_EmitMergeInputChains1_0,
/*31535*/         OPC_EmitInteger, MVT::i32, 14, 
/*31538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31552*/       /*Scope*/ 25, /*->31578*/
/*31553*/         OPC_CheckPredicate, 67, // Predicate_hword_alignedload
/*31555*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*31557*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31560*/         OPC_EmitMergeInputChains1_0,
/*31561*/         OPC_EmitInteger, MVT::i32, 14, 
/*31564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31578*/       /*Scope*/ 25, /*->31604*/
/*31579*/         OPC_CheckPredicate, 68, // Predicate_byte_alignedload
/*31581*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*31583*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31586*/         OPC_EmitMergeInputChains1_0,
/*31587*/         OPC_EmitInteger, MVT::i32, 14, 
/*31590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31604*/       /*Scope*/ 19, /*->31624*/
/*31605*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*31607*/         OPC_EmitMergeInputChains1_0,
/*31608*/         OPC_EmitInteger, MVT::i32, 14, 
/*31611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31624*/       0, /*End of Scope*/
/*31625*/     0, /*End of Scope*/
/*31626*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53|128,5/*693*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32324
/*31631*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31632*/   OPC_MoveChild, 1,
/*31634*/   OPC_Scope, 59|128,2/*315*/, /*->31952*/ // 4 children in Scope
/*31637*/     OPC_CheckInteger, 18|128,1/*146*/, 
/*31640*/     OPC_MoveParent,
/*31641*/     OPC_Scope, 14|128,1/*142*/, /*->31786*/ // 2 children in Scope
/*31644*/       OPC_MoveChild, 2,
/*31646*/       OPC_Scope, 33, /*->31681*/ // 4 children in Scope
/*31648*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*31651*/         OPC_RecordChild0, // #1 = $Rt
/*31652*/         OPC_MoveParent,
/*31653*/         OPC_RecordChild3, // #2 = $addr
/*31654*/         OPC_CheckChild3Type, MVT::i32,
/*31656*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31660*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31663*/         OPC_EmitMergeInputChains1_0,
/*31664*/         OPC_EmitInteger, MVT::i32, 14, 
/*31667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31681*/       /*Scope*/ 34, /*->31716*/
/*31682*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31686*/         OPC_RecordChild0, // #1 = $Rt
/*31687*/         OPC_MoveParent,
/*31688*/         OPC_RecordChild3, // #2 = $addr
/*31689*/         OPC_CheckChild3Type, MVT::i32,
/*31691*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31693*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31695*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31698*/         OPC_EmitMergeInputChains1_0,
/*31699*/         OPC_EmitInteger, MVT::i32, 14, 
/*31702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31716*/       /*Scope*/ 33, /*->31750*/
/*31717*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*31720*/         OPC_RecordChild0, // #1 = $Rt
/*31721*/         OPC_MoveParent,
/*31722*/         OPC_RecordChild3, // #2 = $addr
/*31723*/         OPC_CheckChild3Type, MVT::i32,
/*31725*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31727*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31729*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31732*/         OPC_EmitMergeInputChains1_0,
/*31733*/         OPC_EmitInteger, MVT::i32, 14, 
/*31736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31750*/       /*Scope*/ 34, /*->31785*/
/*31751*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31755*/         OPC_RecordChild0, // #1 = $Rt
/*31756*/         OPC_MoveParent,
/*31757*/         OPC_RecordChild3, // #2 = $addr
/*31758*/         OPC_CheckChild3Type, MVT::i32,
/*31760*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31762*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31764*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31767*/         OPC_EmitMergeInputChains1_0,
/*31768*/         OPC_EmitInteger, MVT::i32, 14, 
/*31771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31785*/       0, /*End of Scope*/
/*31786*/     /*Scope*/ 35|128,1/*163*/, /*->31951*/
/*31788*/       OPC_RecordChild2, // #1 = $Rt
/*31789*/       OPC_RecordChild3, // #2 = $addr
/*31790*/       OPC_CheckChild3Type, MVT::i32,
/*31792*/       OPC_Scope, 26, /*->31820*/ // 6 children in Scope
/*31794*/         OPC_CheckPredicate, 83, // Predicate_strex_4
/*31796*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31798*/         OPC_CheckComplexPat, /*CP*/30, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31801*/         OPC_EmitMergeInputChains1_0,
/*31802*/         OPC_EmitInteger, MVT::i32, 14, 
/*31805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                  // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31820*/       /*Scope*/ 25, /*->31846*/
/*31821*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31823*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31825*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31828*/         OPC_EmitMergeInputChains1_0,
/*31829*/         OPC_EmitInteger, MVT::i32, 14, 
/*31832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31846*/       /*Scope*/ 25, /*->31872*/
/*31847*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31849*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31851*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31854*/         OPC_EmitMergeInputChains1_0,
/*31855*/         OPC_EmitInteger, MVT::i32, 14, 
/*31858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31872*/       /*Scope*/ 25, /*->31898*/
/*31873*/         OPC_CheckPredicate, 83, // Predicate_strex_4
/*31875*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31877*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31880*/         OPC_EmitMergeInputChains1_0,
/*31881*/         OPC_EmitInteger, MVT::i32, 14, 
/*31884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                  // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31898*/       /*Scope*/ 25, /*->31924*/
/*31899*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31901*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31903*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31906*/         OPC_EmitMergeInputChains1_0,
/*31907*/         OPC_EmitInteger, MVT::i32, 14, 
/*31910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31924*/       /*Scope*/ 25, /*->31950*/
/*31925*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31929*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31932*/         OPC_EmitMergeInputChains1_0,
/*31933*/         OPC_EmitInteger, MVT::i32, 14, 
/*31936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31950*/       0, /*End of Scope*/
/*31951*/     0, /*End of Scope*/
/*31952*/   /*Scope*/ 108, /*->32061*/
/*31953*/     OPC_CheckInteger, 20, 
/*31955*/     OPC_MoveParent,
/*31956*/     OPC_RecordChild2, // #1 = $cop
/*31957*/     OPC_MoveChild, 2,
/*31959*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31962*/     OPC_MoveParent,
/*31963*/     OPC_RecordChild3, // #2 = $opc1
/*31964*/     OPC_MoveChild, 3,
/*31966*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31969*/     OPC_MoveParent,
/*31970*/     OPC_RecordChild4, // #3 = $CRn
/*31971*/     OPC_MoveChild, 4,
/*31973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31976*/     OPC_MoveParent,
/*31977*/     OPC_RecordChild5, // #4 = $CRm
/*31978*/     OPC_MoveChild, 5,
/*31980*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31983*/     OPC_MoveParent,
/*31984*/     OPC_RecordChild6, // #5 = $opc2
/*31985*/     OPC_MoveChild, 6,
/*31987*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31990*/     OPC_MoveParent,
/*31991*/     OPC_Scope, 33, /*->32026*/ // 2 children in Scope
/*31993*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31995*/       OPC_EmitMergeInputChains1_0,
/*31996*/       OPC_EmitConvertToTarget, 1,
/*31998*/       OPC_EmitConvertToTarget, 2,
/*32000*/       OPC_EmitConvertToTarget, 3,
/*32002*/       OPC_EmitConvertToTarget, 4,
/*32004*/       OPC_EmitConvertToTarget, 5,
/*32006*/       OPC_EmitInteger, MVT::i32, 14, 
/*32009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32026*/     /*Scope*/ 33, /*->32060*/
/*32027*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32029*/       OPC_EmitMergeInputChains1_0,
/*32030*/       OPC_EmitConvertToTarget, 1,
/*32032*/       OPC_EmitConvertToTarget, 2,
/*32034*/       OPC_EmitConvertToTarget, 3,
/*32036*/       OPC_EmitConvertToTarget, 4,
/*32038*/       OPC_EmitConvertToTarget, 5,
/*32040*/       OPC_EmitInteger, MVT::i32, 14, 
/*32043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32060*/     0, /*End of Scope*/
/*32061*/   /*Scope*/ 100, /*->32162*/
/*32062*/     OPC_CheckInteger, 21, 
/*32064*/     OPC_MoveParent,
/*32065*/     OPC_RecordChild2, // #1 = $cop
/*32066*/     OPC_MoveChild, 2,
/*32068*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32071*/     OPC_MoveParent,
/*32072*/     OPC_RecordChild3, // #2 = $opc1
/*32073*/     OPC_MoveChild, 3,
/*32075*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32078*/     OPC_MoveParent,
/*32079*/     OPC_RecordChild4, // #3 = $CRn
/*32080*/     OPC_MoveChild, 4,
/*32082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32085*/     OPC_MoveParent,
/*32086*/     OPC_RecordChild5, // #4 = $CRm
/*32087*/     OPC_MoveChild, 5,
/*32089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32092*/     OPC_MoveParent,
/*32093*/     OPC_RecordChild6, // #5 = $opc2
/*32094*/     OPC_MoveChild, 6,
/*32096*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32099*/     OPC_MoveParent,
/*32100*/     OPC_Scope, 25, /*->32127*/ // 2 children in Scope
/*32102*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*32104*/       OPC_EmitMergeInputChains1_0,
/*32105*/       OPC_EmitConvertToTarget, 1,
/*32107*/       OPC_EmitConvertToTarget, 2,
/*32109*/       OPC_EmitConvertToTarget, 3,
/*32111*/       OPC_EmitConvertToTarget, 4,
/*32113*/       OPC_EmitConvertToTarget, 5,
/*32115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32127*/     /*Scope*/ 33, /*->32161*/
/*32128*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32130*/       OPC_EmitMergeInputChains1_0,
/*32131*/       OPC_EmitConvertToTarget, 1,
/*32133*/       OPC_EmitConvertToTarget, 2,
/*32135*/       OPC_EmitConvertToTarget, 3,
/*32137*/       OPC_EmitConvertToTarget, 4,
/*32139*/       OPC_EmitConvertToTarget, 5,
/*32141*/       OPC_EmitInteger, MVT::i32, 14, 
/*32144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32161*/     0, /*End of Scope*/
/*32162*/   /*Scope*/ 31|128,1/*159*/, /*->32323*/
/*32164*/     OPC_CheckInteger, 14, 
/*32166*/     OPC_MoveParent,
/*32167*/     OPC_RecordChild2, // #1 = $addr
/*32168*/     OPC_CheckChild2Type, MVT::i32,
/*32170*/     OPC_Scope, 25, /*->32197*/ // 6 children in Scope
/*32172*/       OPC_CheckPredicate, 84, // Predicate_ldrex_4
/*32174*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32176*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32179*/       OPC_EmitMergeInputChains1_0,
/*32180*/       OPC_EmitInteger, MVT::i32, 14, 
/*32183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32197*/     /*Scope*/ 24, /*->32222*/
/*32198*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32200*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32202*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32205*/       OPC_EmitMergeInputChains1_0,
/*32206*/       OPC_EmitInteger, MVT::i32, 14, 
/*32209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32222*/     /*Scope*/ 24, /*->32247*/
/*32223*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32225*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32227*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32230*/       OPC_EmitMergeInputChains1_0,
/*32231*/       OPC_EmitInteger, MVT::i32, 14, 
/*32234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32247*/     /*Scope*/ 24, /*->32272*/
/*32248*/       OPC_CheckPredicate, 84, // Predicate_ldrex_4
/*32250*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32252*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32255*/       OPC_EmitMergeInputChains1_0,
/*32256*/       OPC_EmitInteger, MVT::i32, 14, 
/*32259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32272*/     /*Scope*/ 24, /*->32297*/
/*32273*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32275*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32277*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32280*/       OPC_EmitMergeInputChains1_0,
/*32281*/       OPC_EmitInteger, MVT::i32, 14, 
/*32284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32297*/     /*Scope*/ 24, /*->32322*/
/*32298*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32300*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32302*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32305*/       OPC_EmitMergeInputChains1_0,
/*32306*/       OPC_EmitInteger, MVT::i32, 14, 
/*32309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32322*/     0, /*End of Scope*/
/*32323*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43|128,17/*2219*/,  TARGET_VAL(ISD::XOR),// ->34547
/*32328*/   OPC_Scope, 87|128,1/*215*/, /*->32546*/ // 7 children in Scope
/*32331*/     OPC_RecordChild0, // #0 = $shift
/*32332*/     OPC_Scope, 100, /*->32434*/ // 3 children in Scope
/*32334*/       OPC_MoveChild, 1,
/*32336*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32347*/       OPC_MoveParent,
/*32348*/       OPC_CheckType, MVT::i32,
/*32350*/       OPC_Scope, 27, /*->32379*/ // 3 children in Scope
/*32352*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32354*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32357*/         OPC_EmitInteger, MVT::i32, 14, 
/*32360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32379*/       /*Scope*/ 26, /*->32406*/
/*32380*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32382*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*32385*/         OPC_EmitInteger, MVT::i32, 14, 
/*32388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32406*/       /*Scope*/ 26, /*->32433*/
/*32407*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32409*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32412*/         OPC_EmitInteger, MVT::i32, 14, 
/*32415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*32433*/       0, /*End of Scope*/
/*32434*/     /*Scope*/ 61, /*->32496*/
/*32435*/       OPC_RecordChild1, // #1 = $shift
/*32436*/       OPC_CheckType, MVT::i32,
/*32438*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32440*/       OPC_Scope, 26, /*->32468*/ // 2 children in Scope
/*32442*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32445*/         OPC_EmitInteger, MVT::i32, 14, 
/*32448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32468*/       /*Scope*/ 26, /*->32495*/
/*32469*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32472*/         OPC_EmitInteger, MVT::i32, 14, 
/*32475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32495*/       0, /*End of Scope*/
/*32496*/     /*Scope*/ 48, /*->32545*/
/*32497*/       OPC_MoveChild, 0,
/*32499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32502*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32504*/       OPC_MoveParent,
/*32505*/       OPC_MoveChild, 1,
/*32507*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32518*/       OPC_MoveParent,
/*32519*/       OPC_CheckType, MVT::i32,
/*32521*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32523*/       OPC_EmitConvertToTarget, 0,
/*32525*/       OPC_EmitInteger, MVT::i32, 14, 
/*32528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32545*/     0, /*End of Scope*/
/*32546*/   /*Scope*/ 49, /*->32596*/
/*32547*/     OPC_MoveChild, 0,
/*32549*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32560*/     OPC_MoveParent,
/*32561*/     OPC_RecordChild1, // #0 = $imm
/*32562*/     OPC_MoveChild, 1,
/*32564*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32567*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32569*/     OPC_MoveParent,
/*32570*/     OPC_CheckType, MVT::i32,
/*32572*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32574*/     OPC_EmitConvertToTarget, 0,
/*32576*/     OPC_EmitInteger, MVT::i32, 14, 
/*32579*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32596*/   /*Scope*/ 105|128,2/*361*/, /*->32959*/
/*32598*/     OPC_RecordChild0, // #0 = $Rn
/*32599*/     OPC_Scope, 117, /*->32718*/ // 3 children in Scope
/*32601*/       OPC_RecordChild1, // #1 = $shift
/*32602*/       OPC_CheckType, MVT::i32,
/*32604*/       OPC_Scope, 27, /*->32633*/ // 4 children in Scope
/*32606*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32608*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32611*/         OPC_EmitInteger, MVT::i32, 14, 
/*32614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32633*/       /*Scope*/ 27, /*->32661*/
/*32634*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32636*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32639*/         OPC_EmitInteger, MVT::i32, 14, 
/*32642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32661*/       /*Scope*/ 27, /*->32689*/
/*32662*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32664*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32667*/         OPC_EmitInteger, MVT::i32, 14, 
/*32670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32689*/       /*Scope*/ 27, /*->32717*/
/*32690*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32692*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32695*/         OPC_EmitInteger, MVT::i32, 14, 
/*32698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32717*/       0, /*End of Scope*/
/*32718*/     /*Scope*/ 87, /*->32806*/
/*32719*/       OPC_MoveChild, 1,
/*32721*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32732*/       OPC_MoveParent,
/*32733*/       OPC_CheckType, MVT::i32,
/*32735*/       OPC_Scope, 22, /*->32759*/ // 3 children in Scope
/*32737*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32739*/         OPC_EmitInteger, MVT::i32, 14, 
/*32742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*32759*/       /*Scope*/ 22, /*->32782*/
/*32760*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32762*/         OPC_EmitInteger, MVT::i32, 14, 
/*32765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*32782*/       /*Scope*/ 22, /*->32805*/
/*32783*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32785*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32788*/         OPC_EmitInteger, MVT::i32, 14, 
/*32791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*32805*/       0, /*End of Scope*/
/*32806*/     /*Scope*/ 22|128,1/*150*/, /*->32958*/
/*32808*/       OPC_RecordChild1, // #1 = $imm
/*32809*/       OPC_Scope, 69, /*->32880*/ // 2 children in Scope
/*32811*/         OPC_MoveChild, 1,
/*32813*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32816*/         OPC_Scope, 30, /*->32848*/ // 2 children in Scope
/*32818*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*32820*/           OPC_MoveParent,
/*32821*/           OPC_CheckType, MVT::i32,
/*32823*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32825*/           OPC_EmitConvertToTarget, 1,
/*32827*/           OPC_EmitInteger, MVT::i32, 14, 
/*32830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*32848*/         /*Scope*/ 30, /*->32879*/
/*32849*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32851*/           OPC_MoveParent,
/*32852*/           OPC_CheckType, MVT::i32,
/*32854*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32856*/           OPC_EmitConvertToTarget, 1,
/*32858*/           OPC_EmitInteger, MVT::i32, 14, 
/*32861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*32879*/         0, /*End of Scope*/
/*32880*/       /*Scope*/ 76, /*->32957*/
/*32881*/         OPC_CheckType, MVT::i32,
/*32883*/         OPC_Scope, 23, /*->32908*/ // 3 children in Scope
/*32885*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32887*/           OPC_EmitInteger, MVT::i32, 14, 
/*32890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*32908*/         /*Scope*/ 23, /*->32932*/
/*32909*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32911*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32914*/           OPC_EmitInteger, MVT::i32, 14, 
/*32917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32920*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32932*/         /*Scope*/ 23, /*->32956*/
/*32933*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32935*/           OPC_EmitInteger, MVT::i32, 14, 
/*32938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32944*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32956*/         0, /*End of Scope*/
/*32957*/       0, /*End of Scope*/
/*32958*/     0, /*End of Scope*/
/*32959*/   /*Scope*/ 37|128,10/*1317*/, /*->34278*/
/*32961*/     OPC_MoveChild, 0,
/*32963*/     OPC_SwitchOpcode /*3 cases */, 57|128,7/*953*/,  TARGET_VAL(ISD::BITCAST),// ->33921
/*32968*/       OPC_MoveChild, 0,
/*32970*/       OPC_SwitchOpcode /*2 cases */, 43|128,3/*427*/,  TARGET_VAL(ARMISD::VSHRs),// ->33402
/*32975*/         OPC_RecordChild0, // #0 = $src
/*32976*/         OPC_MoveChild, 1,
/*32978*/         OPC_Scope, 81|128,1/*209*/, /*->33190*/ // 2 children in Scope
/*32981*/           OPC_CheckInteger, 7, 
/*32983*/           OPC_MoveParent,
/*32984*/           OPC_SwitchType /*2 cases */, 100,  MVT::v8i8,// ->33087
/*32987*/             OPC_MoveParent,
/*32988*/             OPC_MoveParent,
/*32989*/             OPC_MoveChild, 1,
/*32991*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32994*/             OPC_MoveChild, 0,
/*32996*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32999*/             OPC_MoveChild, 0,
/*33001*/             OPC_Scope, 41, /*->33044*/ // 2 children in Scope
/*33003*/               OPC_CheckSame, 0,
/*33005*/               OPC_MoveParent,
/*33006*/               OPC_MoveChild, 1,
/*33008*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33011*/               OPC_MoveChild, 0,
/*33013*/               OPC_CheckSame, 0,
/*33015*/               OPC_MoveParent,
/*33016*/               OPC_MoveChild, 1,
/*33018*/               OPC_CheckInteger, 7, 
/*33020*/               OPC_MoveParent,
/*33021*/               OPC_MoveParent,
/*33022*/               OPC_CheckType, MVT::v8i8,
/*33024*/               OPC_MoveParent,
/*33025*/               OPC_MoveParent,
/*33026*/               OPC_CheckType, MVT::v2i32,
/*33028*/               OPC_EmitInteger, MVT::i32, 14, 
/*33031*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33034*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33044*/             /*Scope*/ 41, /*->33086*/
/*33045*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33048*/               OPC_MoveChild, 0,
/*33050*/               OPC_CheckSame, 0,
/*33052*/               OPC_MoveParent,
/*33053*/               OPC_MoveChild, 1,
/*33055*/               OPC_CheckInteger, 7, 
/*33057*/               OPC_MoveParent,
/*33058*/               OPC_MoveParent,
/*33059*/               OPC_MoveChild, 1,
/*33061*/               OPC_CheckSame, 0,
/*33063*/               OPC_MoveParent,
/*33064*/               OPC_CheckType, MVT::v8i8,
/*33066*/               OPC_MoveParent,
/*33067*/               OPC_MoveParent,
/*33068*/               OPC_CheckType, MVT::v2i32,
/*33070*/               OPC_EmitInteger, MVT::i32, 14, 
/*33073*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33076*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33086*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v16i8,// ->33189
/*33089*/             OPC_MoveParent,
/*33090*/             OPC_MoveParent,
/*33091*/             OPC_MoveChild, 1,
/*33093*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33096*/             OPC_MoveChild, 0,
/*33098*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33101*/             OPC_MoveChild, 0,
/*33103*/             OPC_Scope, 41, /*->33146*/ // 2 children in Scope
/*33105*/               OPC_CheckSame, 0,
/*33107*/               OPC_MoveParent,
/*33108*/               OPC_MoveChild, 1,
/*33110*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33113*/               OPC_MoveChild, 0,
/*33115*/               OPC_CheckSame, 0,
/*33117*/               OPC_MoveParent,
/*33118*/               OPC_MoveChild, 1,
/*33120*/               OPC_CheckInteger, 7, 
/*33122*/               OPC_MoveParent,
/*33123*/               OPC_MoveParent,
/*33124*/               OPC_CheckType, MVT::v16i8,
/*33126*/               OPC_MoveParent,
/*33127*/               OPC_MoveParent,
/*33128*/               OPC_CheckType, MVT::v4i32,
/*33130*/               OPC_EmitInteger, MVT::i32, 14, 
/*33133*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33136*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33146*/             /*Scope*/ 41, /*->33188*/
/*33147*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33150*/               OPC_MoveChild, 0,
/*33152*/               OPC_CheckSame, 0,
/*33154*/               OPC_MoveParent,
/*33155*/               OPC_MoveChild, 1,
/*33157*/               OPC_CheckInteger, 7, 
/*33159*/               OPC_MoveParent,
/*33160*/               OPC_MoveParent,
/*33161*/               OPC_MoveChild, 1,
/*33163*/               OPC_CheckSame, 0,
/*33165*/               OPC_MoveParent,
/*33166*/               OPC_CheckType, MVT::v16i8,
/*33168*/               OPC_MoveParent,
/*33169*/               OPC_MoveParent,
/*33170*/               OPC_CheckType, MVT::v4i32,
/*33172*/               OPC_EmitInteger, MVT::i32, 14, 
/*33175*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33178*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33188*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*33190*/         /*Scope*/ 81|128,1/*209*/, /*->33401*/
/*33192*/           OPC_CheckInteger, 15, 
/*33194*/           OPC_MoveParent,
/*33195*/           OPC_SwitchType /*2 cases */, 100,  MVT::v4i16,// ->33298
/*33198*/             OPC_MoveParent,
/*33199*/             OPC_MoveParent,
/*33200*/             OPC_MoveChild, 1,
/*33202*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33205*/             OPC_MoveChild, 0,
/*33207*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33210*/             OPC_MoveChild, 0,
/*33212*/             OPC_Scope, 41, /*->33255*/ // 2 children in Scope
/*33214*/               OPC_CheckSame, 0,
/*33216*/               OPC_MoveParent,
/*33217*/               OPC_MoveChild, 1,
/*33219*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33222*/               OPC_MoveChild, 0,
/*33224*/               OPC_CheckSame, 0,
/*33226*/               OPC_MoveParent,
/*33227*/               OPC_MoveChild, 1,
/*33229*/               OPC_CheckInteger, 15, 
/*33231*/               OPC_MoveParent,
/*33232*/               OPC_MoveParent,
/*33233*/               OPC_CheckType, MVT::v4i16,
/*33235*/               OPC_MoveParent,
/*33236*/               OPC_MoveParent,
/*33237*/               OPC_CheckType, MVT::v2i32,
/*33239*/               OPC_EmitInteger, MVT::i32, 14, 
/*33242*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33245*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33255*/             /*Scope*/ 41, /*->33297*/
/*33256*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33259*/               OPC_MoveChild, 0,
/*33261*/               OPC_CheckSame, 0,
/*33263*/               OPC_MoveParent,
/*33264*/               OPC_MoveChild, 1,
/*33266*/               OPC_CheckInteger, 15, 
/*33268*/               OPC_MoveParent,
/*33269*/               OPC_MoveParent,
/*33270*/               OPC_MoveChild, 1,
/*33272*/               OPC_CheckSame, 0,
/*33274*/               OPC_MoveParent,
/*33275*/               OPC_CheckType, MVT::v4i16,
/*33277*/               OPC_MoveParent,
/*33278*/               OPC_MoveParent,
/*33279*/               OPC_CheckType, MVT::v2i32,
/*33281*/               OPC_EmitInteger, MVT::i32, 14, 
/*33284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33297*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v8i16,// ->33400
/*33300*/             OPC_MoveParent,
/*33301*/             OPC_MoveParent,
/*33302*/             OPC_MoveChild, 1,
/*33304*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33307*/             OPC_MoveChild, 0,
/*33309*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33312*/             OPC_MoveChild, 0,
/*33314*/             OPC_Scope, 41, /*->33357*/ // 2 children in Scope
/*33316*/               OPC_CheckSame, 0,
/*33318*/               OPC_MoveParent,
/*33319*/               OPC_MoveChild, 1,
/*33321*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33324*/               OPC_MoveChild, 0,
/*33326*/               OPC_CheckSame, 0,
/*33328*/               OPC_MoveParent,
/*33329*/               OPC_MoveChild, 1,
/*33331*/               OPC_CheckInteger, 15, 
/*33333*/               OPC_MoveParent,
/*33334*/               OPC_MoveParent,
/*33335*/               OPC_CheckType, MVT::v8i16,
/*33337*/               OPC_MoveParent,
/*33338*/               OPC_MoveParent,
/*33339*/               OPC_CheckType, MVT::v4i32,
/*33341*/               OPC_EmitInteger, MVT::i32, 14, 
/*33344*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33347*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33357*/             /*Scope*/ 41, /*->33399*/
/*33358*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33361*/               OPC_MoveChild, 0,
/*33363*/               OPC_CheckSame, 0,
/*33365*/               OPC_MoveParent,
/*33366*/               OPC_MoveChild, 1,
/*33368*/               OPC_CheckInteger, 15, 
/*33370*/               OPC_MoveParent,
/*33371*/               OPC_MoveParent,
/*33372*/               OPC_MoveChild, 1,
/*33374*/               OPC_CheckSame, 0,
/*33376*/               OPC_MoveParent,
/*33377*/               OPC_CheckType, MVT::v8i16,
/*33379*/               OPC_MoveParent,
/*33380*/               OPC_MoveParent,
/*33381*/               OPC_CheckType, MVT::v4i32,
/*33383*/               OPC_EmitInteger, MVT::i32, 14, 
/*33386*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33389*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33399*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*33401*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 2|128,4/*514*/,  TARGET_VAL(ISD::ADD),// ->33920
/*33406*/         OPC_Scope, 63, /*->33471*/ // 8 children in Scope
/*33408*/           OPC_RecordChild0, // #0 = $src
/*33409*/           OPC_MoveChild, 1,
/*33411*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33414*/           OPC_MoveChild, 0,
/*33416*/           OPC_CheckSame, 0,
/*33418*/           OPC_MoveParent,
/*33419*/           OPC_MoveChild, 1,
/*33421*/           OPC_CheckInteger, 7, 
/*33423*/           OPC_MoveParent,
/*33424*/           OPC_MoveParent,
/*33425*/           OPC_CheckType, MVT::v8i8,
/*33427*/           OPC_MoveParent,
/*33428*/           OPC_MoveParent,
/*33429*/           OPC_MoveChild, 1,
/*33431*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33434*/           OPC_MoveChild, 0,
/*33436*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33439*/           OPC_MoveChild, 0,
/*33441*/           OPC_CheckSame, 0,
/*33443*/           OPC_MoveParent,
/*33444*/           OPC_MoveChild, 1,
/*33446*/           OPC_CheckInteger, 7, 
/*33448*/           OPC_MoveParent,
/*33449*/           OPC_CheckType, MVT::v8i8,
/*33451*/           OPC_MoveParent,
/*33452*/           OPC_MoveParent,
/*33453*/           OPC_CheckType, MVT::v2i32,
/*33455*/           OPC_EmitInteger, MVT::i32, 14, 
/*33458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33471*/         /*Scope*/ 63, /*->33535*/
/*33472*/           OPC_MoveChild, 0,
/*33474*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33477*/           OPC_RecordChild0, // #0 = $src
/*33478*/           OPC_MoveChild, 1,
/*33480*/           OPC_CheckInteger, 7, 
/*33482*/           OPC_MoveParent,
/*33483*/           OPC_MoveParent,
/*33484*/           OPC_MoveChild, 1,
/*33486*/           OPC_CheckSame, 0,
/*33488*/           OPC_MoveParent,
/*33489*/           OPC_CheckType, MVT::v8i8,
/*33491*/           OPC_MoveParent,
/*33492*/           OPC_MoveParent,
/*33493*/           OPC_MoveChild, 1,
/*33495*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33498*/           OPC_MoveChild, 0,
/*33500*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33503*/           OPC_MoveChild, 0,
/*33505*/           OPC_CheckSame, 0,
/*33507*/           OPC_MoveParent,
/*33508*/           OPC_MoveChild, 1,
/*33510*/           OPC_CheckInteger, 7, 
/*33512*/           OPC_MoveParent,
/*33513*/           OPC_CheckType, MVT::v8i8,
/*33515*/           OPC_MoveParent,
/*33516*/           OPC_MoveParent,
/*33517*/           OPC_CheckType, MVT::v2i32,
/*33519*/           OPC_EmitInteger, MVT::i32, 14, 
/*33522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33535*/         /*Scope*/ 63, /*->33599*/
/*33536*/           OPC_RecordChild0, // #0 = $src
/*33537*/           OPC_MoveChild, 1,
/*33539*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33542*/           OPC_MoveChild, 0,
/*33544*/           OPC_CheckSame, 0,
/*33546*/           OPC_MoveParent,
/*33547*/           OPC_MoveChild, 1,
/*33549*/           OPC_CheckInteger, 15, 
/*33551*/           OPC_MoveParent,
/*33552*/           OPC_MoveParent,
/*33553*/           OPC_CheckType, MVT::v4i16,
/*33555*/           OPC_MoveParent,
/*33556*/           OPC_MoveParent,
/*33557*/           OPC_MoveChild, 1,
/*33559*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33562*/           OPC_MoveChild, 0,
/*33564*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33567*/           OPC_MoveChild, 0,
/*33569*/           OPC_CheckSame, 0,
/*33571*/           OPC_MoveParent,
/*33572*/           OPC_MoveChild, 1,
/*33574*/           OPC_CheckInteger, 15, 
/*33576*/           OPC_MoveParent,
/*33577*/           OPC_CheckType, MVT::v4i16,
/*33579*/           OPC_MoveParent,
/*33580*/           OPC_MoveParent,
/*33581*/           OPC_CheckType, MVT::v2i32,
/*33583*/           OPC_EmitInteger, MVT::i32, 14, 
/*33586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33599*/         /*Scope*/ 63, /*->33663*/
/*33600*/           OPC_MoveChild, 0,
/*33602*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33605*/           OPC_RecordChild0, // #0 = $src
/*33606*/           OPC_MoveChild, 1,
/*33608*/           OPC_CheckInteger, 15, 
/*33610*/           OPC_MoveParent,
/*33611*/           OPC_MoveParent,
/*33612*/           OPC_MoveChild, 1,
/*33614*/           OPC_CheckSame, 0,
/*33616*/           OPC_MoveParent,
/*33617*/           OPC_CheckType, MVT::v4i16,
/*33619*/           OPC_MoveParent,
/*33620*/           OPC_MoveParent,
/*33621*/           OPC_MoveChild, 1,
/*33623*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33626*/           OPC_MoveChild, 0,
/*33628*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33631*/           OPC_MoveChild, 0,
/*33633*/           OPC_CheckSame, 0,
/*33635*/           OPC_MoveParent,
/*33636*/           OPC_MoveChild, 1,
/*33638*/           OPC_CheckInteger, 15, 
/*33640*/           OPC_MoveParent,
/*33641*/           OPC_CheckType, MVT::v4i16,
/*33643*/           OPC_MoveParent,
/*33644*/           OPC_MoveParent,
/*33645*/           OPC_CheckType, MVT::v2i32,
/*33647*/           OPC_EmitInteger, MVT::i32, 14, 
/*33650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33663*/         /*Scope*/ 63, /*->33727*/
/*33664*/           OPC_RecordChild0, // #0 = $src
/*33665*/           OPC_MoveChild, 1,
/*33667*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33670*/           OPC_MoveChild, 0,
/*33672*/           OPC_CheckSame, 0,
/*33674*/           OPC_MoveParent,
/*33675*/           OPC_MoveChild, 1,
/*33677*/           OPC_CheckInteger, 7, 
/*33679*/           OPC_MoveParent,
/*33680*/           OPC_MoveParent,
/*33681*/           OPC_CheckType, MVT::v16i8,
/*33683*/           OPC_MoveParent,
/*33684*/           OPC_MoveParent,
/*33685*/           OPC_MoveChild, 1,
/*33687*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33690*/           OPC_MoveChild, 0,
/*33692*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33695*/           OPC_MoveChild, 0,
/*33697*/           OPC_CheckSame, 0,
/*33699*/           OPC_MoveParent,
/*33700*/           OPC_MoveChild, 1,
/*33702*/           OPC_CheckInteger, 7, 
/*33704*/           OPC_MoveParent,
/*33705*/           OPC_CheckType, MVT::v16i8,
/*33707*/           OPC_MoveParent,
/*33708*/           OPC_MoveParent,
/*33709*/           OPC_CheckType, MVT::v4i32,
/*33711*/           OPC_EmitInteger, MVT::i32, 14, 
/*33714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33717*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33727*/         /*Scope*/ 63, /*->33791*/
/*33728*/           OPC_MoveChild, 0,
/*33730*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33733*/           OPC_RecordChild0, // #0 = $src
/*33734*/           OPC_MoveChild, 1,
/*33736*/           OPC_CheckInteger, 7, 
/*33738*/           OPC_MoveParent,
/*33739*/           OPC_MoveParent,
/*33740*/           OPC_MoveChild, 1,
/*33742*/           OPC_CheckSame, 0,
/*33744*/           OPC_MoveParent,
/*33745*/           OPC_CheckType, MVT::v16i8,
/*33747*/           OPC_MoveParent,
/*33748*/           OPC_MoveParent,
/*33749*/           OPC_MoveChild, 1,
/*33751*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33754*/           OPC_MoveChild, 0,
/*33756*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33759*/           OPC_MoveChild, 0,
/*33761*/           OPC_CheckSame, 0,
/*33763*/           OPC_MoveParent,
/*33764*/           OPC_MoveChild, 1,
/*33766*/           OPC_CheckInteger, 7, 
/*33768*/           OPC_MoveParent,
/*33769*/           OPC_CheckType, MVT::v16i8,
/*33771*/           OPC_MoveParent,
/*33772*/           OPC_MoveParent,
/*33773*/           OPC_CheckType, MVT::v4i32,
/*33775*/           OPC_EmitInteger, MVT::i32, 14, 
/*33778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33781*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33791*/         /*Scope*/ 63, /*->33855*/
/*33792*/           OPC_RecordChild0, // #0 = $src
/*33793*/           OPC_MoveChild, 1,
/*33795*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33798*/           OPC_MoveChild, 0,
/*33800*/           OPC_CheckSame, 0,
/*33802*/           OPC_MoveParent,
/*33803*/           OPC_MoveChild, 1,
/*33805*/           OPC_CheckInteger, 15, 
/*33807*/           OPC_MoveParent,
/*33808*/           OPC_MoveParent,
/*33809*/           OPC_CheckType, MVT::v8i16,
/*33811*/           OPC_MoveParent,
/*33812*/           OPC_MoveParent,
/*33813*/           OPC_MoveChild, 1,
/*33815*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33818*/           OPC_MoveChild, 0,
/*33820*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33823*/           OPC_MoveChild, 0,
/*33825*/           OPC_CheckSame, 0,
/*33827*/           OPC_MoveParent,
/*33828*/           OPC_MoveChild, 1,
/*33830*/           OPC_CheckInteger, 15, 
/*33832*/           OPC_MoveParent,
/*33833*/           OPC_CheckType, MVT::v8i16,
/*33835*/           OPC_MoveParent,
/*33836*/           OPC_MoveParent,
/*33837*/           OPC_CheckType, MVT::v4i32,
/*33839*/           OPC_EmitInteger, MVT::i32, 14, 
/*33842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33845*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33855*/         /*Scope*/ 63, /*->33919*/
/*33856*/           OPC_MoveChild, 0,
/*33858*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33861*/           OPC_RecordChild0, // #0 = $src
/*33862*/           OPC_MoveChild, 1,
/*33864*/           OPC_CheckInteger, 15, 
/*33866*/           OPC_MoveParent,
/*33867*/           OPC_MoveParent,
/*33868*/           OPC_MoveChild, 1,
/*33870*/           OPC_CheckSame, 0,
/*33872*/           OPC_MoveParent,
/*33873*/           OPC_CheckType, MVT::v8i16,
/*33875*/           OPC_MoveParent,
/*33876*/           OPC_MoveParent,
/*33877*/           OPC_MoveChild, 1,
/*33879*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33882*/           OPC_MoveChild, 0,
/*33884*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33887*/           OPC_MoveChild, 0,
/*33889*/           OPC_CheckSame, 0,
/*33891*/           OPC_MoveParent,
/*33892*/           OPC_MoveChild, 1,
/*33894*/           OPC_CheckInteger, 15, 
/*33896*/           OPC_MoveParent,
/*33897*/           OPC_CheckType, MVT::v8i16,
/*33899*/           OPC_MoveParent,
/*33900*/           OPC_MoveParent,
/*33901*/           OPC_CheckType, MVT::v4i32,
/*33903*/           OPC_EmitInteger, MVT::i32, 14, 
/*33906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33919*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 6|128,1/*134*/,  TARGET_VAL(ARMISD::VSHRs),// ->34059
/*33925*/       OPC_RecordChild0, // #0 = $src
/*33926*/       OPC_MoveChild, 1,
/*33928*/       OPC_CheckInteger, 31, 
/*33930*/       OPC_MoveParent,
/*33931*/       OPC_MoveParent,
/*33932*/       OPC_MoveChild, 1,
/*33934*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33937*/       OPC_MoveChild, 0,
/*33939*/       OPC_Scope, 58, /*->33999*/ // 2 children in Scope
/*33941*/         OPC_CheckSame, 0,
/*33943*/         OPC_MoveParent,
/*33944*/         OPC_MoveChild, 1,
/*33946*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33949*/         OPC_MoveChild, 0,
/*33951*/         OPC_CheckSame, 0,
/*33953*/         OPC_MoveParent,
/*33954*/         OPC_MoveChild, 1,
/*33956*/         OPC_CheckInteger, 31, 
/*33958*/         OPC_MoveParent,
/*33959*/         OPC_MoveParent,
/*33960*/         OPC_MoveParent,
/*33961*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->33980
/*33964*/           OPC_EmitInteger, MVT::i32, 14, 
/*33967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33970*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->33998
/*33982*/           OPC_EmitInteger, MVT::i32, 14, 
/*33985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*33999*/       /*Scope*/ 58, /*->34058*/
/*34000*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34003*/         OPC_MoveChild, 0,
/*34005*/         OPC_CheckSame, 0,
/*34007*/         OPC_MoveParent,
/*34008*/         OPC_MoveChild, 1,
/*34010*/         OPC_CheckInteger, 31, 
/*34012*/         OPC_MoveParent,
/*34013*/         OPC_MoveParent,
/*34014*/         OPC_MoveChild, 1,
/*34016*/         OPC_CheckSame, 0,
/*34018*/         OPC_MoveParent,
/*34019*/         OPC_MoveParent,
/*34020*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->34039
/*34023*/           OPC_EmitInteger, MVT::i32, 14, 
/*34026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->34057
/*34041*/           OPC_EmitInteger, MVT::i32, 14, 
/*34044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*34058*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 86|128,1/*214*/,  TARGET_VAL(ISD::ADD),// ->34277
/*34063*/       OPC_Scope, 52, /*->34117*/ // 4 children in Scope
/*34065*/         OPC_RecordChild0, // #0 = $src
/*34066*/         OPC_MoveChild, 1,
/*34068*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34071*/         OPC_MoveChild, 0,
/*34073*/         OPC_CheckSame, 0,
/*34075*/         OPC_MoveParent,
/*34076*/         OPC_MoveChild, 1,
/*34078*/         OPC_CheckInteger, 31, 
/*34080*/         OPC_MoveParent,
/*34081*/         OPC_MoveParent,
/*34082*/         OPC_MoveParent,
/*34083*/         OPC_MoveChild, 1,
/*34085*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34088*/         OPC_MoveChild, 0,
/*34090*/         OPC_CheckSame, 0,
/*34092*/         OPC_MoveParent,
/*34093*/         OPC_MoveChild, 1,
/*34095*/         OPC_CheckInteger, 31, 
/*34097*/         OPC_MoveParent,
/*34098*/         OPC_MoveParent,
/*34099*/         OPC_CheckType, MVT::v2i32,
/*34101*/         OPC_EmitInteger, MVT::i32, 14, 
/*34104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34117*/       /*Scope*/ 52, /*->34170*/
/*34118*/         OPC_MoveChild, 0,
/*34120*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34123*/         OPC_RecordChild0, // #0 = $src
/*34124*/         OPC_MoveChild, 1,
/*34126*/         OPC_CheckInteger, 31, 
/*34128*/         OPC_MoveParent,
/*34129*/         OPC_MoveParent,
/*34130*/         OPC_MoveChild, 1,
/*34132*/         OPC_CheckSame, 0,
/*34134*/         OPC_MoveParent,
/*34135*/         OPC_MoveParent,
/*34136*/         OPC_MoveChild, 1,
/*34138*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34141*/         OPC_MoveChild, 0,
/*34143*/         OPC_CheckSame, 0,
/*34145*/         OPC_MoveParent,
/*34146*/         OPC_MoveChild, 1,
/*34148*/         OPC_CheckInteger, 31, 
/*34150*/         OPC_MoveParent,
/*34151*/         OPC_MoveParent,
/*34152*/         OPC_CheckType, MVT::v2i32,
/*34154*/         OPC_EmitInteger, MVT::i32, 14, 
/*34157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34170*/       /*Scope*/ 52, /*->34223*/
/*34171*/         OPC_RecordChild0, // #0 = $src
/*34172*/         OPC_MoveChild, 1,
/*34174*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34177*/         OPC_MoveChild, 0,
/*34179*/         OPC_CheckSame, 0,
/*34181*/         OPC_MoveParent,
/*34182*/         OPC_MoveChild, 1,
/*34184*/         OPC_CheckInteger, 31, 
/*34186*/         OPC_MoveParent,
/*34187*/         OPC_MoveParent,
/*34188*/         OPC_MoveParent,
/*34189*/         OPC_MoveChild, 1,
/*34191*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34194*/         OPC_MoveChild, 0,
/*34196*/         OPC_CheckSame, 0,
/*34198*/         OPC_MoveParent,
/*34199*/         OPC_MoveChild, 1,
/*34201*/         OPC_CheckInteger, 31, 
/*34203*/         OPC_MoveParent,
/*34204*/         OPC_MoveParent,
/*34205*/         OPC_CheckType, MVT::v4i32,
/*34207*/         OPC_EmitInteger, MVT::i32, 14, 
/*34210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34223*/       /*Scope*/ 52, /*->34276*/
/*34224*/         OPC_MoveChild, 0,
/*34226*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34229*/         OPC_RecordChild0, // #0 = $src
/*34230*/         OPC_MoveChild, 1,
/*34232*/         OPC_CheckInteger, 31, 
/*34234*/         OPC_MoveParent,
/*34235*/         OPC_MoveParent,
/*34236*/         OPC_MoveChild, 1,
/*34238*/         OPC_CheckSame, 0,
/*34240*/         OPC_MoveParent,
/*34241*/         OPC_MoveParent,
/*34242*/         OPC_MoveChild, 1,
/*34244*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34247*/         OPC_MoveChild, 0,
/*34249*/         OPC_CheckSame, 0,
/*34251*/         OPC_MoveParent,
/*34252*/         OPC_MoveChild, 1,
/*34254*/         OPC_CheckInteger, 31, 
/*34256*/         OPC_MoveParent,
/*34257*/         OPC_MoveParent,
/*34258*/         OPC_CheckType, MVT::v4i32,
/*34260*/         OPC_EmitInteger, MVT::i32, 14, 
/*34263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34276*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*34278*/   /*Scope*/ 109, /*->34388*/
/*34279*/     OPC_RecordChild0, // #0 = $Vm
/*34280*/     OPC_MoveChild, 1,
/*34282*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34285*/     OPC_MoveChild, 0,
/*34287*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34290*/     OPC_MoveChild, 0,
/*34292*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34295*/     OPC_MoveParent,
/*34296*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*34298*/     OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->34343
/*34301*/       OPC_MoveParent,
/*34302*/       OPC_MoveParent,
/*34303*/       OPC_CheckType, MVT::v2i32,
/*34305*/       OPC_Scope, 18, /*->34325*/ // 2 children in Scope
/*34307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34309*/         OPC_EmitInteger, MVT::i32, 14, 
/*34312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34325*/       /*Scope*/ 16, /*->34342*/
/*34326*/         OPC_EmitInteger, MVT::i32, 14, 
/*34329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34342*/       0, /*End of Scope*/
              /*SwitchType*/ 42,  MVT::v16i8,// ->34387
/*34345*/       OPC_MoveParent,
/*34346*/       OPC_MoveParent,
/*34347*/       OPC_CheckType, MVT::v4i32,
/*34349*/       OPC_Scope, 18, /*->34369*/ // 2 children in Scope
/*34351*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34353*/         OPC_EmitInteger, MVT::i32, 14, 
/*34356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34369*/       /*Scope*/ 16, /*->34386*/
/*34370*/         OPC_EmitInteger, MVT::i32, 14, 
/*34373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34386*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34388*/   /*Scope*/ 110, /*->34499*/
/*34389*/     OPC_MoveChild, 0,
/*34391*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34394*/     OPC_MoveChild, 0,
/*34396*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34399*/     OPC_MoveChild, 0,
/*34401*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34404*/     OPC_MoveParent,
/*34405*/     OPC_CheckPredicate, 21, // Predicate_NEONimmAllOnesV
/*34407*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->34453
/*34410*/       OPC_MoveParent,
/*34411*/       OPC_MoveParent,
/*34412*/       OPC_RecordChild1, // #0 = $Vm
/*34413*/       OPC_CheckType, MVT::v2i32,
/*34415*/       OPC_Scope, 18, /*->34435*/ // 2 children in Scope
/*34417*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34419*/         OPC_EmitInteger, MVT::i32, 14, 
/*34422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34435*/       /*Scope*/ 16, /*->34452*/
/*34436*/         OPC_EmitInteger, MVT::i32, 14, 
/*34439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34452*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->34498
/*34455*/       OPC_MoveParent,
/*34456*/       OPC_MoveParent,
/*34457*/       OPC_RecordChild1, // #0 = $Vm
/*34458*/       OPC_CheckType, MVT::v4i32,
/*34460*/       OPC_Scope, 18, /*->34480*/ // 2 children in Scope
/*34462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34464*/         OPC_EmitInteger, MVT::i32, 14, 
/*34467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34480*/       /*Scope*/ 16, /*->34497*/
/*34481*/         OPC_EmitInteger, MVT::i32, 14, 
/*34484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34497*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34499*/   /*Scope*/ 46, /*->34546*/
/*34500*/     OPC_RecordChild0, // #0 = $Vn
/*34501*/     OPC_RecordChild1, // #1 = $Vm
/*34502*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->34524
/*34505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34507*/       OPC_EmitInteger, MVT::i32, 14, 
/*34510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->34545
/*34526*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34528*/       OPC_EmitInteger, MVT::i32, 14, 
/*34531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*34546*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->34848
/*34551*/   OPC_Scope, 34, /*->34587*/ // 6 children in Scope
/*34553*/     OPC_MoveChild, 0,
/*34555*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*34558*/     OPC_RecordChild0, // #0 = $Rm
/*34559*/     OPC_MoveParent,
/*34560*/     OPC_MoveChild, 1,
/*34562*/     OPC_CheckInteger, 16, 
/*34564*/     OPC_CheckType, MVT::i32,
/*34566*/     OPC_MoveParent,
/*34567*/     OPC_CheckType, MVT::i32,
/*34569*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*34571*/     OPC_EmitInteger, MVT::i32, 14, 
/*34574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*34587*/   /*Scope*/ 30, /*->34618*/
/*34588*/     OPC_RecordNode, // #0 = $src
/*34589*/     OPC_CheckType, MVT::i32,
/*34591*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34593*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*34596*/     OPC_EmitInteger, MVT::i32, 14, 
/*34599*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34602*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34605*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*34618*/   /*Scope*/ 56, /*->34675*/
/*34619*/     OPC_MoveChild, 0,
/*34621*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*34624*/     OPC_RecordChild0, // #0 = $Rm
/*34625*/     OPC_MoveParent,
/*34626*/     OPC_MoveChild, 1,
/*34628*/     OPC_CheckInteger, 16, 
/*34630*/     OPC_CheckType, MVT::i32,
/*34632*/     OPC_MoveParent,
/*34633*/     OPC_CheckType, MVT::i32,
/*34635*/     OPC_Scope, 18, /*->34655*/ // 2 children in Scope
/*34637*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*34639*/       OPC_EmitInteger, MVT::i32, 14, 
/*34642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*34655*/     /*Scope*/ 18, /*->34674*/
/*34656*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34658*/       OPC_EmitInteger, MVT::i32, 14, 
/*34661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*34674*/     0, /*End of Scope*/
/*34675*/   /*Scope*/ 43, /*->34719*/
/*34676*/     OPC_RecordChild0, // #0 = $lhs
/*34677*/     OPC_MoveChild, 1,
/*34679*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*34682*/     OPC_RecordChild0, // #1 = $rhs
/*34683*/     OPC_MoveChild, 1,
/*34685*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34688*/     OPC_CheckPredicate, 85, // Predicate_lo5AllOne
/*34690*/     OPC_MoveParent,
/*34691*/     OPC_CheckType, MVT::i32,
/*34693*/     OPC_MoveParent,
/*34694*/     OPC_CheckType, MVT::i32,
/*34696*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34698*/     OPC_EmitInteger, MVT::i32, 14, 
/*34701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34704*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34707*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*34719*/   /*Scope*/ 29, /*->34749*/
/*34720*/     OPC_RecordNode, // #0 = $src
/*34721*/     OPC_CheckType, MVT::i32,
/*34723*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34725*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*34728*/     OPC_EmitInteger, MVT::i32, 14, 
/*34731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*34749*/   /*Scope*/ 97, /*->34847*/
/*34750*/     OPC_RecordChild0, // #0 = $Rm
/*34751*/     OPC_RecordChild1, // #1 = $imm
/*34752*/     OPC_Scope, 37, /*->34791*/ // 2 children in Scope
/*34754*/       OPC_MoveChild, 1,
/*34756*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34759*/       OPC_CheckPredicate, 86, // Predicate_imm0_31
/*34761*/       OPC_CheckType, MVT::i32,
/*34763*/       OPC_MoveParent,
/*34764*/       OPC_CheckType, MVT::i32,
/*34766*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34768*/       OPC_EmitConvertToTarget, 1,
/*34770*/       OPC_EmitInteger, MVT::i32, 14, 
/*34773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*34791*/     /*Scope*/ 54, /*->34846*/
/*34792*/       OPC_CheckChild1Type, MVT::i32,
/*34794*/       OPC_CheckType, MVT::i32,
/*34796*/       OPC_Scope, 23, /*->34821*/ // 2 children in Scope
/*34798*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34800*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34803*/         OPC_EmitInteger, MVT::i32, 14, 
/*34806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34821*/       /*Scope*/ 23, /*->34845*/
/*34822*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34824*/         OPC_EmitInteger, MVT::i32, 14, 
/*34827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34845*/       0, /*End of Scope*/
/*34846*/     0, /*End of Scope*/
/*34847*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->35381
/*34852*/   OPC_RecordMemRef,
/*34853*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*34854*/   OPC_RecordChild1, // #1 = $src
/*34855*/   OPC_CheckChild1Type, MVT::i32,
/*34857*/   OPC_CheckType, MVT::i32,
/*34859*/   OPC_Scope, 26, /*->34887*/ // 14 children in Scope
/*34861*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*34863*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34865*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*34868*/     OPC_EmitMergeInputChains1_0,
/*34869*/     OPC_EmitInteger, MVT::i32, 14, 
/*34872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*34887*/   /*Scope*/ 26, /*->34914*/
/*34888*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*34890*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34892*/     OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*34895*/     OPC_EmitMergeInputChains1_0,
/*34896*/     OPC_EmitInteger, MVT::i32, 14, 
/*34899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*34914*/   /*Scope*/ 26, /*->34941*/
/*34915*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*34917*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34919*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*34922*/     OPC_EmitMergeInputChains1_0,
/*34923*/     OPC_EmitInteger, MVT::i32, 14, 
/*34926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*34941*/   /*Scope*/ 26, /*->34968*/
/*34942*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*34944*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34946*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34949*/     OPC_EmitMergeInputChains1_0,
/*34950*/     OPC_EmitInteger, MVT::i32, 14, 
/*34953*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*34968*/   /*Scope*/ 26, /*->34995*/
/*34969*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*34971*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34973*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34976*/     OPC_EmitMergeInputChains1_0,
/*34977*/     OPC_EmitInteger, MVT::i32, 14, 
/*34980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*34995*/   /*Scope*/ 26, /*->35022*/
/*34996*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*34998*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35000*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35003*/     OPC_EmitMergeInputChains1_0,
/*35004*/     OPC_EmitInteger, MVT::i32, 14, 
/*35007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*35022*/   /*Scope*/ 25, /*->35048*/
/*35023*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35025*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35027*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35030*/     OPC_EmitMergeInputChains1_0,
/*35031*/     OPC_EmitInteger, MVT::i32, 14, 
/*35034*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35037*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*35048*/   /*Scope*/ 25, /*->35074*/
/*35049*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35051*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35053*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35056*/     OPC_EmitMergeInputChains1_0,
/*35057*/     OPC_EmitInteger, MVT::i32, 14, 
/*35060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*35074*/   /*Scope*/ 50, /*->35125*/
/*35075*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35077*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35079*/     OPC_Scope, 21, /*->35102*/ // 2 children in Scope
/*35081*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*35084*/       OPC_EmitMergeInputChains1_0,
/*35085*/       OPC_EmitInteger, MVT::i32, 14, 
/*35088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*35102*/     /*Scope*/ 21, /*->35124*/
/*35103*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*35106*/       OPC_EmitMergeInputChains1_0,
/*35107*/       OPC_EmitInteger, MVT::i32, 14, 
/*35110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*35124*/     0, /*End of Scope*/
/*35125*/   /*Scope*/ 50, /*->35176*/
/*35126*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*35128*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35130*/     OPC_Scope, 21, /*->35153*/ // 2 children in Scope
/*35132*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*35135*/       OPC_EmitMergeInputChains1_0,
/*35136*/       OPC_EmitInteger, MVT::i32, 14, 
/*35139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*35153*/     /*Scope*/ 21, /*->35175*/
/*35154*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*35157*/       OPC_EmitMergeInputChains1_0,
/*35158*/       OPC_EmitInteger, MVT::i32, 14, 
/*35161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*35175*/     0, /*End of Scope*/
/*35176*/   /*Scope*/ 50, /*->35227*/
/*35177*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35179*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35181*/     OPC_Scope, 21, /*->35204*/ // 2 children in Scope
/*35183*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*35186*/       OPC_EmitMergeInputChains1_0,
/*35187*/       OPC_EmitInteger, MVT::i32, 14, 
/*35190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*35204*/     /*Scope*/ 21, /*->35226*/
/*35205*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*35208*/       OPC_EmitMergeInputChains1_0,
/*35209*/       OPC_EmitInteger, MVT::i32, 14, 
/*35212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*35226*/     0, /*End of Scope*/
/*35227*/   /*Scope*/ 50, /*->35278*/
/*35228*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35230*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35232*/     OPC_Scope, 21, /*->35255*/ // 2 children in Scope
/*35234*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35237*/       OPC_EmitMergeInputChains1_0,
/*35238*/       OPC_EmitInteger, MVT::i32, 14, 
/*35241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*35255*/     /*Scope*/ 21, /*->35277*/
/*35256*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35259*/       OPC_EmitMergeInputChains1_0,
/*35260*/       OPC_EmitInteger, MVT::i32, 14, 
/*35263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*35277*/     0, /*End of Scope*/
/*35278*/   /*Scope*/ 50, /*->35329*/
/*35279*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*35281*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35283*/     OPC_Scope, 21, /*->35306*/ // 2 children in Scope
/*35285*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35288*/       OPC_EmitMergeInputChains1_0,
/*35289*/       OPC_EmitInteger, MVT::i32, 14, 
/*35292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*35306*/     /*Scope*/ 21, /*->35328*/
/*35307*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35310*/       OPC_EmitMergeInputChains1_0,
/*35311*/       OPC_EmitInteger, MVT::i32, 14, 
/*35314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*35328*/     0, /*End of Scope*/
/*35329*/   /*Scope*/ 50, /*->35380*/
/*35330*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35332*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35334*/     OPC_Scope, 21, /*->35357*/ // 2 children in Scope
/*35336*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35339*/       OPC_EmitMergeInputChains1_0,
/*35340*/       OPC_EmitInteger, MVT::i32, 14, 
/*35343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*35357*/     /*Scope*/ 21, /*->35379*/
/*35358*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35361*/       OPC_EmitMergeInputChains1_0,
/*35362*/       OPC_EmitInteger, MVT::i32, 14, 
/*35365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*35379*/     0, /*End of Scope*/
/*35380*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->35503
/*35384*/   OPC_Scope, 67, /*->35453*/ // 2 children in Scope
/*35386*/     OPC_MoveChild, 0,
/*35388*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*35391*/     OPC_RecordMemRef,
/*35392*/     OPC_RecordNode, // #0 = 'ld' chained node
/*35393*/     OPC_CheckFoldableChainNode,
/*35394*/     OPC_MoveChild, 1,
/*35396*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*35399*/     OPC_RecordChild0, // #1 = $addr
/*35400*/     OPC_MoveChild, 0,
/*35402*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*35405*/     OPC_MoveParent,
/*35406*/     OPC_MoveParent,
/*35407*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*35409*/     OPC_CheckPredicate, 30, // Predicate_load
/*35411*/     OPC_MoveParent,
/*35412*/     OPC_RecordChild1, // #2 = $cp
/*35413*/     OPC_MoveChild, 1,
/*35415*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35418*/     OPC_MoveParent,
/*35419*/     OPC_CheckType, MVT::i32,
/*35421*/     OPC_Scope, 14, /*->35437*/ // 2 children in Scope
/*35423*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35425*/       OPC_EmitMergeInputChains1_0,
/*35426*/       OPC_EmitConvertToTarget, 2,
/*35428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35437*/     /*Scope*/ 14, /*->35452*/
/*35438*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35440*/       OPC_EmitMergeInputChains1_0,
/*35441*/       OPC_EmitConvertToTarget, 2,
/*35443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35452*/     0, /*End of Scope*/
/*35453*/   /*Scope*/ 48, /*->35502*/
/*35454*/     OPC_RecordChild0, // #0 = $a
/*35455*/     OPC_RecordChild1, // #1 = $cp
/*35456*/     OPC_MoveChild, 1,
/*35458*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35461*/     OPC_MoveParent,
/*35462*/     OPC_CheckType, MVT::i32,
/*35464*/     OPC_Scope, 21, /*->35487*/ // 2 children in Scope
/*35466*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35468*/       OPC_EmitConvertToTarget, 1,
/*35470*/       OPC_EmitInteger, MVT::i32, 14, 
/*35473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*35487*/     /*Scope*/ 13, /*->35501*/
/*35488*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*35490*/       OPC_EmitConvertToTarget, 1,
/*35492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*35501*/     0, /*End of Scope*/
/*35502*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,19/*2442*/,  TARGET_VAL(ISD::SUB),// ->37949
/*35507*/   OPC_Scope, 46|128,1/*174*/, /*->35684*/ // 7 children in Scope
/*35510*/     OPC_RecordChild0, // #0 = $Rn
/*35511*/     OPC_RecordChild1, // #1 = $shift
/*35512*/     OPC_CheckType, MVT::i32,
/*35514*/     OPC_Scope, 110, /*->35626*/ // 2 children in Scope
/*35516*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35518*/       OPC_Scope, 26, /*->35546*/ // 4 children in Scope
/*35520*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*35523*/         OPC_EmitInteger, MVT::i32, 14, 
/*35526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35546*/       /*Scope*/ 26, /*->35573*/
/*35547*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*35550*/         OPC_EmitInteger, MVT::i32, 14, 
/*35553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*35573*/       /*Scope*/ 25, /*->35599*/
/*35574*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*35577*/         OPC_EmitInteger, MVT::i32, 14, 
/*35580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35599*/       /*Scope*/ 25, /*->35625*/
/*35600*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*35603*/         OPC_EmitInteger, MVT::i32, 14, 
/*35606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*35625*/       0, /*End of Scope*/
/*35626*/     /*Scope*/ 56, /*->35683*/
/*35627*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35629*/       OPC_Scope, 25, /*->35656*/ // 2 children in Scope
/*35631*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35634*/         OPC_EmitInteger, MVT::i32, 14, 
/*35637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35656*/       /*Scope*/ 25, /*->35682*/
/*35657*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35660*/         OPC_EmitInteger, MVT::i32, 14, 
/*35663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35682*/       0, /*End of Scope*/
/*35683*/     0, /*End of Scope*/
/*35684*/   /*Scope*/ 30, /*->35715*/
/*35685*/     OPC_MoveChild, 0,
/*35687*/     OPC_CheckInteger, 0, 
/*35689*/     OPC_MoveParent,
/*35690*/     OPC_RecordChild1, // #0 = $Rn
/*35691*/     OPC_CheckType, MVT::i32,
/*35693*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35695*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35698*/     OPC_EmitInteger, MVT::i32, 14, 
/*35701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*35715*/   /*Scope*/ 88|128,2/*344*/, /*->36061*/
/*35717*/     OPC_RecordChild0, // #0 = $Rn
/*35718*/     OPC_Scope, 36, /*->35756*/ // 6 children in Scope
/*35720*/       OPC_RecordChild1, // #1 = $imm
/*35721*/       OPC_MoveChild, 1,
/*35723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35726*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35728*/       OPC_MoveParent,
/*35729*/       OPC_CheckType, MVT::i32,
/*35731*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35733*/       OPC_EmitConvertToTarget, 1,
/*35735*/       OPC_EmitInteger, MVT::i32, 14, 
/*35738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35756*/     /*Scope*/ 36, /*->35793*/
/*35757*/       OPC_MoveChild, 0,
/*35759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35762*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*35764*/       OPC_MoveParent,
/*35765*/       OPC_RecordChild1, // #1 = $Rn
/*35766*/       OPC_CheckType, MVT::i32,
/*35768*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35770*/       OPC_EmitConvertToTarget, 0,
/*35772*/       OPC_EmitInteger, MVT::i32, 14, 
/*35775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35793*/     /*Scope*/ 66, /*->35860*/
/*35794*/       OPC_RecordChild1, // #1 = $imm
/*35795*/       OPC_MoveChild, 1,
/*35797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35800*/       OPC_Scope, 30, /*->35832*/ // 2 children in Scope
/*35802*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35804*/         OPC_MoveParent,
/*35805*/         OPC_CheckType, MVT::i32,
/*35807*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35809*/         OPC_EmitConvertToTarget, 1,
/*35811*/         OPC_EmitInteger, MVT::i32, 14, 
/*35814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*35832*/       /*Scope*/ 26, /*->35859*/
/*35833*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*35835*/         OPC_MoveParent,
/*35836*/         OPC_CheckType, MVT::i32,
/*35838*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35840*/         OPC_EmitConvertToTarget, 1,
/*35842*/         OPC_EmitInteger, MVT::i32, 14, 
/*35845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35859*/       0, /*End of Scope*/
/*35860*/     /*Scope*/ 36, /*->35897*/
/*35861*/       OPC_MoveChild, 0,
/*35863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35866*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35868*/       OPC_MoveParent,
/*35869*/       OPC_RecordChild1, // #1 = $Rn
/*35870*/       OPC_CheckType, MVT::i32,
/*35872*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35874*/       OPC_EmitConvertToTarget, 0,
/*35876*/       OPC_EmitInteger, MVT::i32, 14, 
/*35879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35897*/     /*Scope*/ 84, /*->35982*/
/*35898*/       OPC_MoveChild, 1,
/*35900*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->35953
/*35904*/         OPC_RecordChild0, // #1 = $Rn
/*35905*/         OPC_RecordChild1, // #2 = $Rm
/*35906*/         OPC_MoveParent,
/*35907*/         OPC_CheckType, MVT::i32,
/*35909*/         OPC_Scope, 20, /*->35931*/ // 2 children in Scope
/*35911*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*35913*/           OPC_EmitInteger, MVT::i32, 14, 
/*35916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*35931*/         /*Scope*/ 20, /*->35952*/
/*35932*/           OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*35934*/           OPC_EmitInteger, MVT::i32, 14, 
/*35937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35940*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*35952*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->35981
/*35956*/         OPC_RecordChild0, // #1 = $Rn
/*35957*/         OPC_RecordChild1, // #2 = $Rm
/*35958*/         OPC_MoveParent,
/*35959*/         OPC_CheckType, MVT::i32,
/*35961*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*35963*/         OPC_EmitInteger, MVT::i32, 14, 
/*35966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*35982*/     /*Scope*/ 77, /*->36060*/
/*35983*/       OPC_RecordChild1, // #1 = $Rm
/*35984*/       OPC_CheckType, MVT::i32,
/*35986*/       OPC_Scope, 23, /*->36011*/ // 3 children in Scope
/*35988*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35990*/         OPC_EmitInteger, MVT::i32, 14, 
/*35993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36011*/       /*Scope*/ 23, /*->36035*/
/*36012*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36014*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36017*/         OPC_EmitInteger, MVT::i32, 14, 
/*36020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36035*/       /*Scope*/ 23, /*->36059*/
/*36036*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36038*/         OPC_EmitInteger, MVT::i32, 14, 
/*36041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36059*/       0, /*End of Scope*/
/*36060*/     0, /*End of Scope*/
/*36061*/   /*Scope*/ 66|128,1/*194*/, /*->36257*/
/*36063*/     OPC_MoveChild, 0,
/*36065*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36068*/     OPC_MoveChild, 0,
/*36070*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36073*/     OPC_MoveChild, 0,
/*36075*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36078*/     OPC_MoveParent,
/*36079*/     OPC_CheckPredicate, 90, // Predicate_NEONimmAllZerosV
/*36081*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->36169
/*36084*/       OPC_MoveParent,
/*36085*/       OPC_MoveParent,
/*36086*/       OPC_RecordChild1, // #0 = $Vm
/*36087*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->36128
/*36090*/         OPC_Scope, 18, /*->36110*/ // 2 children in Scope
/*36092*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36094*/           OPC_EmitInteger, MVT::i32, 14, 
/*36097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*36110*/         /*Scope*/ 16, /*->36127*/
/*36111*/           OPC_EmitInteger, MVT::i32, 14, 
/*36114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*36127*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->36168
/*36130*/         OPC_Scope, 18, /*->36150*/ // 2 children in Scope
/*36132*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36134*/           OPC_EmitInteger, MVT::i32, 14, 
/*36137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36140*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*36150*/         /*Scope*/ 16, /*->36167*/
/*36151*/           OPC_EmitInteger, MVT::i32, 14, 
/*36154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*36167*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->36256
/*36171*/       OPC_MoveParent,
/*36172*/       OPC_MoveParent,
/*36173*/       OPC_RecordChild1, // #0 = $Vm
/*36174*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->36215
/*36177*/         OPC_Scope, 18, /*->36197*/ // 2 children in Scope
/*36179*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36181*/           OPC_EmitInteger, MVT::i32, 14, 
/*36184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36187*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*36197*/         /*Scope*/ 16, /*->36214*/
/*36198*/           OPC_EmitInteger, MVT::i32, 14, 
/*36201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*36214*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->36255
/*36217*/         OPC_Scope, 18, /*->36237*/ // 2 children in Scope
/*36219*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36221*/           OPC_EmitInteger, MVT::i32, 14, 
/*36224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*36237*/         /*Scope*/ 16, /*->36254*/
/*36238*/           OPC_EmitInteger, MVT::i32, 14, 
/*36241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*36254*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*36257*/   /*Scope*/ 71|128,5/*711*/, /*->36970*/
/*36259*/     OPC_RecordChild0, // #0 = $src1
/*36260*/     OPC_MoveChild, 1,
/*36262*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->36777
/*36267*/       OPC_Scope, 9|128,1/*137*/, /*->36407*/ // 4 children in Scope
/*36270*/         OPC_RecordChild0, // #1 = $Vn
/*36271*/         OPC_MoveChild, 1,
/*36273*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36276*/         OPC_RecordChild0, // #2 = $Vm
/*36277*/         OPC_Scope, 63, /*->36342*/ // 2 children in Scope
/*36279*/           OPC_CheckChild0Type, MVT::v4i16,
/*36281*/           OPC_RecordChild1, // #3 = $lane
/*36282*/           OPC_MoveChild, 1,
/*36284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36287*/           OPC_MoveParent,
/*36288*/           OPC_MoveParent,
/*36289*/           OPC_MoveParent,
/*36290*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->36316
/*36293*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36295*/             OPC_EmitConvertToTarget, 3,
/*36297*/             OPC_EmitInteger, MVT::i32, 14, 
/*36300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->36341
/*36318*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36320*/             OPC_EmitConvertToTarget, 3,
/*36322*/             OPC_EmitInteger, MVT::i32, 14, 
/*36325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36328*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36342*/         /*Scope*/ 63, /*->36406*/
/*36343*/           OPC_CheckChild0Type, MVT::v2i32,
/*36345*/           OPC_RecordChild1, // #3 = $lane
/*36346*/           OPC_MoveChild, 1,
/*36348*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36351*/           OPC_MoveParent,
/*36352*/           OPC_MoveParent,
/*36353*/           OPC_MoveParent,
/*36354*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36380
/*36357*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36359*/             OPC_EmitConvertToTarget, 3,
/*36361*/             OPC_EmitInteger, MVT::i32, 14, 
/*36364*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36367*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36405
/*36382*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36384*/             OPC_EmitConvertToTarget, 3,
/*36386*/             OPC_EmitInteger, MVT::i32, 14, 
/*36389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36392*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36406*/         0, /*End of Scope*/
/*36407*/       /*Scope*/ 10|128,1/*138*/, /*->36547*/
/*36409*/         OPC_MoveChild, 0,
/*36411*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36414*/         OPC_RecordChild0, // #1 = $Vm
/*36415*/         OPC_Scope, 64, /*->36481*/ // 2 children in Scope
/*36417*/           OPC_CheckChild0Type, MVT::v4i16,
/*36419*/           OPC_RecordChild1, // #2 = $lane
/*36420*/           OPC_MoveChild, 1,
/*36422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36425*/           OPC_MoveParent,
/*36426*/           OPC_MoveParent,
/*36427*/           OPC_RecordChild1, // #3 = $Vn
/*36428*/           OPC_MoveParent,
/*36429*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->36455
/*36432*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36434*/             OPC_EmitConvertToTarget, 2,
/*36436*/             OPC_EmitInteger, MVT::i32, 14, 
/*36439*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36442*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->36480
/*36457*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36459*/             OPC_EmitConvertToTarget, 2,
/*36461*/             OPC_EmitInteger, MVT::i32, 14, 
/*36464*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36467*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36481*/         /*Scope*/ 64, /*->36546*/
/*36482*/           OPC_CheckChild0Type, MVT::v2i32,
/*36484*/           OPC_RecordChild1, // #2 = $lane
/*36485*/           OPC_MoveChild, 1,
/*36487*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36490*/           OPC_MoveParent,
/*36491*/           OPC_MoveParent,
/*36492*/           OPC_RecordChild1, // #3 = $Vn
/*36493*/           OPC_MoveParent,
/*36494*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36520
/*36497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36499*/             OPC_EmitConvertToTarget, 2,
/*36501*/             OPC_EmitInteger, MVT::i32, 14, 
/*36504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36545
/*36522*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36524*/             OPC_EmitConvertToTarget, 2,
/*36526*/             OPC_EmitInteger, MVT::i32, 14, 
/*36529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36532*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36546*/         0, /*End of Scope*/
/*36547*/       /*Scope*/ 113, /*->36661*/
/*36548*/         OPC_RecordChild0, // #1 = $src2
/*36549*/         OPC_MoveChild, 1,
/*36551*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36554*/         OPC_RecordChild0, // #2 = $src3
/*36555*/         OPC_Scope, 51, /*->36608*/ // 2 children in Scope
/*36557*/           OPC_CheckChild0Type, MVT::v8i16,
/*36559*/           OPC_RecordChild1, // #3 = $lane
/*36560*/           OPC_MoveChild, 1,
/*36562*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36565*/           OPC_MoveParent,
/*36566*/           OPC_MoveParent,
/*36567*/           OPC_MoveParent,
/*36568*/           OPC_CheckType, MVT::v8i16,
/*36570*/           OPC_EmitConvertToTarget, 3,
/*36572*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*36575*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*36584*/           OPC_EmitConvertToTarget, 3,
/*36586*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*36589*/           OPC_EmitInteger, MVT::i32, 14, 
/*36592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36608*/         /*Scope*/ 51, /*->36660*/
/*36609*/           OPC_CheckChild0Type, MVT::v4i32,
/*36611*/           OPC_RecordChild1, // #3 = $lane
/*36612*/           OPC_MoveChild, 1,
/*36614*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36617*/           OPC_MoveParent,
/*36618*/           OPC_MoveParent,
/*36619*/           OPC_MoveParent,
/*36620*/           OPC_CheckType, MVT::v4i32,
/*36622*/           OPC_EmitConvertToTarget, 3,
/*36624*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*36627*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*36636*/           OPC_EmitConvertToTarget, 3,
/*36638*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*36641*/           OPC_EmitInteger, MVT::i32, 14, 
/*36644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36660*/         0, /*End of Scope*/
/*36661*/       /*Scope*/ 114, /*->36776*/
/*36662*/         OPC_MoveChild, 0,
/*36664*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36667*/         OPC_RecordChild0, // #1 = $src3
/*36668*/         OPC_Scope, 52, /*->36722*/ // 2 children in Scope
/*36670*/           OPC_CheckChild0Type, MVT::v8i16,
/*36672*/           OPC_RecordChild1, // #2 = $lane
/*36673*/           OPC_MoveChild, 1,
/*36675*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36678*/           OPC_MoveParent,
/*36679*/           OPC_MoveParent,
/*36680*/           OPC_RecordChild1, // #3 = $src2
/*36681*/           OPC_MoveParent,
/*36682*/           OPC_CheckType, MVT::v8i16,
/*36684*/           OPC_EmitConvertToTarget, 2,
/*36686*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*36689*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*36698*/           OPC_EmitConvertToTarget, 2,
/*36700*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*36703*/           OPC_EmitInteger, MVT::i32, 14, 
/*36706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36709*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36722*/         /*Scope*/ 52, /*->36775*/
/*36723*/           OPC_CheckChild0Type, MVT::v4i32,
/*36725*/           OPC_RecordChild1, // #2 = $lane
/*36726*/           OPC_MoveChild, 1,
/*36728*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36731*/           OPC_MoveParent,
/*36732*/           OPC_MoveParent,
/*36733*/           OPC_RecordChild1, // #3 = $src2
/*36734*/           OPC_MoveParent,
/*36735*/           OPC_CheckType, MVT::v4i32,
/*36737*/           OPC_EmitConvertToTarget, 2,
/*36739*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*36742*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*36751*/           OPC_EmitConvertToTarget, 2,
/*36753*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*36756*/           OPC_EmitInteger, MVT::i32, 14, 
/*36759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36775*/         0, /*End of Scope*/
/*36776*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->36873
/*36780*/       OPC_RecordChild0, // #1 = $Vn
/*36781*/       OPC_Scope, 44, /*->36827*/ // 2 children in Scope
/*36783*/         OPC_CheckChild0Type, MVT::v4i16,
/*36785*/         OPC_MoveChild, 1,
/*36787*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36790*/         OPC_RecordChild0, // #2 = $Vm
/*36791*/         OPC_CheckChild0Type, MVT::v4i16,
/*36793*/         OPC_RecordChild1, // #3 = $lane
/*36794*/         OPC_MoveChild, 1,
/*36796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36799*/         OPC_MoveParent,
/*36800*/         OPC_MoveParent,
/*36801*/         OPC_MoveParent,
/*36802*/         OPC_CheckType, MVT::v4i32,
/*36804*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36806*/         OPC_EmitConvertToTarget, 3,
/*36808*/         OPC_EmitInteger, MVT::i32, 14, 
/*36811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36827*/       /*Scope*/ 44, /*->36872*/
/*36828*/         OPC_CheckChild0Type, MVT::v2i32,
/*36830*/         OPC_MoveChild, 1,
/*36832*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36835*/         OPC_RecordChild0, // #2 = $Vm
/*36836*/         OPC_CheckChild0Type, MVT::v2i32,
/*36838*/         OPC_RecordChild1, // #3 = $lane
/*36839*/         OPC_MoveChild, 1,
/*36841*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36844*/         OPC_MoveParent,
/*36845*/         OPC_MoveParent,
/*36846*/         OPC_MoveParent,
/*36847*/         OPC_CheckType, MVT::v2i64,
/*36849*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36851*/         OPC_EmitConvertToTarget, 3,
/*36853*/         OPC_EmitInteger, MVT::i32, 14, 
/*36856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36872*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->36969
/*36876*/       OPC_RecordChild0, // #1 = $Vn
/*36877*/       OPC_Scope, 44, /*->36923*/ // 2 children in Scope
/*36879*/         OPC_CheckChild0Type, MVT::v4i16,
/*36881*/         OPC_MoveChild, 1,
/*36883*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36886*/         OPC_RecordChild0, // #2 = $Vm
/*36887*/         OPC_CheckChild0Type, MVT::v4i16,
/*36889*/         OPC_RecordChild1, // #3 = $lane
/*36890*/         OPC_MoveChild, 1,
/*36892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36895*/         OPC_MoveParent,
/*36896*/         OPC_MoveParent,
/*36897*/         OPC_MoveParent,
/*36898*/         OPC_CheckType, MVT::v4i32,
/*36900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36902*/         OPC_EmitConvertToTarget, 3,
/*36904*/         OPC_EmitInteger, MVT::i32, 14, 
/*36907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36923*/       /*Scope*/ 44, /*->36968*/
/*36924*/         OPC_CheckChild0Type, MVT::v2i32,
/*36926*/         OPC_MoveChild, 1,
/*36928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36931*/         OPC_RecordChild0, // #2 = $Vm
/*36932*/         OPC_CheckChild0Type, MVT::v2i32,
/*36934*/         OPC_RecordChild1, // #3 = $lane
/*36935*/         OPC_MoveChild, 1,
/*36937*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36940*/         OPC_MoveParent,
/*36941*/         OPC_MoveParent,
/*36942*/         OPC_MoveParent,
/*36943*/         OPC_CheckType, MVT::v2i64,
/*36945*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36947*/         OPC_EmitConvertToTarget, 3,
/*36949*/         OPC_EmitInteger, MVT::i32, 14, 
/*36952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36968*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*36970*/   /*Scope*/ 59|128,2/*315*/, /*->37287*/
/*36972*/     OPC_MoveChild, 0,
/*36974*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->37070
/*36978*/       OPC_MoveChild, 0,
/*36980*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36983*/       OPC_MoveParent,
/*36984*/       OPC_CheckPredicate, 90, // Predicate_NEONimmAllZerosV
/*36986*/       OPC_MoveParent,
/*36987*/       OPC_RecordChild1, // #0 = $Vm
/*36988*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37029
/*36991*/         OPC_Scope, 18, /*->37011*/ // 2 children in Scope
/*36993*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36995*/           OPC_EmitInteger, MVT::i32, 14, 
/*36998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37001*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37011*/         /*Scope*/ 16, /*->37028*/
/*37012*/           OPC_EmitInteger, MVT::i32, 14, 
/*37015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37028*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37069
/*37031*/         OPC_Scope, 18, /*->37051*/ // 2 children in Scope
/*37033*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37035*/           OPC_EmitInteger, MVT::i32, 14, 
/*37038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37051*/         /*Scope*/ 16, /*->37068*/
/*37052*/           OPC_EmitInteger, MVT::i32, 14, 
/*37055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37058*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37068*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->37178
/*37073*/       OPC_RecordChild0, // #0 = $Vn
/*37074*/       OPC_Scope, 33, /*->37109*/ // 3 children in Scope
/*37076*/         OPC_CheckChild0Type, MVT::v8i8,
/*37078*/         OPC_MoveParent,
/*37079*/         OPC_MoveChild, 1,
/*37081*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37084*/         OPC_RecordChild0, // #1 = $Vm
/*37085*/         OPC_CheckChild0Type, MVT::v8i8,
/*37087*/         OPC_MoveParent,
/*37088*/         OPC_CheckType, MVT::v8i16,
/*37090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37092*/         OPC_EmitInteger, MVT::i32, 14, 
/*37095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37109*/       /*Scope*/ 33, /*->37143*/
/*37110*/         OPC_CheckChild0Type, MVT::v4i16,
/*37112*/         OPC_MoveParent,
/*37113*/         OPC_MoveChild, 1,
/*37115*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37118*/         OPC_RecordChild0, // #1 = $Vm
/*37119*/         OPC_CheckChild0Type, MVT::v4i16,
/*37121*/         OPC_MoveParent,
/*37122*/         OPC_CheckType, MVT::v4i32,
/*37124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37126*/         OPC_EmitInteger, MVT::i32, 14, 
/*37129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37143*/       /*Scope*/ 33, /*->37177*/
/*37144*/         OPC_CheckChild0Type, MVT::v2i32,
/*37146*/         OPC_MoveParent,
/*37147*/         OPC_MoveChild, 1,
/*37149*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37152*/         OPC_RecordChild0, // #1 = $Vm
/*37153*/         OPC_CheckChild0Type, MVT::v2i32,
/*37155*/         OPC_MoveParent,
/*37156*/         OPC_CheckType, MVT::v2i64,
/*37158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37160*/         OPC_EmitInteger, MVT::i32, 14, 
/*37163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37177*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->37286
/*37181*/       OPC_RecordChild0, // #0 = $Vn
/*37182*/       OPC_Scope, 33, /*->37217*/ // 3 children in Scope
/*37184*/         OPC_CheckChild0Type, MVT::v8i8,
/*37186*/         OPC_MoveParent,
/*37187*/         OPC_MoveChild, 1,
/*37189*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37192*/         OPC_RecordChild0, // #1 = $Vm
/*37193*/         OPC_CheckChild0Type, MVT::v8i8,
/*37195*/         OPC_MoveParent,
/*37196*/         OPC_CheckType, MVT::v8i16,
/*37198*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37200*/         OPC_EmitInteger, MVT::i32, 14, 
/*37203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37217*/       /*Scope*/ 33, /*->37251*/
/*37218*/         OPC_CheckChild0Type, MVT::v4i16,
/*37220*/         OPC_MoveParent,
/*37221*/         OPC_MoveChild, 1,
/*37223*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37226*/         OPC_RecordChild0, // #1 = $Vm
/*37227*/         OPC_CheckChild0Type, MVT::v4i16,
/*37229*/         OPC_MoveParent,
/*37230*/         OPC_CheckType, MVT::v4i32,
/*37232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37234*/         OPC_EmitInteger, MVT::i32, 14, 
/*37237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37251*/       /*Scope*/ 33, /*->37285*/
/*37252*/         OPC_CheckChild0Type, MVT::v2i32,
/*37254*/         OPC_MoveParent,
/*37255*/         OPC_MoveChild, 1,
/*37257*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37260*/         OPC_RecordChild0, // #1 = $Vm
/*37261*/         OPC_CheckChild0Type, MVT::v2i32,
/*37263*/         OPC_MoveParent,
/*37264*/         OPC_CheckType, MVT::v2i64,
/*37266*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37268*/         OPC_EmitInteger, MVT::i32, 14, 
/*37271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37285*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37287*/   /*Scope*/ 19|128,5/*659*/, /*->37948*/
/*37289*/     OPC_RecordChild0, // #0 = $src1
/*37290*/     OPC_Scope, 97|128,3/*481*/, /*->37774*/ // 2 children in Scope
/*37293*/       OPC_MoveChild, 1,
/*37295*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->37437
/*37300*/         OPC_RecordChild0, // #1 = $Vn
/*37301*/         OPC_RecordChild1, // #2 = $Vm
/*37302*/         OPC_MoveParent,
/*37303*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->37326
/*37306*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37308*/           OPC_EmitInteger, MVT::i32, 14, 
/*37311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->37348
/*37328*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37330*/           OPC_EmitInteger, MVT::i32, 14, 
/*37333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->37370
/*37350*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37352*/           OPC_EmitInteger, MVT::i32, 14, 
/*37355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->37392
/*37372*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37374*/           OPC_EmitInteger, MVT::i32, 14, 
/*37377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->37414
/*37394*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37396*/           OPC_EmitInteger, MVT::i32, 14, 
/*37399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->37436
/*37416*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37418*/           OPC_EmitInteger, MVT::i32, 14, 
/*37421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->37524
/*37440*/         OPC_RecordChild0, // #1 = $Vn
/*37441*/         OPC_Scope, 26, /*->37469*/ // 3 children in Scope
/*37443*/           OPC_CheckChild0Type, MVT::v8i8,
/*37445*/           OPC_RecordChild1, // #2 = $Vm
/*37446*/           OPC_MoveParent,
/*37447*/           OPC_CheckType, MVT::v8i16,
/*37449*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37451*/           OPC_EmitInteger, MVT::i32, 14, 
/*37454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37469*/         /*Scope*/ 26, /*->37496*/
/*37470*/           OPC_CheckChild0Type, MVT::v4i16,
/*37472*/           OPC_RecordChild1, // #2 = $Vm
/*37473*/           OPC_MoveParent,
/*37474*/           OPC_CheckType, MVT::v4i32,
/*37476*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37478*/           OPC_EmitInteger, MVT::i32, 14, 
/*37481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37496*/         /*Scope*/ 26, /*->37523*/
/*37497*/           OPC_CheckChild0Type, MVT::v2i32,
/*37499*/           OPC_RecordChild1, // #2 = $Vm
/*37500*/           OPC_MoveParent,
/*37501*/           OPC_CheckType, MVT::v2i64,
/*37503*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37505*/           OPC_EmitInteger, MVT::i32, 14, 
/*37508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37511*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37523*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->37611
/*37527*/         OPC_RecordChild0, // #1 = $Vn
/*37528*/         OPC_Scope, 26, /*->37556*/ // 3 children in Scope
/*37530*/           OPC_CheckChild0Type, MVT::v8i8,
/*37532*/           OPC_RecordChild1, // #2 = $Vm
/*37533*/           OPC_MoveParent,
/*37534*/           OPC_CheckType, MVT::v8i16,
/*37536*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37538*/           OPC_EmitInteger, MVT::i32, 14, 
/*37541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37556*/         /*Scope*/ 26, /*->37583*/
/*37557*/           OPC_CheckChild0Type, MVT::v4i16,
/*37559*/           OPC_RecordChild1, // #2 = $Vm
/*37560*/           OPC_MoveParent,
/*37561*/           OPC_CheckType, MVT::v4i32,
/*37563*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37565*/           OPC_EmitInteger, MVT::i32, 14, 
/*37568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37571*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37583*/         /*Scope*/ 26, /*->37610*/
/*37584*/           OPC_CheckChild0Type, MVT::v2i32,
/*37586*/           OPC_RecordChild1, // #2 = $Vm
/*37587*/           OPC_MoveParent,
/*37588*/           OPC_CheckType, MVT::v2i64,
/*37590*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37592*/           OPC_EmitInteger, MVT::i32, 14, 
/*37595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37610*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->37692
/*37614*/         OPC_RecordChild0, // #1 = $Vm
/*37615*/         OPC_Scope, 24, /*->37641*/ // 3 children in Scope
/*37617*/           OPC_CheckChild0Type, MVT::v8i8,
/*37619*/           OPC_MoveParent,
/*37620*/           OPC_CheckType, MVT::v8i16,
/*37622*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37624*/           OPC_EmitInteger, MVT::i32, 14, 
/*37627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37630*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*37641*/         /*Scope*/ 24, /*->37666*/
/*37642*/           OPC_CheckChild0Type, MVT::v4i16,
/*37644*/           OPC_MoveParent,
/*37645*/           OPC_CheckType, MVT::v4i32,
/*37647*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37649*/           OPC_EmitInteger, MVT::i32, 14, 
/*37652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*37666*/         /*Scope*/ 24, /*->37691*/
/*37667*/           OPC_CheckChild0Type, MVT::v2i32,
/*37669*/           OPC_MoveParent,
/*37670*/           OPC_CheckType, MVT::v2i64,
/*37672*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37674*/           OPC_EmitInteger, MVT::i32, 14, 
/*37677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*37691*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->37773
/*37695*/         OPC_RecordChild0, // #1 = $Vm
/*37696*/         OPC_Scope, 24, /*->37722*/ // 3 children in Scope
/*37698*/           OPC_CheckChild0Type, MVT::v8i8,
/*37700*/           OPC_MoveParent,
/*37701*/           OPC_CheckType, MVT::v8i16,
/*37703*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37705*/           OPC_EmitInteger, MVT::i32, 14, 
/*37708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*37722*/         /*Scope*/ 24, /*->37747*/
/*37723*/           OPC_CheckChild0Type, MVT::v4i16,
/*37725*/           OPC_MoveParent,
/*37726*/           OPC_CheckType, MVT::v4i32,
/*37728*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37730*/           OPC_EmitInteger, MVT::i32, 14, 
/*37733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*37747*/         /*Scope*/ 24, /*->37772*/
/*37748*/           OPC_CheckChild0Type, MVT::v2i32,
/*37750*/           OPC_MoveParent,
/*37751*/           OPC_CheckType, MVT::v2i64,
/*37753*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37755*/           OPC_EmitInteger, MVT::i32, 14, 
/*37758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*37772*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*37774*/     /*Scope*/ 43|128,1/*171*/, /*->37947*/
/*37776*/       OPC_RecordChild1, // #1 = $Vm
/*37777*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->37799
/*37780*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37782*/         OPC_EmitInteger, MVT::i32, 14, 
/*37785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->37820
/*37801*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37803*/         OPC_EmitInteger, MVT::i32, 14, 
/*37806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->37841
/*37822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37824*/         OPC_EmitInteger, MVT::i32, 14, 
/*37827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->37862
/*37843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37845*/         OPC_EmitInteger, MVT::i32, 14, 
/*37848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->37883
/*37864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37866*/         OPC_EmitInteger, MVT::i32, 14, 
/*37869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->37904
/*37885*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37887*/         OPC_EmitInteger, MVT::i32, 14, 
/*37890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->37925
/*37906*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37908*/         OPC_EmitInteger, MVT::i32, 14, 
/*37911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->37946
/*37927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37929*/         OPC_EmitInteger, MVT::i32, 14, 
/*37932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*37947*/     0, /*End of Scope*/
/*37948*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->38427
/*37953*/   OPC_RecordChild0, // #0 = $Rn
/*37954*/   OPC_RecordChild1, // #1 = $shift
/*37955*/   OPC_Scope, 27|128,1/*155*/, /*->38113*/ // 3 children in Scope
/*37958*/     OPC_CheckType, MVT::i32,
/*37960*/     OPC_Scope, 75, /*->38037*/ // 4 children in Scope
/*37962*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37964*/       OPC_Scope, 23, /*->37989*/ // 3 children in Scope
/*37966*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37969*/         OPC_EmitInteger, MVT::i32, 14, 
/*37972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37989*/       /*Scope*/ 23, /*->38013*/
/*37990*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*37993*/         OPC_EmitInteger, MVT::i32, 14, 
/*37996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38013*/       /*Scope*/ 22, /*->38036*/
/*38014*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38017*/         OPC_EmitInteger, MVT::i32, 14, 
/*38020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38036*/       0, /*End of Scope*/
/*38037*/     /*Scope*/ 24, /*->38062*/
/*38038*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38040*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38043*/       OPC_EmitInteger, MVT::i32, 14, 
/*38046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38062*/     /*Scope*/ 24, /*->38087*/
/*38063*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38065*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38068*/       OPC_EmitInteger, MVT::i32, 14, 
/*38071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38087*/     /*Scope*/ 24, /*->38112*/
/*38088*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38090*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38093*/       OPC_EmitInteger, MVT::i32, 14, 
/*38096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38112*/     0, /*End of Scope*/
/*38113*/   /*Scope*/ 120|128,1/*248*/, /*->38363*/
/*38115*/     OPC_MoveChild, 1,
/*38117*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38120*/     OPC_Scope, 30, /*->38152*/ // 6 children in Scope
/*38122*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*38124*/       OPC_MoveParent,
/*38125*/       OPC_CheckType, MVT::i32,
/*38127*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38129*/       OPC_EmitConvertToTarget, 1,
/*38131*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38134*/       OPC_EmitInteger, MVT::i32, 14, 
/*38137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*38152*/     /*Scope*/ 27, /*->38180*/
/*38153*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38155*/       OPC_MoveParent,
/*38156*/       OPC_CheckType, MVT::i32,
/*38158*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38160*/       OPC_EmitConvertToTarget, 1,
/*38162*/       OPC_EmitInteger, MVT::i32, 14, 
/*38165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38180*/     /*Scope*/ 30, /*->38211*/
/*38181*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*38183*/       OPC_MoveParent,
/*38184*/       OPC_CheckType, MVT::i32,
/*38186*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38188*/       OPC_EmitConvertToTarget, 1,
/*38190*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38193*/       OPC_EmitInteger, MVT::i32, 14, 
/*38196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38211*/     /*Scope*/ 27, /*->38239*/
/*38212*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38214*/       OPC_MoveParent,
/*38215*/       OPC_CheckType, MVT::i32,
/*38217*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38219*/       OPC_EmitConvertToTarget, 1,
/*38221*/       OPC_EmitInteger, MVT::i32, 14, 
/*38224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38239*/     /*Scope*/ 30, /*->38270*/
/*38240*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*38242*/       OPC_MoveParent,
/*38243*/       OPC_CheckType, MVT::i32,
/*38245*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38247*/       OPC_EmitConvertToTarget, 1,
/*38249*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*38252*/       OPC_EmitInteger, MVT::i32, 14, 
/*38255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38270*/     /*Scope*/ 91, /*->38362*/
/*38271*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*38273*/       OPC_MoveParent,
/*38274*/       OPC_CheckType, MVT::i32,
/*38276*/       OPC_Scope, 41, /*->38319*/ // 2 children in Scope
/*38278*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*38280*/         OPC_EmitConvertToTarget, 1,
/*38282*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38285*/         OPC_EmitInteger, MVT::i32, 14, 
/*38288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38291*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*38301*/         OPC_EmitInteger, MVT::i32, 14, 
/*38304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*38319*/       /*Scope*/ 41, /*->38361*/
/*38320*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38322*/         OPC_EmitConvertToTarget, 1,
/*38324*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38327*/         OPC_EmitInteger, MVT::i32, 14, 
/*38330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38333*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*38343*/         OPC_EmitInteger, MVT::i32, 14, 
/*38346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*38361*/       0, /*End of Scope*/
/*38362*/     0, /*End of Scope*/
/*38363*/   /*Scope*/ 62, /*->38426*/
/*38364*/     OPC_CheckType, MVT::i32,
/*38366*/     OPC_Scope, 20, /*->38388*/ // 2 children in Scope
/*38368*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38370*/       OPC_EmitInteger, MVT::i32, 14, 
/*38373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38388*/     /*Scope*/ 36, /*->38425*/
/*38389*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38391*/       OPC_EmitInteger, MVT::i32, 14, 
/*38394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38397*/       OPC_Scope, 12, /*->38411*/ // 2 children in Scope
/*38399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38411*/       /*Scope*/ 12, /*->38424*/
/*38412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38424*/       0, /*End of Scope*/
/*38425*/     0, /*End of Scope*/
/*38426*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->38778
/*38431*/   OPC_RecordChild0, // #0 = $Rn
/*38432*/   OPC_Scope, 64|128,1/*192*/, /*->38627*/ // 5 children in Scope
/*38435*/     OPC_RecordChild1, // #1 = $shift
/*38436*/     OPC_Scope, 26|128,1/*154*/, /*->38593*/ // 2 children in Scope
/*38439*/       OPC_CheckType, MVT::i32,
/*38441*/       OPC_Scope, 98, /*->38541*/ // 2 children in Scope
/*38443*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38445*/         OPC_Scope, 23, /*->38470*/ // 4 children in Scope
/*38447*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38450*/           OPC_EmitInteger, MVT::i32, 14, 
/*38453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38456*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38470*/         /*Scope*/ 23, /*->38494*/
/*38471*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38474*/           OPC_EmitInteger, MVT::i32, 14, 
/*38477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38494*/         /*Scope*/ 22, /*->38517*/
/*38495*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38498*/           OPC_EmitInteger, MVT::i32, 14, 
/*38501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38517*/         /*Scope*/ 22, /*->38540*/
/*38518*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38521*/           OPC_EmitInteger, MVT::i32, 14, 
/*38524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38527*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38540*/         0, /*End of Scope*/
/*38541*/       /*Scope*/ 50, /*->38592*/
/*38542*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38544*/         OPC_Scope, 22, /*->38568*/ // 2 children in Scope
/*38546*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38549*/           OPC_EmitInteger, MVT::i32, 14, 
/*38552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38568*/         /*Scope*/ 22, /*->38591*/
/*38569*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38572*/           OPC_EmitInteger, MVT::i32, 14, 
/*38575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38578*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38591*/         0, /*End of Scope*/
/*38592*/       0, /*End of Scope*/
/*38593*/     /*Scope*/ 32, /*->38626*/
/*38594*/       OPC_MoveChild, 1,
/*38596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38599*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38601*/       OPC_MoveParent,
/*38602*/       OPC_CheckType, MVT::i32,
/*38604*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38606*/       OPC_EmitConvertToTarget, 1,
/*38608*/       OPC_EmitInteger, MVT::i32, 14, 
/*38611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38626*/     0, /*End of Scope*/
/*38627*/   /*Scope*/ 33, /*->38661*/
/*38628*/     OPC_MoveChild, 0,
/*38630*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38633*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*38635*/     OPC_MoveParent,
/*38636*/     OPC_RecordChild1, // #1 = $Rn
/*38637*/     OPC_CheckType, MVT::i32,
/*38639*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38641*/     OPC_EmitConvertToTarget, 0,
/*38643*/     OPC_EmitInteger, MVT::i32, 14, 
/*38646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38649*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38661*/   /*Scope*/ 33, /*->38695*/
/*38662*/     OPC_RecordChild1, // #1 = $imm
/*38663*/     OPC_MoveChild, 1,
/*38665*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38668*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38670*/     OPC_MoveParent,
/*38671*/     OPC_CheckType, MVT::i32,
/*38673*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38675*/     OPC_EmitConvertToTarget, 1,
/*38677*/     OPC_EmitInteger, MVT::i32, 14, 
/*38680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38695*/   /*Scope*/ 33, /*->38729*/
/*38696*/     OPC_MoveChild, 0,
/*38698*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38701*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38703*/     OPC_MoveParent,
/*38704*/     OPC_RecordChild1, // #1 = $Rn
/*38705*/     OPC_CheckType, MVT::i32,
/*38707*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38709*/     OPC_EmitConvertToTarget, 0,
/*38711*/     OPC_EmitInteger, MVT::i32, 14, 
/*38714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38729*/   /*Scope*/ 47, /*->38777*/
/*38730*/     OPC_RecordChild1, // #1 = $Rm
/*38731*/     OPC_CheckType, MVT::i32,
/*38733*/     OPC_Scope, 20, /*->38755*/ // 2 children in Scope
/*38735*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38737*/       OPC_EmitInteger, MVT::i32, 14, 
/*38740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38755*/     /*Scope*/ 20, /*->38776*/
/*38756*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38758*/       OPC_EmitInteger, MVT::i32, 14, 
/*38761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38776*/     0, /*End of Scope*/
/*38777*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->39257
/*38782*/   OPC_RecordChild0, // #0 = $Rn
/*38783*/   OPC_RecordChild1, // #1 = $shift
/*38784*/   OPC_Scope, 103, /*->38889*/ // 3 children in Scope
/*38786*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*38787*/     OPC_CheckType, MVT::i32,
/*38789*/     OPC_Scope, 65, /*->38856*/ // 2 children in Scope
/*38791*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38793*/       OPC_Scope, 30, /*->38825*/ // 2 children in Scope
/*38795*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*38798*/         OPC_EmitInteger, MVT::i32, 14, 
/*38801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38807*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*38825*/       /*Scope*/ 29, /*->38855*/
/*38826*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*38829*/         OPC_EmitInteger, MVT::i32, 14, 
/*38832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38838*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38855*/       0, /*End of Scope*/
/*38856*/     /*Scope*/ 31, /*->38888*/
/*38857*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38859*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*38862*/       OPC_EmitInteger, MVT::i32, 14, 
/*38865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38871*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38888*/     0, /*End of Scope*/
/*38889*/   /*Scope*/ 47|128,2/*303*/, /*->39194*/
/*38891*/     OPC_MoveChild, 1,
/*38893*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38896*/     OPC_Scope, 38, /*->38936*/ // 6 children in Scope
/*38898*/       OPC_CheckPredicate, 91, // Predicate_imm0_255_not
/*38900*/       OPC_MoveParent,
/*38901*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38902*/       OPC_CheckType, MVT::i32,
/*38904*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38906*/       OPC_EmitConvertToTarget, 1,
/*38908*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*38911*/       OPC_EmitInteger, MVT::i32, 14, 
/*38914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38920*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*38936*/     /*Scope*/ 35, /*->38972*/
/*38937*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38939*/       OPC_MoveParent,
/*38940*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38941*/       OPC_CheckType, MVT::i32,
/*38943*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38945*/       OPC_EmitConvertToTarget, 1,
/*38947*/       OPC_EmitInteger, MVT::i32, 14, 
/*38950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38956*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38972*/     /*Scope*/ 38, /*->39011*/
/*38973*/       OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*38975*/       OPC_MoveParent,
/*38976*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*38977*/       OPC_CheckType, MVT::i32,
/*38979*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38981*/       OPC_EmitConvertToTarget, 1,
/*38983*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*38986*/       OPC_EmitInteger, MVT::i32, 14, 
/*38989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38995*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*38998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*39011*/     /*Scope*/ 35, /*->39047*/
/*39012*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39014*/       OPC_MoveParent,
/*39015*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39016*/       OPC_CheckType, MVT::i32,
/*39018*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39020*/       OPC_EmitConvertToTarget, 1,
/*39022*/       OPC_EmitInteger, MVT::i32, 14, 
/*39025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39031*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39047*/     /*Scope*/ 38, /*->39086*/
/*39048*/       OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*39050*/       OPC_MoveParent,
/*39051*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39052*/       OPC_CheckType, MVT::i32,
/*39054*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39056*/       OPC_EmitConvertToTarget, 1,
/*39058*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*39061*/       OPC_EmitInteger, MVT::i32, 14, 
/*39064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39070*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*39086*/     /*Scope*/ 106, /*->39193*/
/*39087*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*39089*/       OPC_MoveParent,
/*39090*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39091*/       OPC_CheckType, MVT::i32,
/*39093*/       OPC_Scope, 48, /*->39143*/ // 2 children in Scope
/*39095*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39097*/         OPC_EmitConvertToTarget, 1,
/*39099*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*39102*/         OPC_EmitInteger, MVT::i32, 14, 
/*39105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39108*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*39118*/         OPC_EmitInteger, MVT::i32, 14, 
/*39121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39127*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*39143*/       /*Scope*/ 48, /*->39192*/
/*39144*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39146*/         OPC_EmitConvertToTarget, 1,
/*39148*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*39151*/         OPC_EmitInteger, MVT::i32, 14, 
/*39154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39157*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*39167*/         OPC_EmitInteger, MVT::i32, 14, 
/*39170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39176*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*39192*/       0, /*End of Scope*/
/*39193*/     0, /*End of Scope*/
/*39194*/   /*Scope*/ 61, /*->39256*/
/*39195*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*39196*/     OPC_CheckType, MVT::i32,
/*39198*/     OPC_Scope, 27, /*->39227*/ // 2 children in Scope
/*39200*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39202*/       OPC_EmitInteger, MVT::i32, 14, 
/*39205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39211*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39227*/     /*Scope*/ 27, /*->39255*/
/*39228*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39230*/       OPC_EmitInteger, MVT::i32, 14, 
/*39233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39239*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39255*/     0, /*End of Scope*/
/*39256*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->39625
/*39261*/   OPC_RecordChild0, // #0 = $Rn
/*39262*/   OPC_Scope, 82|128,1/*210*/, /*->39475*/ // 3 children in Scope
/*39265*/     OPC_RecordChild1, // #1 = $shift
/*39266*/     OPC_Scope, 36|128,1/*164*/, /*->39433*/ // 2 children in Scope
/*39269*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39270*/       OPC_CheckType, MVT::i32,
/*39272*/       OPC_Scope, 126, /*->39400*/ // 2 children in Scope
/*39274*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39276*/         OPC_Scope, 30, /*->39308*/ // 4 children in Scope
/*39278*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*39281*/           OPC_EmitInteger, MVT::i32, 14, 
/*39284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39290*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39293*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39308*/         /*Scope*/ 30, /*->39339*/
/*39309*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*39312*/           OPC_EmitInteger, MVT::i32, 14, 
/*39315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39321*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39324*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39339*/         /*Scope*/ 29, /*->39369*/
/*39340*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*39343*/           OPC_EmitInteger, MVT::i32, 14, 
/*39346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39352*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39369*/         /*Scope*/ 29, /*->39399*/
/*39370*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*39373*/           OPC_EmitInteger, MVT::i32, 14, 
/*39376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39382*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39399*/         0, /*End of Scope*/
/*39400*/       /*Scope*/ 31, /*->39432*/
/*39401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39403*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*39406*/         OPC_EmitInteger, MVT::i32, 14, 
/*39409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39415*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39432*/       0, /*End of Scope*/
/*39433*/     /*Scope*/ 40, /*->39474*/
/*39434*/       OPC_MoveChild, 1,
/*39436*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39439*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39441*/       OPC_MoveParent,
/*39442*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39443*/       OPC_CheckType, MVT::i32,
/*39445*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39447*/       OPC_EmitConvertToTarget, 1,
/*39449*/       OPC_EmitInteger, MVT::i32, 14, 
/*39452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39458*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39474*/     0, /*End of Scope*/
/*39475*/   /*Scope*/ 41, /*->39517*/
/*39476*/     OPC_MoveChild, 0,
/*39478*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39481*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*39483*/     OPC_MoveParent,
/*39484*/     OPC_RecordChild1, // #1 = $Rn
/*39485*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*39486*/     OPC_CheckType, MVT::i32,
/*39488*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39490*/     OPC_EmitConvertToTarget, 0,
/*39492*/     OPC_EmitInteger, MVT::i32, 14, 
/*39495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39501*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39517*/   /*Scope*/ 106, /*->39624*/
/*39518*/     OPC_RecordChild1, // #1 = $imm
/*39519*/     OPC_Scope, 40, /*->39561*/ // 2 children in Scope
/*39521*/       OPC_MoveChild, 1,
/*39523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39526*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39528*/       OPC_MoveParent,
/*39529*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39530*/       OPC_CheckType, MVT::i32,
/*39532*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39534*/       OPC_EmitConvertToTarget, 1,
/*39536*/       OPC_EmitInteger, MVT::i32, 14, 
/*39539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39545*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39561*/     /*Scope*/ 61, /*->39623*/
/*39562*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39563*/       OPC_CheckType, MVT::i32,
/*39565*/       OPC_Scope, 27, /*->39594*/ // 2 children in Scope
/*39567*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39569*/         OPC_EmitInteger, MVT::i32, 14, 
/*39572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39578*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39594*/       /*Scope*/ 27, /*->39622*/
/*39595*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39597*/         OPC_EmitInteger, MVT::i32, 14, 
/*39600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39606*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39622*/       0, /*End of Scope*/
/*39623*/     0, /*End of Scope*/
/*39624*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->39821
/*39629*/   OPC_Scope, 58, /*->39689*/ // 2 children in Scope
/*39631*/     OPC_RecordNode, // #0 = $src
/*39632*/     OPC_CheckType, MVT::i32,
/*39634*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39636*/     OPC_Scope, 25, /*->39663*/ // 2 children in Scope
/*39638*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39641*/       OPC_EmitInteger, MVT::i32, 14, 
/*39644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39663*/     /*Scope*/ 24, /*->39688*/
/*39664*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39667*/       OPC_EmitInteger, MVT::i32, 14, 
/*39670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39688*/     0, /*End of Scope*/
/*39689*/   /*Scope*/ 1|128,1/*129*/, /*->39820*/
/*39691*/     OPC_RecordChild0, // #0 = $Rm
/*39692*/     OPC_RecordChild1, // #1 = $imm
/*39693*/     OPC_Scope, 69, /*->39764*/ // 2 children in Scope
/*39695*/       OPC_MoveChild, 1,
/*39697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39700*/       OPC_CheckType, MVT::i32,
/*39702*/       OPC_Scope, 30, /*->39734*/ // 2 children in Scope
/*39704*/         OPC_CheckPredicate, 86, // Predicate_imm0_31
/*39706*/         OPC_MoveParent,
/*39707*/         OPC_CheckType, MVT::i32,
/*39709*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39711*/         OPC_EmitConvertToTarget, 1,
/*39713*/         OPC_EmitInteger, MVT::i32, 14, 
/*39716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*39734*/       /*Scope*/ 28, /*->39763*/
/*39735*/         OPC_MoveParent,
/*39736*/         OPC_CheckType, MVT::i32,
/*39738*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39740*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39743*/         OPC_EmitConvertToTarget, 1,
/*39745*/         OPC_EmitInteger, MVT::i32, 14, 
/*39748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*39763*/       0, /*End of Scope*/
/*39764*/     /*Scope*/ 54, /*->39819*/
/*39765*/       OPC_CheckChild1Type, MVT::i32,
/*39767*/       OPC_CheckType, MVT::i32,
/*39769*/       OPC_Scope, 23, /*->39794*/ // 2 children in Scope
/*39771*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39773*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39776*/         OPC_EmitInteger, MVT::i32, 14, 
/*39779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39794*/       /*Scope*/ 23, /*->39818*/
/*39795*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39797*/         OPC_EmitInteger, MVT::i32, 14, 
/*39800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39818*/       0, /*End of Scope*/
/*39819*/     0, /*End of Scope*/
/*39820*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->40020
/*39825*/   OPC_Scope, 58, /*->39885*/ // 2 children in Scope
/*39827*/     OPC_RecordNode, // #0 = $src
/*39828*/     OPC_CheckType, MVT::i32,
/*39830*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39832*/     OPC_Scope, 25, /*->39859*/ // 2 children in Scope
/*39834*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39837*/       OPC_EmitInteger, MVT::i32, 14, 
/*39840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39859*/     /*Scope*/ 24, /*->39884*/
/*39860*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39863*/       OPC_EmitInteger, MVT::i32, 14, 
/*39866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39884*/     0, /*End of Scope*/
/*39885*/   /*Scope*/ 4|128,1/*132*/, /*->40019*/
/*39887*/     OPC_RecordChild0, // #0 = $Rm
/*39888*/     OPC_RecordChild1, // #1 = $imm5
/*39889*/     OPC_Scope, 72, /*->39963*/ // 2 children in Scope
/*39891*/       OPC_MoveChild, 1,
/*39893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39896*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*39898*/       OPC_CheckType, MVT::i32,
/*39900*/       OPC_MoveParent,
/*39901*/       OPC_CheckType, MVT::i32,
/*39903*/       OPC_Scope, 28, /*->39933*/ // 2 children in Scope
/*39905*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39907*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39910*/         OPC_EmitConvertToTarget, 1,
/*39912*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*39915*/         OPC_EmitInteger, MVT::i32, 14, 
/*39918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*39933*/       /*Scope*/ 28, /*->39962*/
/*39934*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39936*/         OPC_EmitConvertToTarget, 1,
/*39938*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*39941*/         OPC_EmitInteger, MVT::i32, 14, 
/*39944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*39962*/       0, /*End of Scope*/
/*39963*/     /*Scope*/ 54, /*->40018*/
/*39964*/       OPC_CheckChild1Type, MVT::i32,
/*39966*/       OPC_CheckType, MVT::i32,
/*39968*/       OPC_Scope, 23, /*->39993*/ // 2 children in Scope
/*39970*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39972*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39975*/         OPC_EmitInteger, MVT::i32, 14, 
/*39978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39993*/       /*Scope*/ 23, /*->40017*/
/*39994*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39996*/         OPC_EmitInteger, MVT::i32, 14, 
/*39999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40017*/       0, /*End of Scope*/
/*40018*/     0, /*End of Scope*/
/*40019*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 6|128,89/*11398*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51422
/*40024*/   OPC_MoveChild, 0,
/*40026*/   OPC_Scope, 66, /*->40094*/ // 91 children in Scope
/*40028*/     OPC_CheckInteger, 17|128,1/*145*/, 
/*40031*/     OPC_MoveParent,
/*40032*/     OPC_RecordChild1, // #0 = $a
/*40033*/     OPC_RecordChild2, // #1 = $pos
/*40034*/     OPC_MoveChild, 2,
/*40036*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40039*/     OPC_MoveParent,
/*40040*/     OPC_Scope, 25, /*->40067*/ // 2 children in Scope
/*40042*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40044*/       OPC_EmitConvertToTarget, 1,
/*40046*/       OPC_EmitInteger, MVT::i32, 0, 
/*40049*/       OPC_EmitInteger, MVT::i32, 14, 
/*40052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40067*/     /*Scope*/ 25, /*->40093*/
/*40068*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40070*/       OPC_EmitConvertToTarget, 1,
/*40072*/       OPC_EmitInteger, MVT::i32, 0, 
/*40075*/       OPC_EmitInteger, MVT::i32, 14, 
/*40078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40093*/     0, /*End of Scope*/
/*40094*/   /*Scope*/ 66, /*->40161*/
/*40095*/     OPC_CheckInteger, 21|128,1/*149*/, 
/*40098*/     OPC_MoveParent,
/*40099*/     OPC_RecordChild1, // #0 = $a
/*40100*/     OPC_RecordChild2, // #1 = $pos
/*40101*/     OPC_MoveChild, 2,
/*40103*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40106*/     OPC_MoveParent,
/*40107*/     OPC_Scope, 25, /*->40134*/ // 2 children in Scope
/*40109*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40111*/       OPC_EmitConvertToTarget, 1,
/*40113*/       OPC_EmitInteger, MVT::i32, 0, 
/*40116*/       OPC_EmitInteger, MVT::i32, 14, 
/*40119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 149:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40134*/     /*Scope*/ 25, /*->40160*/
/*40135*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40137*/       OPC_EmitConvertToTarget, 1,
/*40139*/       OPC_EmitInteger, MVT::i32, 0, 
/*40142*/       OPC_EmitInteger, MVT::i32, 14, 
/*40145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 149:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40160*/     0, /*End of Scope*/
/*40161*/   /*Scope*/ 48, /*->40210*/
/*40162*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*40165*/     OPC_MoveParent,
/*40166*/     OPC_RecordChild1, // #0 = $Rm
/*40167*/     OPC_RecordChild2, // #1 = $Rn
/*40168*/     OPC_Scope, 19, /*->40189*/ // 2 children in Scope
/*40170*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40172*/       OPC_EmitInteger, MVT::i32, 14, 
/*40175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 142:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*40189*/     /*Scope*/ 19, /*->40209*/
/*40190*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*40192*/       OPC_EmitInteger, MVT::i32, 14, 
/*40195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 142:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40209*/     0, /*End of Scope*/
/*40210*/   /*Scope*/ 48, /*->40259*/
/*40211*/     OPC_CheckInteger, 15|128,1/*143*/, 
/*40214*/     OPC_MoveParent,
/*40215*/     OPC_RecordChild1, // #0 = $Rm
/*40216*/     OPC_RecordChild2, // #1 = $Rn
/*40217*/     OPC_Scope, 19, /*->40238*/ // 2 children in Scope
/*40219*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40221*/       OPC_EmitInteger, MVT::i32, 14, 
/*40224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 143:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*40238*/     /*Scope*/ 19, /*->40258*/
/*40239*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*40241*/       OPC_EmitInteger, MVT::i32, 14, 
/*40244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 143:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40258*/     0, /*End of Scope*/
/*40259*/   /*Scope*/ 20, /*->40280*/
/*40260*/     OPC_CheckInteger, 13, 
/*40262*/     OPC_MoveParent,
/*40263*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*40265*/     OPC_EmitInteger, MVT::i32, 14, 
/*40268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 13:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*40280*/   /*Scope*/ 49, /*->40330*/
/*40281*/     OPC_CheckInteger, 22|128,1/*150*/, 
/*40284*/     OPC_MoveParent,
/*40285*/     OPC_RecordChild1, // #0 = $Dm
/*40286*/     OPC_Scope, 20, /*->40308*/ // 2 children in Scope
/*40288*/       OPC_CheckChild1Type, MVT::f64,
/*40290*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*40292*/       OPC_EmitInteger, MVT::i32, 14, 
/*40295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 150:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*40308*/     /*Scope*/ 20, /*->40329*/
/*40309*/       OPC_CheckChild1Type, MVT::f32,
/*40311*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*40313*/       OPC_EmitInteger, MVT::i32, 14, 
/*40316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 150:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*40329*/     0, /*End of Scope*/
/*40330*/   /*Scope*/ 49, /*->40380*/
/*40331*/     OPC_CheckInteger, 23|128,1/*151*/, 
/*40334*/     OPC_MoveParent,
/*40335*/     OPC_RecordChild1, // #0 = $Dm
/*40336*/     OPC_Scope, 20, /*->40358*/ // 2 children in Scope
/*40338*/       OPC_CheckChild1Type, MVT::f64,
/*40340*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*40342*/       OPC_EmitInteger, MVT::i32, 14, 
/*40345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 151:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*40358*/     /*Scope*/ 20, /*->40379*/
/*40359*/       OPC_CheckChild1Type, MVT::f32,
/*40361*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*40363*/       OPC_EmitInteger, MVT::i32, 14, 
/*40366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 151:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*40379*/     0, /*End of Scope*/
/*40380*/   /*Scope*/ 55|128,5/*695*/, /*->41077*/
/*40382*/     OPC_CheckInteger, 83, 
/*40384*/     OPC_MoveParent,
/*40385*/     OPC_Scope, 55|128,1/*183*/, /*->40571*/ // 5 children in Scope
/*40388*/       OPC_RecordChild1, // #0 = $Vn
/*40389*/       OPC_Scope, 44, /*->40435*/ // 4 children in Scope
/*40391*/         OPC_CheckChild1Type, MVT::v4i16,
/*40393*/         OPC_MoveChild, 2,
/*40395*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40398*/         OPC_RecordChild0, // #1 = $Vm
/*40399*/         OPC_CheckChild0Type, MVT::v4i16,
/*40401*/         OPC_RecordChild1, // #2 = $lane
/*40402*/         OPC_MoveChild, 1,
/*40404*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40407*/         OPC_MoveParent,
/*40408*/         OPC_CheckType, MVT::v4i16,
/*40410*/         OPC_MoveParent,
/*40411*/         OPC_CheckType, MVT::v4i16,
/*40413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40415*/         OPC_EmitConvertToTarget, 2,
/*40417*/         OPC_EmitInteger, MVT::i32, 14, 
/*40420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40435*/       /*Scope*/ 44, /*->40480*/
/*40436*/         OPC_CheckChild1Type, MVT::v2i32,
/*40438*/         OPC_MoveChild, 2,
/*40440*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40443*/         OPC_RecordChild0, // #1 = $Vm
/*40444*/         OPC_CheckChild0Type, MVT::v2i32,
/*40446*/         OPC_RecordChild1, // #2 = $lane
/*40447*/         OPC_MoveChild, 1,
/*40449*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40452*/         OPC_MoveParent,
/*40453*/         OPC_CheckType, MVT::v2i32,
/*40455*/         OPC_MoveParent,
/*40456*/         OPC_CheckType, MVT::v2i32,
/*40458*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40460*/         OPC_EmitConvertToTarget, 2,
/*40462*/         OPC_EmitInteger, MVT::i32, 14, 
/*40465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40480*/       /*Scope*/ 44, /*->40525*/
/*40481*/         OPC_CheckChild1Type, MVT::v8i16,
/*40483*/         OPC_MoveChild, 2,
/*40485*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40488*/         OPC_RecordChild0, // #1 = $Vm
/*40489*/         OPC_CheckChild0Type, MVT::v4i16,
/*40491*/         OPC_RecordChild1, // #2 = $lane
/*40492*/         OPC_MoveChild, 1,
/*40494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40497*/         OPC_MoveParent,
/*40498*/         OPC_CheckType, MVT::v8i16,
/*40500*/         OPC_MoveParent,
/*40501*/         OPC_CheckType, MVT::v8i16,
/*40503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40505*/         OPC_EmitConvertToTarget, 2,
/*40507*/         OPC_EmitInteger, MVT::i32, 14, 
/*40510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40525*/       /*Scope*/ 44, /*->40570*/
/*40526*/         OPC_CheckChild1Type, MVT::v4i32,
/*40528*/         OPC_MoveChild, 2,
/*40530*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40533*/         OPC_RecordChild0, // #1 = $Vm
/*40534*/         OPC_CheckChild0Type, MVT::v2i32,
/*40536*/         OPC_RecordChild1, // #2 = $lane
/*40537*/         OPC_MoveChild, 1,
/*40539*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40542*/         OPC_MoveParent,
/*40543*/         OPC_CheckType, MVT::v4i32,
/*40545*/         OPC_MoveParent,
/*40546*/         OPC_CheckType, MVT::v4i32,
/*40548*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40550*/         OPC_EmitConvertToTarget, 2,
/*40552*/         OPC_EmitInteger, MVT::i32, 14, 
/*40555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40570*/       0, /*End of Scope*/
/*40571*/     /*Scope*/ 24|128,1/*152*/, /*->40725*/
/*40573*/       OPC_MoveChild, 1,
/*40575*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40578*/       OPC_RecordChild0, // #0 = $Vm
/*40579*/       OPC_Scope, 71, /*->40652*/ // 2 children in Scope
/*40581*/         OPC_CheckChild0Type, MVT::v4i16,
/*40583*/         OPC_RecordChild1, // #1 = $lane
/*40584*/         OPC_MoveChild, 1,
/*40586*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40589*/         OPC_MoveParent,
/*40590*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40621
/*40593*/           OPC_MoveParent,
/*40594*/           OPC_RecordChild2, // #2 = $Vn
/*40595*/           OPC_CheckChild2Type, MVT::v4i16,
/*40597*/           OPC_CheckType, MVT::v4i16,
/*40599*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40601*/           OPC_EmitConvertToTarget, 1,
/*40603*/           OPC_EmitInteger, MVT::i32, 14, 
/*40606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40609*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 83:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40651
/*40623*/           OPC_MoveParent,
/*40624*/           OPC_RecordChild2, // #2 = $Vn
/*40625*/           OPC_CheckChild2Type, MVT::v8i16,
/*40627*/           OPC_CheckType, MVT::v8i16,
/*40629*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40631*/           OPC_EmitConvertToTarget, 1,
/*40633*/           OPC_EmitInteger, MVT::i32, 14, 
/*40636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 83:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40652*/       /*Scope*/ 71, /*->40724*/
/*40653*/         OPC_CheckChild0Type, MVT::v2i32,
/*40655*/         OPC_RecordChild1, // #1 = $lane
/*40656*/         OPC_MoveChild, 1,
/*40658*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40661*/         OPC_MoveParent,
/*40662*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40693
/*40665*/           OPC_MoveParent,
/*40666*/           OPC_RecordChild2, // #2 = $Vn
/*40667*/           OPC_CheckChild2Type, MVT::v2i32,
/*40669*/           OPC_CheckType, MVT::v2i32,
/*40671*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40673*/           OPC_EmitConvertToTarget, 1,
/*40675*/           OPC_EmitInteger, MVT::i32, 14, 
/*40678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 83:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40723
/*40695*/           OPC_MoveParent,
/*40696*/           OPC_RecordChild2, // #2 = $Vn
/*40697*/           OPC_CheckChild2Type, MVT::v4i32,
/*40699*/           OPC_CheckType, MVT::v4i32,
/*40701*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40703*/           OPC_EmitConvertToTarget, 1,
/*40705*/           OPC_EmitInteger, MVT::i32, 14, 
/*40708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 83:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40724*/       0, /*End of Scope*/
/*40725*/     /*Scope*/ 123, /*->40849*/
/*40726*/       OPC_RecordChild1, // #0 = $src1
/*40727*/       OPC_Scope, 59, /*->40788*/ // 2 children in Scope
/*40729*/         OPC_CheckChild1Type, MVT::v8i16,
/*40731*/         OPC_MoveChild, 2,
/*40733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40736*/         OPC_RecordChild0, // #1 = $src2
/*40737*/         OPC_CheckChild0Type, MVT::v8i16,
/*40739*/         OPC_RecordChild1, // #2 = $lane
/*40740*/         OPC_MoveChild, 1,
/*40742*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40745*/         OPC_MoveParent,
/*40746*/         OPC_CheckType, MVT::v8i16,
/*40748*/         OPC_MoveParent,
/*40749*/         OPC_CheckType, MVT::v8i16,
/*40751*/         OPC_EmitConvertToTarget, 2,
/*40753*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40756*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*40765*/         OPC_EmitConvertToTarget, 2,
/*40767*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40770*/         OPC_EmitInteger, MVT::i32, 14, 
/*40773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40788*/       /*Scope*/ 59, /*->40848*/
/*40789*/         OPC_CheckChild1Type, MVT::v4i32,
/*40791*/         OPC_MoveChild, 2,
/*40793*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40796*/         OPC_RecordChild0, // #1 = $src2
/*40797*/         OPC_CheckChild0Type, MVT::v4i32,
/*40799*/         OPC_RecordChild1, // #2 = $lane
/*40800*/         OPC_MoveChild, 1,
/*40802*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40805*/         OPC_MoveParent,
/*40806*/         OPC_CheckType, MVT::v4i32,
/*40808*/         OPC_MoveParent,
/*40809*/         OPC_CheckType, MVT::v4i32,
/*40811*/         OPC_EmitConvertToTarget, 2,
/*40813*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40816*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*40825*/         OPC_EmitConvertToTarget, 2,
/*40827*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40830*/         OPC_EmitInteger, MVT::i32, 14, 
/*40833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40848*/       0, /*End of Scope*/
/*40849*/     /*Scope*/ 118, /*->40968*/
/*40850*/       OPC_MoveChild, 1,
/*40852*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40855*/       OPC_RecordChild0, // #0 = $src2
/*40856*/       OPC_Scope, 54, /*->40912*/ // 2 children in Scope
/*40858*/         OPC_CheckChild0Type, MVT::v8i16,
/*40860*/         OPC_RecordChild1, // #1 = $lane
/*40861*/         OPC_MoveChild, 1,
/*40863*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40866*/         OPC_MoveParent,
/*40867*/         OPC_CheckType, MVT::v8i16,
/*40869*/         OPC_MoveParent,
/*40870*/         OPC_RecordChild2, // #2 = $src1
/*40871*/         OPC_CheckChild2Type, MVT::v8i16,
/*40873*/         OPC_CheckType, MVT::v8i16,
/*40875*/         OPC_EmitConvertToTarget, 1,
/*40877*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40880*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*40889*/         OPC_EmitConvertToTarget, 1,
/*40891*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40894*/         OPC_EmitInteger, MVT::i32, 14, 
/*40897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40912*/       /*Scope*/ 54, /*->40967*/
/*40913*/         OPC_CheckChild0Type, MVT::v4i32,
/*40915*/         OPC_RecordChild1, // #1 = $lane
/*40916*/         OPC_MoveChild, 1,
/*40918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40921*/         OPC_MoveParent,
/*40922*/         OPC_CheckType, MVT::v4i32,
/*40924*/         OPC_MoveParent,
/*40925*/         OPC_RecordChild2, // #2 = $src1
/*40926*/         OPC_CheckChild2Type, MVT::v4i32,
/*40928*/         OPC_CheckType, MVT::v4i32,
/*40930*/         OPC_EmitConvertToTarget, 1,
/*40932*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40935*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*40944*/         OPC_EmitConvertToTarget, 1,
/*40946*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40949*/         OPC_EmitInteger, MVT::i32, 14, 
/*40952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40967*/       0, /*End of Scope*/
/*40968*/     /*Scope*/ 107, /*->41076*/
/*40969*/       OPC_RecordChild1, // #0 = $Vn
/*40970*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40997
/*40973*/         OPC_CheckChild1Type, MVT::v4i16,
/*40975*/         OPC_RecordChild2, // #1 = $Vm
/*40976*/         OPC_CheckChild2Type, MVT::v4i16,
/*40978*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40980*/         OPC_EmitInteger, MVT::i32, 14, 
/*40983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41023
/*40999*/         OPC_CheckChild1Type, MVT::v2i32,
/*41001*/         OPC_RecordChild2, // #1 = $Vm
/*41002*/         OPC_CheckChild2Type, MVT::v2i32,
/*41004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41006*/         OPC_EmitInteger, MVT::i32, 14, 
/*41009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41049
/*41025*/         OPC_CheckChild1Type, MVT::v8i16,
/*41027*/         OPC_RecordChild2, // #1 = $Vm
/*41028*/         OPC_CheckChild2Type, MVT::v8i16,
/*41030*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41032*/         OPC_EmitInteger, MVT::i32, 14, 
/*41035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41075
/*41051*/         OPC_CheckChild1Type, MVT::v4i32,
/*41053*/         OPC_RecordChild2, // #1 = $Vm
/*41054*/         OPC_CheckChild2Type, MVT::v4i32,
/*41056*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41058*/         OPC_EmitInteger, MVT::i32, 14, 
/*41061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41076*/     0, /*End of Scope*/
/*41077*/   /*Scope*/ 55|128,5/*695*/, /*->41774*/
/*41079*/     OPC_CheckInteger, 89, 
/*41081*/     OPC_MoveParent,
/*41082*/     OPC_Scope, 55|128,1/*183*/, /*->41268*/ // 5 children in Scope
/*41085*/       OPC_RecordChild1, // #0 = $Vn
/*41086*/       OPC_Scope, 44, /*->41132*/ // 4 children in Scope
/*41088*/         OPC_CheckChild1Type, MVT::v4i16,
/*41090*/         OPC_MoveChild, 2,
/*41092*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41095*/         OPC_RecordChild0, // #1 = $Vm
/*41096*/         OPC_CheckChild0Type, MVT::v4i16,
/*41098*/         OPC_RecordChild1, // #2 = $lane
/*41099*/         OPC_MoveChild, 1,
/*41101*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41104*/         OPC_MoveParent,
/*41105*/         OPC_CheckType, MVT::v4i16,
/*41107*/         OPC_MoveParent,
/*41108*/         OPC_CheckType, MVT::v4i16,
/*41110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41112*/         OPC_EmitConvertToTarget, 2,
/*41114*/         OPC_EmitInteger, MVT::i32, 14, 
/*41117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41132*/       /*Scope*/ 44, /*->41177*/
/*41133*/         OPC_CheckChild1Type, MVT::v2i32,
/*41135*/         OPC_MoveChild, 2,
/*41137*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41140*/         OPC_RecordChild0, // #1 = $Vm
/*41141*/         OPC_CheckChild0Type, MVT::v2i32,
/*41143*/         OPC_RecordChild1, // #2 = $lane
/*41144*/         OPC_MoveChild, 1,
/*41146*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41149*/         OPC_MoveParent,
/*41150*/         OPC_CheckType, MVT::v2i32,
/*41152*/         OPC_MoveParent,
/*41153*/         OPC_CheckType, MVT::v2i32,
/*41155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41157*/         OPC_EmitConvertToTarget, 2,
/*41159*/         OPC_EmitInteger, MVT::i32, 14, 
/*41162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41177*/       /*Scope*/ 44, /*->41222*/
/*41178*/         OPC_CheckChild1Type, MVT::v8i16,
/*41180*/         OPC_MoveChild, 2,
/*41182*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41185*/         OPC_RecordChild0, // #1 = $Vm
/*41186*/         OPC_CheckChild0Type, MVT::v4i16,
/*41188*/         OPC_RecordChild1, // #2 = $lane
/*41189*/         OPC_MoveChild, 1,
/*41191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41194*/         OPC_MoveParent,
/*41195*/         OPC_CheckType, MVT::v8i16,
/*41197*/         OPC_MoveParent,
/*41198*/         OPC_CheckType, MVT::v8i16,
/*41200*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41202*/         OPC_EmitConvertToTarget, 2,
/*41204*/         OPC_EmitInteger, MVT::i32, 14, 
/*41207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41222*/       /*Scope*/ 44, /*->41267*/
/*41223*/         OPC_CheckChild1Type, MVT::v4i32,
/*41225*/         OPC_MoveChild, 2,
/*41227*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41230*/         OPC_RecordChild0, // #1 = $Vm
/*41231*/         OPC_CheckChild0Type, MVT::v2i32,
/*41233*/         OPC_RecordChild1, // #2 = $lane
/*41234*/         OPC_MoveChild, 1,
/*41236*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41239*/         OPC_MoveParent,
/*41240*/         OPC_CheckType, MVT::v4i32,
/*41242*/         OPC_MoveParent,
/*41243*/         OPC_CheckType, MVT::v4i32,
/*41245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41247*/         OPC_EmitConvertToTarget, 2,
/*41249*/         OPC_EmitInteger, MVT::i32, 14, 
/*41252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41267*/       0, /*End of Scope*/
/*41268*/     /*Scope*/ 24|128,1/*152*/, /*->41422*/
/*41270*/       OPC_MoveChild, 1,
/*41272*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41275*/       OPC_RecordChild0, // #0 = $Vm
/*41276*/       OPC_Scope, 71, /*->41349*/ // 2 children in Scope
/*41278*/         OPC_CheckChild0Type, MVT::v4i16,
/*41280*/         OPC_RecordChild1, // #1 = $lane
/*41281*/         OPC_MoveChild, 1,
/*41283*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41286*/         OPC_MoveParent,
/*41287*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41318
/*41290*/           OPC_MoveParent,
/*41291*/           OPC_RecordChild2, // #2 = $Vn
/*41292*/           OPC_CheckChild2Type, MVT::v4i16,
/*41294*/           OPC_CheckType, MVT::v4i16,
/*41296*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41298*/           OPC_EmitConvertToTarget, 1,
/*41300*/           OPC_EmitInteger, MVT::i32, 14, 
/*41303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 89:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41348
/*41320*/           OPC_MoveParent,
/*41321*/           OPC_RecordChild2, // #2 = $Vn
/*41322*/           OPC_CheckChild2Type, MVT::v8i16,
/*41324*/           OPC_CheckType, MVT::v8i16,
/*41326*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41328*/           OPC_EmitConvertToTarget, 1,
/*41330*/           OPC_EmitInteger, MVT::i32, 14, 
/*41333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 89:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41349*/       /*Scope*/ 71, /*->41421*/
/*41350*/         OPC_CheckChild0Type, MVT::v2i32,
/*41352*/         OPC_RecordChild1, // #1 = $lane
/*41353*/         OPC_MoveChild, 1,
/*41355*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41358*/         OPC_MoveParent,
/*41359*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41390
/*41362*/           OPC_MoveParent,
/*41363*/           OPC_RecordChild2, // #2 = $Vn
/*41364*/           OPC_CheckChild2Type, MVT::v2i32,
/*41366*/           OPC_CheckType, MVT::v2i32,
/*41368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41370*/           OPC_EmitConvertToTarget, 1,
/*41372*/           OPC_EmitInteger, MVT::i32, 14, 
/*41375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 89:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41420
/*41392*/           OPC_MoveParent,
/*41393*/           OPC_RecordChild2, // #2 = $Vn
/*41394*/           OPC_CheckChild2Type, MVT::v4i32,
/*41396*/           OPC_CheckType, MVT::v4i32,
/*41398*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41400*/           OPC_EmitConvertToTarget, 1,
/*41402*/           OPC_EmitInteger, MVT::i32, 14, 
/*41405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 89:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41421*/       0, /*End of Scope*/
/*41422*/     /*Scope*/ 123, /*->41546*/
/*41423*/       OPC_RecordChild1, // #0 = $src1
/*41424*/       OPC_Scope, 59, /*->41485*/ // 2 children in Scope
/*41426*/         OPC_CheckChild1Type, MVT::v8i16,
/*41428*/         OPC_MoveChild, 2,
/*41430*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41433*/         OPC_RecordChild0, // #1 = $src2
/*41434*/         OPC_CheckChild0Type, MVT::v8i16,
/*41436*/         OPC_RecordChild1, // #2 = $lane
/*41437*/         OPC_MoveChild, 1,
/*41439*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41442*/         OPC_MoveParent,
/*41443*/         OPC_CheckType, MVT::v8i16,
/*41445*/         OPC_MoveParent,
/*41446*/         OPC_CheckType, MVT::v8i16,
/*41448*/         OPC_EmitConvertToTarget, 2,
/*41450*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*41453*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*41462*/         OPC_EmitConvertToTarget, 2,
/*41464*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*41467*/         OPC_EmitInteger, MVT::i32, 14, 
/*41470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41485*/       /*Scope*/ 59, /*->41545*/
/*41486*/         OPC_CheckChild1Type, MVT::v4i32,
/*41488*/         OPC_MoveChild, 2,
/*41490*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41493*/         OPC_RecordChild0, // #1 = $src2
/*41494*/         OPC_CheckChild0Type, MVT::v4i32,
/*41496*/         OPC_RecordChild1, // #2 = $lane
/*41497*/         OPC_MoveChild, 1,
/*41499*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41502*/         OPC_MoveParent,
/*41503*/         OPC_CheckType, MVT::v4i32,
/*41505*/         OPC_MoveParent,
/*41506*/         OPC_CheckType, MVT::v4i32,
/*41508*/         OPC_EmitConvertToTarget, 2,
/*41510*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*41513*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*41522*/         OPC_EmitConvertToTarget, 2,
/*41524*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*41527*/         OPC_EmitInteger, MVT::i32, 14, 
/*41530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41545*/       0, /*End of Scope*/
/*41546*/     /*Scope*/ 118, /*->41665*/
/*41547*/       OPC_MoveChild, 1,
/*41549*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41552*/       OPC_RecordChild0, // #0 = $src2
/*41553*/       OPC_Scope, 54, /*->41609*/ // 2 children in Scope
/*41555*/         OPC_CheckChild0Type, MVT::v8i16,
/*41557*/         OPC_RecordChild1, // #1 = $lane
/*41558*/         OPC_MoveChild, 1,
/*41560*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41563*/         OPC_MoveParent,
/*41564*/         OPC_CheckType, MVT::v8i16,
/*41566*/         OPC_MoveParent,
/*41567*/         OPC_RecordChild2, // #2 = $src1
/*41568*/         OPC_CheckChild2Type, MVT::v8i16,
/*41570*/         OPC_CheckType, MVT::v8i16,
/*41572*/         OPC_EmitConvertToTarget, 1,
/*41574*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*41577*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*41586*/         OPC_EmitConvertToTarget, 1,
/*41588*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*41591*/         OPC_EmitInteger, MVT::i32, 14, 
/*41594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41609*/       /*Scope*/ 54, /*->41664*/
/*41610*/         OPC_CheckChild0Type, MVT::v4i32,
/*41612*/         OPC_RecordChild1, // #1 = $lane
/*41613*/         OPC_MoveChild, 1,
/*41615*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41618*/         OPC_MoveParent,
/*41619*/         OPC_CheckType, MVT::v4i32,
/*41621*/         OPC_MoveParent,
/*41622*/         OPC_RecordChild2, // #2 = $src1
/*41623*/         OPC_CheckChild2Type, MVT::v4i32,
/*41625*/         OPC_CheckType, MVT::v4i32,
/*41627*/         OPC_EmitConvertToTarget, 1,
/*41629*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*41632*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*41641*/         OPC_EmitConvertToTarget, 1,
/*41643*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*41646*/         OPC_EmitInteger, MVT::i32, 14, 
/*41649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41664*/       0, /*End of Scope*/
/*41665*/     /*Scope*/ 107, /*->41773*/
/*41666*/       OPC_RecordChild1, // #0 = $Vn
/*41667*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41694
/*41670*/         OPC_CheckChild1Type, MVT::v4i16,
/*41672*/         OPC_RecordChild2, // #1 = $Vm
/*41673*/         OPC_CheckChild2Type, MVT::v4i16,
/*41675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41677*/         OPC_EmitInteger, MVT::i32, 14, 
/*41680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41720
/*41696*/         OPC_CheckChild1Type, MVT::v2i32,
/*41698*/         OPC_RecordChild2, // #1 = $Vm
/*41699*/         OPC_CheckChild2Type, MVT::v2i32,
/*41701*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41703*/         OPC_EmitInteger, MVT::i32, 14, 
/*41706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41746
/*41722*/         OPC_CheckChild1Type, MVT::v8i16,
/*41724*/         OPC_RecordChild2, // #1 = $Vm
/*41725*/         OPC_CheckChild2Type, MVT::v8i16,
/*41727*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41729*/         OPC_EmitInteger, MVT::i32, 14, 
/*41732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41772
/*41748*/         OPC_CheckChild1Type, MVT::v4i32,
/*41750*/         OPC_RecordChild2, // #1 = $Vm
/*41751*/         OPC_CheckChild2Type, MVT::v4i32,
/*41753*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41755*/         OPC_EmitInteger, MVT::i32, 14, 
/*41758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41773*/     0, /*End of Scope*/
/*41774*/   /*Scope*/ 116|128,1/*244*/, /*->42020*/
/*41776*/     OPC_CheckInteger, 84, 
/*41778*/     OPC_MoveParent,
/*41779*/     OPC_Scope, 93, /*->41874*/ // 3 children in Scope
/*41781*/       OPC_RecordChild1, // #0 = $Vn
/*41782*/       OPC_Scope, 44, /*->41828*/ // 2 children in Scope
/*41784*/         OPC_CheckChild1Type, MVT::v4i16,
/*41786*/         OPC_MoveChild, 2,
/*41788*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41791*/         OPC_RecordChild0, // #1 = $Vm
/*41792*/         OPC_CheckChild0Type, MVT::v4i16,
/*41794*/         OPC_RecordChild1, // #2 = $lane
/*41795*/         OPC_MoveChild, 1,
/*41797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41800*/         OPC_MoveParent,
/*41801*/         OPC_CheckType, MVT::v4i16,
/*41803*/         OPC_MoveParent,
/*41804*/         OPC_CheckType, MVT::v4i32,
/*41806*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41808*/         OPC_EmitConvertToTarget, 2,
/*41810*/         OPC_EmitInteger, MVT::i32, 14, 
/*41813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41828*/       /*Scope*/ 44, /*->41873*/
/*41829*/         OPC_CheckChild1Type, MVT::v2i32,
/*41831*/         OPC_MoveChild, 2,
/*41833*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41836*/         OPC_RecordChild0, // #1 = $Vm
/*41837*/         OPC_CheckChild0Type, MVT::v2i32,
/*41839*/         OPC_RecordChild1, // #2 = $lane
/*41840*/         OPC_MoveChild, 1,
/*41842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41845*/         OPC_MoveParent,
/*41846*/         OPC_CheckType, MVT::v2i32,
/*41848*/         OPC_MoveParent,
/*41849*/         OPC_CheckType, MVT::v2i64,
/*41851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41853*/         OPC_EmitConvertToTarget, 2,
/*41855*/         OPC_EmitInteger, MVT::i32, 14, 
/*41858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41873*/       0, /*End of Scope*/
/*41874*/     /*Scope*/ 88, /*->41963*/
/*41875*/       OPC_MoveChild, 1,
/*41877*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41880*/       OPC_RecordChild0, // #0 = $Vm
/*41881*/       OPC_Scope, 39, /*->41922*/ // 2 children in Scope
/*41883*/         OPC_CheckChild0Type, MVT::v4i16,
/*41885*/         OPC_RecordChild1, // #1 = $lane
/*41886*/         OPC_MoveChild, 1,
/*41888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41891*/         OPC_MoveParent,
/*41892*/         OPC_CheckType, MVT::v4i16,
/*41894*/         OPC_MoveParent,
/*41895*/         OPC_RecordChild2, // #2 = $Vn
/*41896*/         OPC_CheckChild2Type, MVT::v4i16,
/*41898*/         OPC_CheckType, MVT::v4i32,
/*41900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41902*/         OPC_EmitConvertToTarget, 1,
/*41904*/         OPC_EmitInteger, MVT::i32, 14, 
/*41907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41922*/       /*Scope*/ 39, /*->41962*/
/*41923*/         OPC_CheckChild0Type, MVT::v2i32,
/*41925*/         OPC_RecordChild1, // #1 = $lane
/*41926*/         OPC_MoveChild, 1,
/*41928*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41931*/         OPC_MoveParent,
/*41932*/         OPC_CheckType, MVT::v2i32,
/*41934*/         OPC_MoveParent,
/*41935*/         OPC_RecordChild2, // #2 = $Vn
/*41936*/         OPC_CheckChild2Type, MVT::v2i32,
/*41938*/         OPC_CheckType, MVT::v2i64,
/*41940*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41942*/         OPC_EmitConvertToTarget, 1,
/*41944*/         OPC_EmitInteger, MVT::i32, 14, 
/*41947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41962*/       0, /*End of Scope*/
/*41963*/     /*Scope*/ 55, /*->42019*/
/*41964*/       OPC_RecordChild1, // #0 = $Vn
/*41965*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->41992
/*41968*/         OPC_CheckChild1Type, MVT::v4i16,
/*41970*/         OPC_RecordChild2, // #1 = $Vm
/*41971*/         OPC_CheckChild2Type, MVT::v4i16,
/*41973*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41975*/         OPC_EmitInteger, MVT::i32, 14, 
/*41978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42018
/*41994*/         OPC_CheckChild1Type, MVT::v2i32,
/*41996*/         OPC_RecordChild2, // #1 = $Vm
/*41997*/         OPC_CheckChild2Type, MVT::v2i32,
/*41999*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42001*/         OPC_EmitInteger, MVT::i32, 14, 
/*42004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42019*/     0, /*End of Scope*/
/*42020*/   /*Scope*/ 62|128,2/*318*/, /*->42340*/
/*42022*/     OPC_CheckInteger, 81, 
/*42024*/     OPC_MoveParent,
/*42025*/     OPC_RecordChild1, // #0 = $src1
/*42026*/     OPC_Scope, 77, /*->42105*/ // 4 children in Scope
/*42028*/       OPC_CheckChild1Type, MVT::v4i32,
/*42030*/       OPC_RecordChild2, // #1 = $Vn
/*42031*/       OPC_CheckChild2Type, MVT::v4i16,
/*42033*/       OPC_Scope, 43, /*->42078*/ // 2 children in Scope
/*42035*/         OPC_MoveChild, 3,
/*42037*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42040*/         OPC_RecordChild0, // #2 = $Vm
/*42041*/         OPC_CheckChild0Type, MVT::v4i16,
/*42043*/         OPC_RecordChild1, // #3 = $lane
/*42044*/         OPC_MoveChild, 1,
/*42046*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42049*/         OPC_MoveParent,
/*42050*/         OPC_CheckType, MVT::v4i16,
/*42052*/         OPC_MoveParent,
/*42053*/         OPC_CheckType, MVT::v4i32,
/*42055*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42057*/         OPC_EmitConvertToTarget, 3,
/*42059*/         OPC_EmitInteger, MVT::i32, 14, 
/*42062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42078*/       /*Scope*/ 25, /*->42104*/
/*42079*/         OPC_RecordChild3, // #2 = $Vm
/*42080*/         OPC_CheckChild3Type, MVT::v4i16,
/*42082*/         OPC_CheckType, MVT::v4i32,
/*42084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42086*/         OPC_EmitInteger, MVT::i32, 14, 
/*42089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42104*/       0, /*End of Scope*/
/*42105*/     /*Scope*/ 77, /*->42183*/
/*42106*/       OPC_CheckChild1Type, MVT::v2i64,
/*42108*/       OPC_RecordChild2, // #1 = $Vn
/*42109*/       OPC_CheckChild2Type, MVT::v2i32,
/*42111*/       OPC_Scope, 43, /*->42156*/ // 2 children in Scope
/*42113*/         OPC_MoveChild, 3,
/*42115*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42118*/         OPC_RecordChild0, // #2 = $Vm
/*42119*/         OPC_CheckChild0Type, MVT::v2i32,
/*42121*/         OPC_RecordChild1, // #3 = $lane
/*42122*/         OPC_MoveChild, 1,
/*42124*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42127*/         OPC_MoveParent,
/*42128*/         OPC_CheckType, MVT::v2i32,
/*42130*/         OPC_MoveParent,
/*42131*/         OPC_CheckType, MVT::v2i64,
/*42133*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42135*/         OPC_EmitConvertToTarget, 3,
/*42137*/         OPC_EmitInteger, MVT::i32, 14, 
/*42140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42156*/       /*Scope*/ 25, /*->42182*/
/*42157*/         OPC_RecordChild3, // #2 = $Vm
/*42158*/         OPC_CheckChild3Type, MVT::v2i32,
/*42160*/         OPC_CheckType, MVT::v2i64,
/*42162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42164*/         OPC_EmitInteger, MVT::i32, 14, 
/*42167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42182*/       0, /*End of Scope*/
/*42183*/     /*Scope*/ 77, /*->42261*/
/*42184*/       OPC_CheckChild1Type, MVT::v4i16,
/*42186*/       OPC_RecordChild2, // #1 = $src1
/*42187*/       OPC_CheckChild2Type, MVT::v4i32,
/*42189*/       OPC_Scope, 43, /*->42234*/ // 2 children in Scope
/*42191*/         OPC_MoveChild, 3,
/*42193*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42196*/         OPC_RecordChild0, // #2 = $Vm
/*42197*/         OPC_CheckChild0Type, MVT::v4i16,
/*42199*/         OPC_RecordChild1, // #3 = $lane
/*42200*/         OPC_MoveChild, 1,
/*42202*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42205*/         OPC_MoveParent,
/*42206*/         OPC_CheckType, MVT::v4i16,
/*42208*/         OPC_MoveParent,
/*42209*/         OPC_CheckType, MVT::v4i32,
/*42211*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42213*/         OPC_EmitConvertToTarget, 3,
/*42215*/         OPC_EmitInteger, MVT::i32, 14, 
/*42218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42234*/       /*Scope*/ 25, /*->42260*/
/*42235*/         OPC_RecordChild3, // #2 = $Vm
/*42236*/         OPC_CheckChild3Type, MVT::v4i16,
/*42238*/         OPC_CheckType, MVT::v4i32,
/*42240*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42242*/         OPC_EmitInteger, MVT::i32, 14, 
/*42245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42260*/       0, /*End of Scope*/
/*42261*/     /*Scope*/ 77, /*->42339*/
/*42262*/       OPC_CheckChild1Type, MVT::v2i32,
/*42264*/       OPC_RecordChild2, // #1 = $src1
/*42265*/       OPC_CheckChild2Type, MVT::v2i64,
/*42267*/       OPC_Scope, 43, /*->42312*/ // 2 children in Scope
/*42269*/         OPC_MoveChild, 3,
/*42271*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42274*/         OPC_RecordChild0, // #2 = $Vm
/*42275*/         OPC_CheckChild0Type, MVT::v2i32,
/*42277*/         OPC_RecordChild1, // #3 = $lane
/*42278*/         OPC_MoveChild, 1,
/*42280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42283*/         OPC_MoveParent,
/*42284*/         OPC_CheckType, MVT::v2i32,
/*42286*/         OPC_MoveParent,
/*42287*/         OPC_CheckType, MVT::v2i64,
/*42289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42291*/         OPC_EmitConvertToTarget, 3,
/*42293*/         OPC_EmitInteger, MVT::i32, 14, 
/*42296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42312*/       /*Scope*/ 25, /*->42338*/
/*42313*/         OPC_RecordChild3, // #2 = $Vm
/*42314*/         OPC_CheckChild3Type, MVT::v2i32,
/*42316*/         OPC_CheckType, MVT::v2i64,
/*42318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42320*/         OPC_EmitInteger, MVT::i32, 14, 
/*42323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42338*/       0, /*End of Scope*/
/*42339*/     0, /*End of Scope*/
/*42340*/   /*Scope*/ 62|128,2/*318*/, /*->42660*/
/*42342*/     OPC_CheckInteger, 82, 
/*42344*/     OPC_MoveParent,
/*42345*/     OPC_RecordChild1, // #0 = $src1
/*42346*/     OPC_Scope, 77, /*->42425*/ // 4 children in Scope
/*42348*/       OPC_CheckChild1Type, MVT::v4i32,
/*42350*/       OPC_RecordChild2, // #1 = $Vn
/*42351*/       OPC_CheckChild2Type, MVT::v4i16,
/*42353*/       OPC_Scope, 43, /*->42398*/ // 2 children in Scope
/*42355*/         OPC_MoveChild, 3,
/*42357*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42360*/         OPC_RecordChild0, // #2 = $Vm
/*42361*/         OPC_CheckChild0Type, MVT::v4i16,
/*42363*/         OPC_RecordChild1, // #3 = $lane
/*42364*/         OPC_MoveChild, 1,
/*42366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42369*/         OPC_MoveParent,
/*42370*/         OPC_CheckType, MVT::v4i16,
/*42372*/         OPC_MoveParent,
/*42373*/         OPC_CheckType, MVT::v4i32,
/*42375*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42377*/         OPC_EmitConvertToTarget, 3,
/*42379*/         OPC_EmitInteger, MVT::i32, 14, 
/*42382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42398*/       /*Scope*/ 25, /*->42424*/
/*42399*/         OPC_RecordChild3, // #2 = $Vm
/*42400*/         OPC_CheckChild3Type, MVT::v4i16,
/*42402*/         OPC_CheckType, MVT::v4i32,
/*42404*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42406*/         OPC_EmitInteger, MVT::i32, 14, 
/*42409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42424*/       0, /*End of Scope*/
/*42425*/     /*Scope*/ 77, /*->42503*/
/*42426*/       OPC_CheckChild1Type, MVT::v2i64,
/*42428*/       OPC_RecordChild2, // #1 = $Vn
/*42429*/       OPC_CheckChild2Type, MVT::v2i32,
/*42431*/       OPC_Scope, 43, /*->42476*/ // 2 children in Scope
/*42433*/         OPC_MoveChild, 3,
/*42435*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42438*/         OPC_RecordChild0, // #2 = $Vm
/*42439*/         OPC_CheckChild0Type, MVT::v2i32,
/*42441*/         OPC_RecordChild1, // #3 = $lane
/*42442*/         OPC_MoveChild, 1,
/*42444*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42447*/         OPC_MoveParent,
/*42448*/         OPC_CheckType, MVT::v2i32,
/*42450*/         OPC_MoveParent,
/*42451*/         OPC_CheckType, MVT::v2i64,
/*42453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42455*/         OPC_EmitConvertToTarget, 3,
/*42457*/         OPC_EmitInteger, MVT::i32, 14, 
/*42460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42476*/       /*Scope*/ 25, /*->42502*/
/*42477*/         OPC_RecordChild3, // #2 = $Vm
/*42478*/         OPC_CheckChild3Type, MVT::v2i32,
/*42480*/         OPC_CheckType, MVT::v2i64,
/*42482*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42484*/         OPC_EmitInteger, MVT::i32, 14, 
/*42487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42502*/       0, /*End of Scope*/
/*42503*/     /*Scope*/ 77, /*->42581*/
/*42504*/       OPC_CheckChild1Type, MVT::v4i16,
/*42506*/       OPC_RecordChild2, // #1 = $src1
/*42507*/       OPC_CheckChild2Type, MVT::v4i32,
/*42509*/       OPC_Scope, 43, /*->42554*/ // 2 children in Scope
/*42511*/         OPC_MoveChild, 3,
/*42513*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42516*/         OPC_RecordChild0, // #2 = $Vm
/*42517*/         OPC_CheckChild0Type, MVT::v4i16,
/*42519*/         OPC_RecordChild1, // #3 = $lane
/*42520*/         OPC_MoveChild, 1,
/*42522*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42525*/         OPC_MoveParent,
/*42526*/         OPC_CheckType, MVT::v4i16,
/*42528*/         OPC_MoveParent,
/*42529*/         OPC_CheckType, MVT::v4i32,
/*42531*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42533*/         OPC_EmitConvertToTarget, 3,
/*42535*/         OPC_EmitInteger, MVT::i32, 14, 
/*42538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42554*/       /*Scope*/ 25, /*->42580*/
/*42555*/         OPC_RecordChild3, // #2 = $Vm
/*42556*/         OPC_CheckChild3Type, MVT::v4i16,
/*42558*/         OPC_CheckType, MVT::v4i32,
/*42560*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42562*/         OPC_EmitInteger, MVT::i32, 14, 
/*42565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42580*/       0, /*End of Scope*/
/*42581*/     /*Scope*/ 77, /*->42659*/
/*42582*/       OPC_CheckChild1Type, MVT::v2i32,
/*42584*/       OPC_RecordChild2, // #1 = $src1
/*42585*/       OPC_CheckChild2Type, MVT::v2i64,
/*42587*/       OPC_Scope, 43, /*->42632*/ // 2 children in Scope
/*42589*/         OPC_MoveChild, 3,
/*42591*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42594*/         OPC_RecordChild0, // #2 = $Vm
/*42595*/         OPC_CheckChild0Type, MVT::v2i32,
/*42597*/         OPC_RecordChild1, // #3 = $lane
/*42598*/         OPC_MoveChild, 1,
/*42600*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42603*/         OPC_MoveParent,
/*42604*/         OPC_CheckType, MVT::v2i32,
/*42606*/         OPC_MoveParent,
/*42607*/         OPC_CheckType, MVT::v2i64,
/*42609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42611*/         OPC_EmitConvertToTarget, 3,
/*42613*/         OPC_EmitInteger, MVT::i32, 14, 
/*42616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42632*/       /*Scope*/ 25, /*->42658*/
/*42633*/         OPC_RecordChild3, // #2 = $Vm
/*42634*/         OPC_CheckChild3Type, MVT::v2i32,
/*42636*/         OPC_CheckType, MVT::v2i64,
/*42638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42640*/         OPC_EmitInteger, MVT::i32, 14, 
/*42643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42658*/       0, /*End of Scope*/
/*42659*/     0, /*End of Scope*/
/*42660*/   /*Scope*/ 72, /*->42733*/
/*42661*/     OPC_CheckInteger, 36, 
/*42663*/     OPC_MoveParent,
/*42664*/     OPC_RecordChild1, // #0 = $Vm
/*42665*/     OPC_Scope, 32, /*->42699*/ // 2 children in Scope
/*42667*/       OPC_CheckChild1Type, MVT::v2f32,
/*42669*/       OPC_RecordChild2, // #1 = $SIMM
/*42670*/       OPC_MoveChild, 2,
/*42672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42675*/       OPC_MoveParent,
/*42676*/       OPC_CheckType, MVT::v2i32,
/*42678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42680*/       OPC_EmitConvertToTarget, 1,
/*42682*/       OPC_EmitInteger, MVT::i32, 14, 
/*42685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 36:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42699*/     /*Scope*/ 32, /*->42732*/
/*42700*/       OPC_CheckChild1Type, MVT::v4f32,
/*42702*/       OPC_RecordChild2, // #1 = $SIMM
/*42703*/       OPC_MoveChild, 2,
/*42705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42708*/       OPC_MoveParent,
/*42709*/       OPC_CheckType, MVT::v4i32,
/*42711*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42713*/       OPC_EmitConvertToTarget, 1,
/*42715*/       OPC_EmitInteger, MVT::i32, 14, 
/*42718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 36:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*42732*/     0, /*End of Scope*/
/*42733*/   /*Scope*/ 72, /*->42806*/
/*42734*/     OPC_CheckInteger, 37, 
/*42736*/     OPC_MoveParent,
/*42737*/     OPC_RecordChild1, // #0 = $Vm
/*42738*/     OPC_Scope, 32, /*->42772*/ // 2 children in Scope
/*42740*/       OPC_CheckChild1Type, MVT::v2f32,
/*42742*/       OPC_RecordChild2, // #1 = $SIMM
/*42743*/       OPC_MoveChild, 2,
/*42745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42748*/       OPC_MoveParent,
/*42749*/       OPC_CheckType, MVT::v2i32,
/*42751*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42753*/       OPC_EmitConvertToTarget, 1,
/*42755*/       OPC_EmitInteger, MVT::i32, 14, 
/*42758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 37:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42772*/     /*Scope*/ 32, /*->42805*/
/*42773*/       OPC_CheckChild1Type, MVT::v4f32,
/*42775*/       OPC_RecordChild2, // #1 = $SIMM
/*42776*/       OPC_MoveChild, 2,
/*42778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42781*/       OPC_MoveParent,
/*42782*/       OPC_CheckType, MVT::v4i32,
/*42784*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42786*/       OPC_EmitConvertToTarget, 1,
/*42788*/       OPC_EmitInteger, MVT::i32, 14, 
/*42791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 37:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*42805*/     0, /*End of Scope*/
/*42806*/   /*Scope*/ 34|128,1/*162*/, /*->42970*/
/*42808*/     OPC_CheckInteger, 48, 
/*42810*/     OPC_MoveParent,
/*42811*/     OPC_RecordChild1, // #0 = $Vn
/*42812*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42839
/*42815*/       OPC_CheckChild1Type, MVT::v4i16,
/*42817*/       OPC_RecordChild2, // #1 = $Vm
/*42818*/       OPC_CheckChild2Type, MVT::v4i16,
/*42820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42822*/       OPC_EmitInteger, MVT::i32, 14, 
/*42825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42865
/*42841*/       OPC_CheckChild1Type, MVT::v2i32,
/*42843*/       OPC_RecordChild2, // #1 = $Vm
/*42844*/       OPC_CheckChild2Type, MVT::v2i32,
/*42846*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42848*/       OPC_EmitInteger, MVT::i32, 14, 
/*42851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42891
/*42867*/       OPC_CheckChild1Type, MVT::v8i16,
/*42869*/       OPC_RecordChild2, // #1 = $Vm
/*42870*/       OPC_CheckChild2Type, MVT::v8i16,
/*42872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42874*/       OPC_EmitInteger, MVT::i32, 14, 
/*42877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42917
/*42893*/       OPC_CheckChild1Type, MVT::v4i32,
/*42895*/       OPC_RecordChild2, // #1 = $Vm
/*42896*/       OPC_CheckChild2Type, MVT::v4i32,
/*42898*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42900*/       OPC_EmitInteger, MVT::i32, 14, 
/*42903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42943
/*42919*/       OPC_CheckChild1Type, MVT::v8i8,
/*42921*/       OPC_RecordChild2, // #1 = $Vm
/*42922*/       OPC_CheckChild2Type, MVT::v8i8,
/*42924*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42926*/       OPC_EmitInteger, MVT::i32, 14, 
/*42929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42969
/*42945*/       OPC_CheckChild1Type, MVT::v16i8,
/*42947*/       OPC_RecordChild2, // #1 = $Vm
/*42948*/       OPC_CheckChild2Type, MVT::v16i8,
/*42950*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42952*/       OPC_EmitInteger, MVT::i32, 14, 
/*42955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42970*/   /*Scope*/ 34|128,1/*162*/, /*->43134*/
/*42972*/     OPC_CheckInteger, 49, 
/*42974*/     OPC_MoveParent,
/*42975*/     OPC_RecordChild1, // #0 = $Vn
/*42976*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43003
/*42979*/       OPC_CheckChild1Type, MVT::v4i16,
/*42981*/       OPC_RecordChild2, // #1 = $Vm
/*42982*/       OPC_CheckChild2Type, MVT::v4i16,
/*42984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42986*/       OPC_EmitInteger, MVT::i32, 14, 
/*42989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43029
/*43005*/       OPC_CheckChild1Type, MVT::v2i32,
/*43007*/       OPC_RecordChild2, // #1 = $Vm
/*43008*/       OPC_CheckChild2Type, MVT::v2i32,
/*43010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43012*/       OPC_EmitInteger, MVT::i32, 14, 
/*43015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43055
/*43031*/       OPC_CheckChild1Type, MVT::v8i16,
/*43033*/       OPC_RecordChild2, // #1 = $Vm
/*43034*/       OPC_CheckChild2Type, MVT::v8i16,
/*43036*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43038*/       OPC_EmitInteger, MVT::i32, 14, 
/*43041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43081
/*43057*/       OPC_CheckChild1Type, MVT::v4i32,
/*43059*/       OPC_RecordChild2, // #1 = $Vm
/*43060*/       OPC_CheckChild2Type, MVT::v4i32,
/*43062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43064*/       OPC_EmitInteger, MVT::i32, 14, 
/*43067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43107
/*43083*/       OPC_CheckChild1Type, MVT::v8i8,
/*43085*/       OPC_RecordChild2, // #1 = $Vm
/*43086*/       OPC_CheckChild2Type, MVT::v8i8,
/*43088*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43090*/       OPC_EmitInteger, MVT::i32, 14, 
/*43093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43133
/*43109*/       OPC_CheckChild1Type, MVT::v16i8,
/*43111*/       OPC_RecordChild2, // #1 = $Vm
/*43112*/       OPC_CheckChild2Type, MVT::v16i8,
/*43114*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43116*/       OPC_EmitInteger, MVT::i32, 14, 
/*43119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43134*/   /*Scope*/ 34|128,1/*162*/, /*->43298*/
/*43136*/     OPC_CheckInteger, 106, 
/*43138*/     OPC_MoveParent,
/*43139*/     OPC_RecordChild1, // #0 = $Vn
/*43140*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43167
/*43143*/       OPC_CheckChild1Type, MVT::v4i16,
/*43145*/       OPC_RecordChild2, // #1 = $Vm
/*43146*/       OPC_CheckChild2Type, MVT::v4i16,
/*43148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43150*/       OPC_EmitInteger, MVT::i32, 14, 
/*43153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 106:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43193
/*43169*/       OPC_CheckChild1Type, MVT::v2i32,
/*43171*/       OPC_RecordChild2, // #1 = $Vm
/*43172*/       OPC_CheckChild2Type, MVT::v2i32,
/*43174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43176*/       OPC_EmitInteger, MVT::i32, 14, 
/*43179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 106:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43219
/*43195*/       OPC_CheckChild1Type, MVT::v8i16,
/*43197*/       OPC_RecordChild2, // #1 = $Vm
/*43198*/       OPC_CheckChild2Type, MVT::v8i16,
/*43200*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43202*/       OPC_EmitInteger, MVT::i32, 14, 
/*43205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 106:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43245
/*43221*/       OPC_CheckChild1Type, MVT::v4i32,
/*43223*/       OPC_RecordChild2, // #1 = $Vm
/*43224*/       OPC_CheckChild2Type, MVT::v4i32,
/*43226*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43228*/       OPC_EmitInteger, MVT::i32, 14, 
/*43231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 106:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43271
/*43247*/       OPC_CheckChild1Type, MVT::v8i8,
/*43249*/       OPC_RecordChild2, // #1 = $Vm
/*43250*/       OPC_CheckChild2Type, MVT::v8i8,
/*43252*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43254*/       OPC_EmitInteger, MVT::i32, 14, 
/*43257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 106:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43297
/*43273*/       OPC_CheckChild1Type, MVT::v16i8,
/*43275*/       OPC_RecordChild2, // #1 = $Vm
/*43276*/       OPC_CheckChild2Type, MVT::v16i8,
/*43278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43280*/       OPC_EmitInteger, MVT::i32, 14, 
/*43283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 106:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43298*/   /*Scope*/ 34|128,1/*162*/, /*->43462*/
/*43300*/     OPC_CheckInteger, 107, 
/*43302*/     OPC_MoveParent,
/*43303*/     OPC_RecordChild1, // #0 = $Vn
/*43304*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43331
/*43307*/       OPC_CheckChild1Type, MVT::v4i16,
/*43309*/       OPC_RecordChild2, // #1 = $Vm
/*43310*/       OPC_CheckChild2Type, MVT::v4i16,
/*43312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43314*/       OPC_EmitInteger, MVT::i32, 14, 
/*43317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 107:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43357
/*43333*/       OPC_CheckChild1Type, MVT::v2i32,
/*43335*/       OPC_RecordChild2, // #1 = $Vm
/*43336*/       OPC_CheckChild2Type, MVT::v2i32,
/*43338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43340*/       OPC_EmitInteger, MVT::i32, 14, 
/*43343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 107:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43383
/*43359*/       OPC_CheckChild1Type, MVT::v8i16,
/*43361*/       OPC_RecordChild2, // #1 = $Vm
/*43362*/       OPC_CheckChild2Type, MVT::v8i16,
/*43364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43366*/       OPC_EmitInteger, MVT::i32, 14, 
/*43369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 107:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43409
/*43385*/       OPC_CheckChild1Type, MVT::v4i32,
/*43387*/       OPC_RecordChild2, // #1 = $Vm
/*43388*/       OPC_CheckChild2Type, MVT::v4i32,
/*43390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43392*/       OPC_EmitInteger, MVT::i32, 14, 
/*43395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 107:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43435
/*43411*/       OPC_CheckChild1Type, MVT::v8i8,
/*43413*/       OPC_RecordChild2, // #1 = $Vm
/*43414*/       OPC_CheckChild2Type, MVT::v8i8,
/*43416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43418*/       OPC_EmitInteger, MVT::i32, 14, 
/*43421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 107:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43461
/*43437*/       OPC_CheckChild1Type, MVT::v16i8,
/*43439*/       OPC_RecordChild2, // #1 = $Vm
/*43440*/       OPC_CheckChild2Type, MVT::v16i8,
/*43442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43444*/       OPC_EmitInteger, MVT::i32, 14, 
/*43447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 107:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43462*/   /*Scope*/ 86|128,1/*214*/, /*->43678*/
/*43464*/     OPC_CheckInteger, 79, 
/*43466*/     OPC_MoveParent,
/*43467*/     OPC_RecordChild1, // #0 = $Vn
/*43468*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43495
/*43471*/       OPC_CheckChild1Type, MVT::v4i16,
/*43473*/       OPC_RecordChild2, // #1 = $Vm
/*43474*/       OPC_CheckChild2Type, MVT::v4i16,
/*43476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43478*/       OPC_EmitInteger, MVT::i32, 14, 
/*43481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43521
/*43497*/       OPC_CheckChild1Type, MVT::v2i32,
/*43499*/       OPC_RecordChild2, // #1 = $Vm
/*43500*/       OPC_CheckChild2Type, MVT::v2i32,
/*43502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43504*/       OPC_EmitInteger, MVT::i32, 14, 
/*43507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43547
/*43523*/       OPC_CheckChild1Type, MVT::v8i16,
/*43525*/       OPC_RecordChild2, // #1 = $Vm
/*43526*/       OPC_CheckChild2Type, MVT::v8i16,
/*43528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43530*/       OPC_EmitInteger, MVT::i32, 14, 
/*43533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43573
/*43549*/       OPC_CheckChild1Type, MVT::v4i32,
/*43551*/       OPC_RecordChild2, // #1 = $Vm
/*43552*/       OPC_CheckChild2Type, MVT::v4i32,
/*43554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43556*/       OPC_EmitInteger, MVT::i32, 14, 
/*43559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43599
/*43575*/       OPC_CheckChild1Type, MVT::v8i8,
/*43577*/       OPC_RecordChild2, // #1 = $Vm
/*43578*/       OPC_CheckChild2Type, MVT::v8i8,
/*43580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43582*/       OPC_EmitInteger, MVT::i32, 14, 
/*43585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43625
/*43601*/       OPC_CheckChild1Type, MVT::v16i8,
/*43603*/       OPC_RecordChild2, // #1 = $Vm
/*43604*/       OPC_CheckChild2Type, MVT::v16i8,
/*43606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43608*/       OPC_EmitInteger, MVT::i32, 14, 
/*43611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43651
/*43627*/       OPC_CheckChild1Type, MVT::v1i64,
/*43629*/       OPC_RecordChild2, // #1 = $Vm
/*43630*/       OPC_CheckChild2Type, MVT::v1i64,
/*43632*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43634*/       OPC_EmitInteger, MVT::i32, 14, 
/*43637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43677
/*43653*/       OPC_CheckChild1Type, MVT::v2i64,
/*43655*/       OPC_RecordChild2, // #1 = $Vm
/*43656*/       OPC_CheckChild2Type, MVT::v2i64,
/*43658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43660*/       OPC_EmitInteger, MVT::i32, 14, 
/*43663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43678*/   /*Scope*/ 86|128,1/*214*/, /*->43894*/
/*43680*/     OPC_CheckInteger, 80, 
/*43682*/     OPC_MoveParent,
/*43683*/     OPC_RecordChild1, // #0 = $Vn
/*43684*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43711
/*43687*/       OPC_CheckChild1Type, MVT::v4i16,
/*43689*/       OPC_RecordChild2, // #1 = $Vm
/*43690*/       OPC_CheckChild2Type, MVT::v4i16,
/*43692*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43694*/       OPC_EmitInteger, MVT::i32, 14, 
/*43697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43737
/*43713*/       OPC_CheckChild1Type, MVT::v2i32,
/*43715*/       OPC_RecordChild2, // #1 = $Vm
/*43716*/       OPC_CheckChild2Type, MVT::v2i32,
/*43718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43720*/       OPC_EmitInteger, MVT::i32, 14, 
/*43723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43763
/*43739*/       OPC_CheckChild1Type, MVT::v8i16,
/*43741*/       OPC_RecordChild2, // #1 = $Vm
/*43742*/       OPC_CheckChild2Type, MVT::v8i16,
/*43744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43746*/       OPC_EmitInteger, MVT::i32, 14, 
/*43749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43789
/*43765*/       OPC_CheckChild1Type, MVT::v4i32,
/*43767*/       OPC_RecordChild2, // #1 = $Vm
/*43768*/       OPC_CheckChild2Type, MVT::v4i32,
/*43770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43772*/       OPC_EmitInteger, MVT::i32, 14, 
/*43775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43815
/*43791*/       OPC_CheckChild1Type, MVT::v8i8,
/*43793*/       OPC_RecordChild2, // #1 = $Vm
/*43794*/       OPC_CheckChild2Type, MVT::v8i8,
/*43796*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43798*/       OPC_EmitInteger, MVT::i32, 14, 
/*43801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43841
/*43817*/       OPC_CheckChild1Type, MVT::v16i8,
/*43819*/       OPC_RecordChild2, // #1 = $Vm
/*43820*/       OPC_CheckChild2Type, MVT::v16i8,
/*43822*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43824*/       OPC_EmitInteger, MVT::i32, 14, 
/*43827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 80:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43867
/*43843*/       OPC_CheckChild1Type, MVT::v1i64,
/*43845*/       OPC_RecordChild2, // #1 = $Vm
/*43846*/       OPC_CheckChild2Type, MVT::v1i64,
/*43848*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43850*/       OPC_EmitInteger, MVT::i32, 14, 
/*43853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 80:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43893
/*43869*/       OPC_CheckChild1Type, MVT::v2i64,
/*43871*/       OPC_RecordChild2, // #1 = $Vm
/*43872*/       OPC_CheckChild2Type, MVT::v2i64,
/*43874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43876*/       OPC_EmitInteger, MVT::i32, 14, 
/*43879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 80:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43894*/   /*Scope*/ 84, /*->43979*/
/*43895*/     OPC_CheckInteger, 29, 
/*43897*/     OPC_MoveParent,
/*43898*/     OPC_RecordChild1, // #0 = $Vn
/*43899*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43926
/*43902*/       OPC_CheckChild1Type, MVT::v8i16,
/*43904*/       OPC_RecordChild2, // #1 = $Vm
/*43905*/       OPC_CheckChild2Type, MVT::v8i16,
/*43907*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43909*/       OPC_EmitInteger, MVT::i32, 14, 
/*43912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 29:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43952
/*43928*/       OPC_CheckChild1Type, MVT::v4i32,
/*43930*/       OPC_RecordChild2, // #1 = $Vm
/*43931*/       OPC_CheckChild2Type, MVT::v4i32,
/*43933*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43935*/       OPC_EmitInteger, MVT::i32, 14, 
/*43938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 29:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43978
/*43954*/       OPC_CheckChild1Type, MVT::v2i64,
/*43956*/       OPC_RecordChild2, // #1 = $Vm
/*43957*/       OPC_CheckChild2Type, MVT::v2i64,
/*43959*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43961*/       OPC_EmitInteger, MVT::i32, 14, 
/*43964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 29:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43979*/   /*Scope*/ 84, /*->44064*/
/*43980*/     OPC_CheckInteger, 103, 
/*43982*/     OPC_MoveParent,
/*43983*/     OPC_RecordChild1, // #0 = $Vn
/*43984*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44011
/*43987*/       OPC_CheckChild1Type, MVT::v8i16,
/*43989*/       OPC_RecordChild2, // #1 = $Vm
/*43990*/       OPC_CheckChild2Type, MVT::v8i16,
/*43992*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43994*/       OPC_EmitInteger, MVT::i32, 14, 
/*43997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 103:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44037
/*44013*/       OPC_CheckChild1Type, MVT::v4i32,
/*44015*/       OPC_RecordChild2, // #1 = $Vm
/*44016*/       OPC_CheckChild2Type, MVT::v4i32,
/*44018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44020*/       OPC_EmitInteger, MVT::i32, 14, 
/*44023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 103:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44063
/*44039*/       OPC_CheckChild1Type, MVT::v2i64,
/*44041*/       OPC_RecordChild2, // #1 = $Vm
/*44042*/       OPC_CheckChild2Type, MVT::v2i64,
/*44044*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44046*/       OPC_EmitInteger, MVT::i32, 14, 
/*44049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 103:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44064*/   /*Scope*/ 58, /*->44123*/
/*44065*/     OPC_CheckInteger, 68, 
/*44067*/     OPC_MoveParent,
/*44068*/     OPC_RecordChild1, // #0 = $Vn
/*44069*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44096
/*44072*/       OPC_CheckChild1Type, MVT::v8i8,
/*44074*/       OPC_RecordChild2, // #1 = $Vm
/*44075*/       OPC_CheckChild2Type, MVT::v8i8,
/*44077*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44079*/       OPC_EmitInteger, MVT::i32, 14, 
/*44082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44122
/*44098*/       OPC_CheckChild1Type, MVT::v16i8,
/*44100*/       OPC_RecordChild2, // #1 = $Vm
/*44101*/       OPC_CheckChild2Type, MVT::v16i8,
/*44103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44105*/       OPC_EmitInteger, MVT::i32, 14, 
/*44108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44123*/   /*Scope*/ 30, /*->44154*/
/*44124*/     OPC_CheckInteger, 65, 
/*44126*/     OPC_MoveParent,
/*44127*/     OPC_RecordChild1, // #0 = $Vn
/*44128*/     OPC_CheckChild1Type, MVT::v8i8,
/*44130*/     OPC_RecordChild2, // #1 = $Vm
/*44131*/     OPC_CheckChild2Type, MVT::v8i8,
/*44133*/     OPC_CheckType, MVT::v8i16,
/*44135*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44137*/     OPC_EmitInteger, MVT::i32, 14, 
/*44140*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44143*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 65:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44154*/   /*Scope*/ 34|128,1/*162*/, /*->44318*/
/*44156*/     OPC_CheckInteger, 50, 
/*44158*/     OPC_MoveParent,
/*44159*/     OPC_RecordChild1, // #0 = $Vn
/*44160*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44187
/*44163*/       OPC_CheckChild1Type, MVT::v4i16,
/*44165*/       OPC_RecordChild2, // #1 = $Vm
/*44166*/       OPC_CheckChild2Type, MVT::v4i16,
/*44168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44170*/       OPC_EmitInteger, MVT::i32, 14, 
/*44173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44213
/*44189*/       OPC_CheckChild1Type, MVT::v2i32,
/*44191*/       OPC_RecordChild2, // #1 = $Vm
/*44192*/       OPC_CheckChild2Type, MVT::v2i32,
/*44194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44196*/       OPC_EmitInteger, MVT::i32, 14, 
/*44199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44239
/*44215*/       OPC_CheckChild1Type, MVT::v8i16,
/*44217*/       OPC_RecordChild2, // #1 = $Vm
/*44218*/       OPC_CheckChild2Type, MVT::v8i16,
/*44220*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44222*/       OPC_EmitInteger, MVT::i32, 14, 
/*44225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44265
/*44241*/       OPC_CheckChild1Type, MVT::v4i32,
/*44243*/       OPC_RecordChild2, // #1 = $Vm
/*44244*/       OPC_CheckChild2Type, MVT::v4i32,
/*44246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44248*/       OPC_EmitInteger, MVT::i32, 14, 
/*44251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44291
/*44267*/       OPC_CheckChild1Type, MVT::v8i8,
/*44269*/       OPC_RecordChild2, // #1 = $Vm
/*44270*/       OPC_CheckChild2Type, MVT::v8i8,
/*44272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44274*/       OPC_EmitInteger, MVT::i32, 14, 
/*44277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 50:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44317
/*44293*/       OPC_CheckChild1Type, MVT::v16i8,
/*44295*/       OPC_RecordChild2, // #1 = $Vm
/*44296*/       OPC_CheckChild2Type, MVT::v16i8,
/*44298*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44300*/       OPC_EmitInteger, MVT::i32, 14, 
/*44303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 50:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44318*/   /*Scope*/ 34|128,1/*162*/, /*->44482*/
/*44320*/     OPC_CheckInteger, 51, 
/*44322*/     OPC_MoveParent,
/*44323*/     OPC_RecordChild1, // #0 = $Vn
/*44324*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44351
/*44327*/       OPC_CheckChild1Type, MVT::v4i16,
/*44329*/       OPC_RecordChild2, // #1 = $Vm
/*44330*/       OPC_CheckChild2Type, MVT::v4i16,
/*44332*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44334*/       OPC_EmitInteger, MVT::i32, 14, 
/*44337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44377
/*44353*/       OPC_CheckChild1Type, MVT::v2i32,
/*44355*/       OPC_RecordChild2, // #1 = $Vm
/*44356*/       OPC_CheckChild2Type, MVT::v2i32,
/*44358*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44360*/       OPC_EmitInteger, MVT::i32, 14, 
/*44363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44403
/*44379*/       OPC_CheckChild1Type, MVT::v8i16,
/*44381*/       OPC_RecordChild2, // #1 = $Vm
/*44382*/       OPC_CheckChild2Type, MVT::v8i16,
/*44384*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44386*/       OPC_EmitInteger, MVT::i32, 14, 
/*44389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44429
/*44405*/       OPC_CheckChild1Type, MVT::v4i32,
/*44407*/       OPC_RecordChild2, // #1 = $Vm
/*44408*/       OPC_CheckChild2Type, MVT::v4i32,
/*44410*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44412*/       OPC_EmitInteger, MVT::i32, 14, 
/*44415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44455
/*44431*/       OPC_CheckChild1Type, MVT::v8i8,
/*44433*/       OPC_RecordChild2, // #1 = $Vm
/*44434*/       OPC_CheckChild2Type, MVT::v8i8,
/*44436*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44438*/       OPC_EmitInteger, MVT::i32, 14, 
/*44441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 51:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44481
/*44457*/       OPC_CheckChild1Type, MVT::v16i8,
/*44459*/       OPC_RecordChild2, // #1 = $Vm
/*44460*/       OPC_CheckChild2Type, MVT::v16i8,
/*44462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44464*/       OPC_EmitInteger, MVT::i32, 14, 
/*44467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 51:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44482*/   /*Scope*/ 86|128,1/*214*/, /*->44698*/
/*44484*/     OPC_CheckInteger, 101, 
/*44486*/     OPC_MoveParent,
/*44487*/     OPC_RecordChild1, // #0 = $Vn
/*44488*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44515
/*44491*/       OPC_CheckChild1Type, MVT::v4i16,
/*44493*/       OPC_RecordChild2, // #1 = $Vm
/*44494*/       OPC_CheckChild2Type, MVT::v4i16,
/*44496*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44498*/       OPC_EmitInteger, MVT::i32, 14, 
/*44501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 101:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44541
/*44517*/       OPC_CheckChild1Type, MVT::v2i32,
/*44519*/       OPC_RecordChild2, // #1 = $Vm
/*44520*/       OPC_CheckChild2Type, MVT::v2i32,
/*44522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44524*/       OPC_EmitInteger, MVT::i32, 14, 
/*44527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 101:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44567
/*44543*/       OPC_CheckChild1Type, MVT::v8i16,
/*44545*/       OPC_RecordChild2, // #1 = $Vm
/*44546*/       OPC_CheckChild2Type, MVT::v8i16,
/*44548*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44550*/       OPC_EmitInteger, MVT::i32, 14, 
/*44553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 101:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44593
/*44569*/       OPC_CheckChild1Type, MVT::v4i32,
/*44571*/       OPC_RecordChild2, // #1 = $Vm
/*44572*/       OPC_CheckChild2Type, MVT::v4i32,
/*44574*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44576*/       OPC_EmitInteger, MVT::i32, 14, 
/*44579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 101:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44619
/*44595*/       OPC_CheckChild1Type, MVT::v8i8,
/*44597*/       OPC_RecordChild2, // #1 = $Vm
/*44598*/       OPC_CheckChild2Type, MVT::v8i8,
/*44600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44602*/       OPC_EmitInteger, MVT::i32, 14, 
/*44605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44645
/*44621*/       OPC_CheckChild1Type, MVT::v16i8,
/*44623*/       OPC_RecordChild2, // #1 = $Vm
/*44624*/       OPC_CheckChild2Type, MVT::v16i8,
/*44626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44628*/       OPC_EmitInteger, MVT::i32, 14, 
/*44631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 101:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44671
/*44647*/       OPC_CheckChild1Type, MVT::v1i64,
/*44649*/       OPC_RecordChild2, // #1 = $Vm
/*44650*/       OPC_CheckChild2Type, MVT::v1i64,
/*44652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44654*/       OPC_EmitInteger, MVT::i32, 14, 
/*44657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 101:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44697
/*44673*/       OPC_CheckChild1Type, MVT::v2i64,
/*44675*/       OPC_RecordChild2, // #1 = $Vm
/*44676*/       OPC_CheckChild2Type, MVT::v2i64,
/*44678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44680*/       OPC_EmitInteger, MVT::i32, 14, 
/*44683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 101:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44698*/   /*Scope*/ 86|128,1/*214*/, /*->44914*/
/*44700*/     OPC_CheckInteger, 102, 
/*44702*/     OPC_MoveParent,
/*44703*/     OPC_RecordChild1, // #0 = $Vn
/*44704*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44731
/*44707*/       OPC_CheckChild1Type, MVT::v4i16,
/*44709*/       OPC_RecordChild2, // #1 = $Vm
/*44710*/       OPC_CheckChild2Type, MVT::v4i16,
/*44712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44714*/       OPC_EmitInteger, MVT::i32, 14, 
/*44717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 102:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44757
/*44733*/       OPC_CheckChild1Type, MVT::v2i32,
/*44735*/       OPC_RecordChild2, // #1 = $Vm
/*44736*/       OPC_CheckChild2Type, MVT::v2i32,
/*44738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44740*/       OPC_EmitInteger, MVT::i32, 14, 
/*44743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 102:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44783
/*44759*/       OPC_CheckChild1Type, MVT::v8i16,
/*44761*/       OPC_RecordChild2, // #1 = $Vm
/*44762*/       OPC_CheckChild2Type, MVT::v8i16,
/*44764*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44766*/       OPC_EmitInteger, MVT::i32, 14, 
/*44769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 102:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44809
/*44785*/       OPC_CheckChild1Type, MVT::v4i32,
/*44787*/       OPC_RecordChild2, // #1 = $Vm
/*44788*/       OPC_CheckChild2Type, MVT::v4i32,
/*44790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44792*/       OPC_EmitInteger, MVT::i32, 14, 
/*44795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 102:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44835
/*44811*/       OPC_CheckChild1Type, MVT::v8i8,
/*44813*/       OPC_RecordChild2, // #1 = $Vm
/*44814*/       OPC_CheckChild2Type, MVT::v8i8,
/*44816*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44818*/       OPC_EmitInteger, MVT::i32, 14, 
/*44821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 102:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44861
/*44837*/       OPC_CheckChild1Type, MVT::v16i8,
/*44839*/       OPC_RecordChild2, // #1 = $Vm
/*44840*/       OPC_CheckChild2Type, MVT::v16i8,
/*44842*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44844*/       OPC_EmitInteger, MVT::i32, 14, 
/*44847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 102:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44887
/*44863*/       OPC_CheckChild1Type, MVT::v1i64,
/*44865*/       OPC_RecordChild2, // #1 = $Vm
/*44866*/       OPC_CheckChild2Type, MVT::v1i64,
/*44868*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44870*/       OPC_EmitInteger, MVT::i32, 14, 
/*44873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 102:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44913
/*44889*/       OPC_CheckChild1Type, MVT::v2i64,
/*44891*/       OPC_RecordChild2, // #1 = $Vm
/*44892*/       OPC_CheckChild2Type, MVT::v2i64,
/*44894*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44896*/       OPC_EmitInteger, MVT::i32, 14, 
/*44899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 102:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44914*/   /*Scope*/ 85, /*->45000*/
/*44915*/     OPC_CheckInteger, 5|128,1/*133*/, 
/*44918*/     OPC_MoveParent,
/*44919*/     OPC_RecordChild1, // #0 = $Vn
/*44920*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44947
/*44923*/       OPC_CheckChild1Type, MVT::v8i16,
/*44925*/       OPC_RecordChild2, // #1 = $Vm
/*44926*/       OPC_CheckChild2Type, MVT::v8i16,
/*44928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44930*/       OPC_EmitInteger, MVT::i32, 14, 
/*44933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 133:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44973
/*44949*/       OPC_CheckChild1Type, MVT::v4i32,
/*44951*/       OPC_RecordChild2, // #1 = $Vm
/*44952*/       OPC_CheckChild2Type, MVT::v4i32,
/*44954*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44956*/       OPC_EmitInteger, MVT::i32, 14, 
/*44959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 133:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44999
/*44975*/       OPC_CheckChild1Type, MVT::v2i64,
/*44977*/       OPC_RecordChild2, // #1 = $Vm
/*44978*/       OPC_CheckChild2Type, MVT::v2i64,
/*44980*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44982*/       OPC_EmitInteger, MVT::i32, 14, 
/*44985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 133:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45000*/   /*Scope*/ 84, /*->45085*/
/*45001*/     OPC_CheckInteger, 119, 
/*45003*/     OPC_MoveParent,
/*45004*/     OPC_RecordChild1, // #0 = $Vn
/*45005*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45032
/*45008*/       OPC_CheckChild1Type, MVT::v8i16,
/*45010*/       OPC_RecordChild2, // #1 = $Vm
/*45011*/       OPC_CheckChild2Type, MVT::v8i16,
/*45013*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45015*/       OPC_EmitInteger, MVT::i32, 14, 
/*45018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 119:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45058
/*45034*/       OPC_CheckChild1Type, MVT::v4i32,
/*45036*/       OPC_RecordChild2, // #1 = $Vm
/*45037*/       OPC_CheckChild2Type, MVT::v4i32,
/*45039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45041*/       OPC_EmitInteger, MVT::i32, 14, 
/*45044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 119:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45084
/*45060*/       OPC_CheckChild1Type, MVT::v2i64,
/*45062*/       OPC_RecordChild2, // #1 = $Vm
/*45063*/       OPC_CheckChild2Type, MVT::v2i64,
/*45065*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45067*/       OPC_EmitInteger, MVT::i32, 14, 
/*45070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 119:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45085*/   /*Scope*/ 24, /*->45110*/
/*45086*/     OPC_CheckInteger, 25, 
/*45088*/     OPC_MoveParent,
/*45089*/     OPC_RecordChild1, // #0 = $Vn
/*45090*/     OPC_RecordChild2, // #1 = $Vm
/*45091*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45093*/     OPC_EmitInteger, MVT::i32, 14, 
/*45096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45110*/   /*Scope*/ 24, /*->45135*/
/*45111*/     OPC_CheckInteger, 26, 
/*45113*/     OPC_MoveParent,
/*45114*/     OPC_RecordChild1, // #0 = $Vn
/*45115*/     OPC_RecordChild2, // #1 = $Vm
/*45116*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45118*/     OPC_EmitInteger, MVT::i32, 14, 
/*45121*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45124*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45135*/   /*Scope*/ 24, /*->45160*/
/*45136*/     OPC_CheckInteger, 27, 
/*45138*/     OPC_MoveParent,
/*45139*/     OPC_RecordChild1, // #0 = $Vn
/*45140*/     OPC_RecordChild2, // #1 = $Vm
/*45141*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45143*/     OPC_EmitInteger, MVT::i32, 14, 
/*45146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 27:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45160*/   /*Scope*/ 24, /*->45185*/
/*45161*/     OPC_CheckInteger, 28, 
/*45163*/     OPC_MoveParent,
/*45164*/     OPC_RecordChild1, // #0 = $Vn
/*45165*/     OPC_RecordChild2, // #1 = $Vm
/*45166*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45168*/     OPC_EmitInteger, MVT::i32, 14, 
/*45171*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45174*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 28:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45185*/   /*Scope*/ 50|128,2/*306*/, /*->45493*/
/*45187*/     OPC_CheckInteger, 30, 
/*45189*/     OPC_MoveParent,
/*45190*/     OPC_RecordChild1, // #0 = $src1
/*45191*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->45222
/*45194*/       OPC_CheckChild1Type, MVT::v8i8,
/*45196*/       OPC_RecordChild2, // #1 = $Vn
/*45197*/       OPC_CheckChild2Type, MVT::v8i8,
/*45199*/       OPC_RecordChild3, // #2 = $Vm
/*45200*/       OPC_CheckChild3Type, MVT::v8i8,
/*45202*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45204*/       OPC_EmitInteger, MVT::i32, 14, 
/*45207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->45252
/*45224*/       OPC_CheckChild1Type, MVT::v4i16,
/*45226*/       OPC_RecordChild2, // #1 = $Vn
/*45227*/       OPC_CheckChild2Type, MVT::v4i16,
/*45229*/       OPC_RecordChild3, // #2 = $Vm
/*45230*/       OPC_CheckChild3Type, MVT::v4i16,
/*45232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45234*/       OPC_EmitInteger, MVT::i32, 14, 
/*45237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->45282
/*45254*/       OPC_CheckChild1Type, MVT::v2i32,
/*45256*/       OPC_RecordChild2, // #1 = $Vn
/*45257*/       OPC_CheckChild2Type, MVT::v2i32,
/*45259*/       OPC_RecordChild3, // #2 = $Vm
/*45260*/       OPC_CheckChild3Type, MVT::v2i32,
/*45262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45264*/       OPC_EmitInteger, MVT::i32, 14, 
/*45267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->45312
/*45284*/       OPC_CheckChild1Type, MVT::v1i64,
/*45286*/       OPC_RecordChild2, // #1 = $Vn
/*45287*/       OPC_CheckChild2Type, MVT::v1i64,
/*45289*/       OPC_RecordChild3, // #2 = $Vm
/*45290*/       OPC_CheckChild3Type, MVT::v1i64,
/*45292*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45294*/       OPC_EmitInteger, MVT::i32, 14, 
/*45297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 30:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->45342
/*45314*/       OPC_CheckChild1Type, MVT::v16i8,
/*45316*/       OPC_RecordChild2, // #1 = $Vn
/*45317*/       OPC_CheckChild2Type, MVT::v16i8,
/*45319*/       OPC_RecordChild3, // #2 = $Vm
/*45320*/       OPC_CheckChild3Type, MVT::v16i8,
/*45322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45324*/       OPC_EmitInteger, MVT::i32, 14, 
/*45327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->45372
/*45344*/       OPC_CheckChild1Type, MVT::v8i16,
/*45346*/       OPC_RecordChild2, // #1 = $Vn
/*45347*/       OPC_CheckChild2Type, MVT::v8i16,
/*45349*/       OPC_RecordChild3, // #2 = $Vm
/*45350*/       OPC_CheckChild3Type, MVT::v8i16,
/*45352*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45354*/       OPC_EmitInteger, MVT::i32, 14, 
/*45357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->45402
/*45374*/       OPC_CheckChild1Type, MVT::v4i32,
/*45376*/       OPC_RecordChild2, // #1 = $Vn
/*45377*/       OPC_CheckChild2Type, MVT::v4i32,
/*45379*/       OPC_RecordChild3, // #2 = $Vm
/*45380*/       OPC_CheckChild3Type, MVT::v4i32,
/*45382*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45384*/       OPC_EmitInteger, MVT::i32, 14, 
/*45387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->45432
/*45404*/       OPC_CheckChild1Type, MVT::v2i64,
/*45406*/       OPC_RecordChild2, // #1 = $Vn
/*45407*/       OPC_CheckChild2Type, MVT::v2i64,
/*45409*/       OPC_RecordChild3, // #2 = $Vm
/*45410*/       OPC_CheckChild3Type, MVT::v2i64,
/*45412*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45414*/       OPC_EmitInteger, MVT::i32, 14, 
/*45417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 30:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->45462
/*45434*/       OPC_CheckChild1Type, MVT::v2f32,
/*45436*/       OPC_RecordChild2, // #1 = $Vn
/*45437*/       OPC_CheckChild2Type, MVT::v2f32,
/*45439*/       OPC_RecordChild3, // #2 = $Vm
/*45440*/       OPC_CheckChild3Type, MVT::v2f32,
/*45442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45444*/       OPC_EmitInteger, MVT::i32, 14, 
/*45447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 30:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->45492
/*45464*/       OPC_CheckChild1Type, MVT::v4f32,
/*45466*/       OPC_RecordChild2, // #1 = $Vn
/*45467*/       OPC_CheckChild2Type, MVT::v4f32,
/*45469*/       OPC_RecordChild3, // #2 = $Vm
/*45470*/       OPC_CheckChild3Type, MVT::v4f32,
/*45472*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45474*/       OPC_EmitInteger, MVT::i32, 14, 
/*45477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 30:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45493*/   /*Scope*/ 86|128,1/*214*/, /*->45709*/
/*45495*/     OPC_CheckInteger, 22, 
/*45497*/     OPC_MoveParent,
/*45498*/     OPC_RecordChild1, // #0 = $Vn
/*45499*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45526
/*45502*/       OPC_CheckChild1Type, MVT::v4i16,
/*45504*/       OPC_RecordChild2, // #1 = $Vm
/*45505*/       OPC_CheckChild2Type, MVT::v4i16,
/*45507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45509*/       OPC_EmitInteger, MVT::i32, 14, 
/*45512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45552
/*45528*/       OPC_CheckChild1Type, MVT::v2i32,
/*45530*/       OPC_RecordChild2, // #1 = $Vm
/*45531*/       OPC_CheckChild2Type, MVT::v2i32,
/*45533*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45535*/       OPC_EmitInteger, MVT::i32, 14, 
/*45538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45578
/*45554*/       OPC_CheckChild1Type, MVT::v8i16,
/*45556*/       OPC_RecordChild2, // #1 = $Vm
/*45557*/       OPC_CheckChild2Type, MVT::v8i16,
/*45559*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45561*/       OPC_EmitInteger, MVT::i32, 14, 
/*45564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45604
/*45580*/       OPC_CheckChild1Type, MVT::v4i32,
/*45582*/       OPC_RecordChild2, // #1 = $Vm
/*45583*/       OPC_CheckChild2Type, MVT::v4i32,
/*45585*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45587*/       OPC_EmitInteger, MVT::i32, 14, 
/*45590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45630
/*45606*/       OPC_CheckChild1Type, MVT::v8i8,
/*45608*/       OPC_RecordChild2, // #1 = $Vm
/*45609*/       OPC_CheckChild2Type, MVT::v8i8,
/*45611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45613*/       OPC_EmitInteger, MVT::i32, 14, 
/*45616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45656
/*45632*/       OPC_CheckChild1Type, MVT::v16i8,
/*45634*/       OPC_RecordChild2, // #1 = $Vm
/*45635*/       OPC_CheckChild2Type, MVT::v16i8,
/*45637*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45639*/       OPC_EmitInteger, MVT::i32, 14, 
/*45642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45682
/*45658*/       OPC_CheckChild1Type, MVT::v2f32,
/*45660*/       OPC_RecordChild2, // #1 = $Vm
/*45661*/       OPC_CheckChild2Type, MVT::v2f32,
/*45663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45665*/       OPC_EmitInteger, MVT::i32, 14, 
/*45668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 22:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45708
/*45684*/       OPC_CheckChild1Type, MVT::v4f32,
/*45686*/       OPC_RecordChild2, // #1 = $Vm
/*45687*/       OPC_CheckChild2Type, MVT::v4f32,
/*45689*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45691*/       OPC_EmitInteger, MVT::i32, 14, 
/*45694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 22:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45709*/   /*Scope*/ 34|128,1/*162*/, /*->45873*/
/*45711*/     OPC_CheckInteger, 23, 
/*45713*/     OPC_MoveParent,
/*45714*/     OPC_RecordChild1, // #0 = $Vn
/*45715*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45742
/*45718*/       OPC_CheckChild1Type, MVT::v4i16,
/*45720*/       OPC_RecordChild2, // #1 = $Vm
/*45721*/       OPC_CheckChild2Type, MVT::v4i16,
/*45723*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45725*/       OPC_EmitInteger, MVT::i32, 14, 
/*45728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45768
/*45744*/       OPC_CheckChild1Type, MVT::v2i32,
/*45746*/       OPC_RecordChild2, // #1 = $Vm
/*45747*/       OPC_CheckChild2Type, MVT::v2i32,
/*45749*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45751*/       OPC_EmitInteger, MVT::i32, 14, 
/*45754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45794
/*45770*/       OPC_CheckChild1Type, MVT::v8i16,
/*45772*/       OPC_RecordChild2, // #1 = $Vm
/*45773*/       OPC_CheckChild2Type, MVT::v8i16,
/*45775*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45777*/       OPC_EmitInteger, MVT::i32, 14, 
/*45780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45820
/*45796*/       OPC_CheckChild1Type, MVT::v4i32,
/*45798*/       OPC_RecordChild2, // #1 = $Vm
/*45799*/       OPC_CheckChild2Type, MVT::v4i32,
/*45801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45803*/       OPC_EmitInteger, MVT::i32, 14, 
/*45806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45846
/*45822*/       OPC_CheckChild1Type, MVT::v8i8,
/*45824*/       OPC_RecordChild2, // #1 = $Vm
/*45825*/       OPC_CheckChild2Type, MVT::v8i8,
/*45827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45829*/       OPC_EmitInteger, MVT::i32, 14, 
/*45832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45872
/*45848*/       OPC_CheckChild1Type, MVT::v16i8,
/*45850*/       OPC_RecordChild2, // #1 = $Vm
/*45851*/       OPC_CheckChild2Type, MVT::v16i8,
/*45853*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45855*/       OPC_EmitInteger, MVT::i32, 14, 
/*45858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45873*/   /*Scope*/ 86|128,1/*214*/, /*->46089*/
/*45875*/     OPC_CheckInteger, 60, 
/*45877*/     OPC_MoveParent,
/*45878*/     OPC_RecordChild1, // #0 = $Vn
/*45879*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45906
/*45882*/       OPC_CheckChild1Type, MVT::v4i16,
/*45884*/       OPC_RecordChild2, // #1 = $Vm
/*45885*/       OPC_CheckChild2Type, MVT::v4i16,
/*45887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45889*/       OPC_EmitInteger, MVT::i32, 14, 
/*45892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45932
/*45908*/       OPC_CheckChild1Type, MVT::v2i32,
/*45910*/       OPC_RecordChild2, // #1 = $Vm
/*45911*/       OPC_CheckChild2Type, MVT::v2i32,
/*45913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45915*/       OPC_EmitInteger, MVT::i32, 14, 
/*45918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45958
/*45934*/       OPC_CheckChild1Type, MVT::v8i16,
/*45936*/       OPC_RecordChild2, // #1 = $Vm
/*45937*/       OPC_CheckChild2Type, MVT::v8i16,
/*45939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45941*/       OPC_EmitInteger, MVT::i32, 14, 
/*45944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45984
/*45960*/       OPC_CheckChild1Type, MVT::v4i32,
/*45962*/       OPC_RecordChild2, // #1 = $Vm
/*45963*/       OPC_CheckChild2Type, MVT::v4i32,
/*45965*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45967*/       OPC_EmitInteger, MVT::i32, 14, 
/*45970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46010
/*45986*/       OPC_CheckChild1Type, MVT::v8i8,
/*45988*/       OPC_RecordChild2, // #1 = $Vm
/*45989*/       OPC_CheckChild2Type, MVT::v8i8,
/*45991*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45993*/       OPC_EmitInteger, MVT::i32, 14, 
/*45996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46036
/*46012*/       OPC_CheckChild1Type, MVT::v16i8,
/*46014*/       OPC_RecordChild2, // #1 = $Vm
/*46015*/       OPC_CheckChild2Type, MVT::v16i8,
/*46017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46019*/       OPC_EmitInteger, MVT::i32, 14, 
/*46022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46062
/*46038*/       OPC_CheckChild1Type, MVT::v2f32,
/*46040*/       OPC_RecordChild2, // #1 = $Vm
/*46041*/       OPC_CheckChild2Type, MVT::v2f32,
/*46043*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46045*/       OPC_EmitInteger, MVT::i32, 14, 
/*46048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 60:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46088
/*46064*/       OPC_CheckChild1Type, MVT::v4f32,
/*46066*/       OPC_RecordChild2, // #1 = $Vm
/*46067*/       OPC_CheckChild2Type, MVT::v4f32,
/*46069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46071*/       OPC_EmitInteger, MVT::i32, 14, 
/*46074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 60:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46089*/   /*Scope*/ 34|128,1/*162*/, /*->46253*/
/*46091*/     OPC_CheckInteger, 61, 
/*46093*/     OPC_MoveParent,
/*46094*/     OPC_RecordChild1, // #0 = $Vn
/*46095*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46122
/*46098*/       OPC_CheckChild1Type, MVT::v4i16,
/*46100*/       OPC_RecordChild2, // #1 = $Vm
/*46101*/       OPC_CheckChild2Type, MVT::v4i16,
/*46103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46105*/       OPC_EmitInteger, MVT::i32, 14, 
/*46108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46148
/*46124*/       OPC_CheckChild1Type, MVT::v2i32,
/*46126*/       OPC_RecordChild2, // #1 = $Vm
/*46127*/       OPC_CheckChild2Type, MVT::v2i32,
/*46129*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46131*/       OPC_EmitInteger, MVT::i32, 14, 
/*46134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46174
/*46150*/       OPC_CheckChild1Type, MVT::v8i16,
/*46152*/       OPC_RecordChild2, // #1 = $Vm
/*46153*/       OPC_CheckChild2Type, MVT::v8i16,
/*46155*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46157*/       OPC_EmitInteger, MVT::i32, 14, 
/*46160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46200
/*46176*/       OPC_CheckChild1Type, MVT::v4i32,
/*46178*/       OPC_RecordChild2, // #1 = $Vm
/*46179*/       OPC_CheckChild2Type, MVT::v4i32,
/*46181*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46183*/       OPC_EmitInteger, MVT::i32, 14, 
/*46186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46226
/*46202*/       OPC_CheckChild1Type, MVT::v8i8,
/*46204*/       OPC_RecordChild2, // #1 = $Vm
/*46205*/       OPC_CheckChild2Type, MVT::v8i8,
/*46207*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46209*/       OPC_EmitInteger, MVT::i32, 14, 
/*46212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46252
/*46228*/       OPC_CheckChild1Type, MVT::v16i8,
/*46230*/       OPC_RecordChild2, // #1 = $Vm
/*46231*/       OPC_CheckChild2Type, MVT::v16i8,
/*46233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46235*/       OPC_EmitInteger, MVT::i32, 14, 
/*46238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46253*/   /*Scope*/ 86|128,1/*214*/, /*->46469*/
/*46255*/     OPC_CheckInteger, 63, 
/*46257*/     OPC_MoveParent,
/*46258*/     OPC_RecordChild1, // #0 = $Vn
/*46259*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46286
/*46262*/       OPC_CheckChild1Type, MVT::v4i16,
/*46264*/       OPC_RecordChild2, // #1 = $Vm
/*46265*/       OPC_CheckChild2Type, MVT::v4i16,
/*46267*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46269*/       OPC_EmitInteger, MVT::i32, 14, 
/*46272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46312
/*46288*/       OPC_CheckChild1Type, MVT::v2i32,
/*46290*/       OPC_RecordChild2, // #1 = $Vm
/*46291*/       OPC_CheckChild2Type, MVT::v2i32,
/*46293*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46295*/       OPC_EmitInteger, MVT::i32, 14, 
/*46298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46338
/*46314*/       OPC_CheckChild1Type, MVT::v8i16,
/*46316*/       OPC_RecordChild2, // #1 = $Vm
/*46317*/       OPC_CheckChild2Type, MVT::v8i16,
/*46319*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46321*/       OPC_EmitInteger, MVT::i32, 14, 
/*46324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46364
/*46340*/       OPC_CheckChild1Type, MVT::v4i32,
/*46342*/       OPC_RecordChild2, // #1 = $Vm
/*46343*/       OPC_CheckChild2Type, MVT::v4i32,
/*46345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46347*/       OPC_EmitInteger, MVT::i32, 14, 
/*46350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46390
/*46366*/       OPC_CheckChild1Type, MVT::v8i8,
/*46368*/       OPC_RecordChild2, // #1 = $Vm
/*46369*/       OPC_CheckChild2Type, MVT::v8i8,
/*46371*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46373*/       OPC_EmitInteger, MVT::i32, 14, 
/*46376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46416
/*46392*/       OPC_CheckChild1Type, MVT::v16i8,
/*46394*/       OPC_RecordChild2, // #1 = $Vm
/*46395*/       OPC_CheckChild2Type, MVT::v16i8,
/*46397*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46399*/       OPC_EmitInteger, MVT::i32, 14, 
/*46402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46442
/*46418*/       OPC_CheckChild1Type, MVT::v2f32,
/*46420*/       OPC_RecordChild2, // #1 = $Vm
/*46421*/       OPC_CheckChild2Type, MVT::v2f32,
/*46423*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46425*/       OPC_EmitInteger, MVT::i32, 14, 
/*46428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 63:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46468
/*46444*/       OPC_CheckChild1Type, MVT::v4f32,
/*46446*/       OPC_RecordChild2, // #1 = $Vm
/*46447*/       OPC_CheckChild2Type, MVT::v4f32,
/*46449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46451*/       OPC_EmitInteger, MVT::i32, 14, 
/*46454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 63:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46469*/   /*Scope*/ 34|128,1/*162*/, /*->46633*/
/*46471*/     OPC_CheckInteger, 64, 
/*46473*/     OPC_MoveParent,
/*46474*/     OPC_RecordChild1, // #0 = $Vn
/*46475*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46502
/*46478*/       OPC_CheckChild1Type, MVT::v4i16,
/*46480*/       OPC_RecordChild2, // #1 = $Vm
/*46481*/       OPC_CheckChild2Type, MVT::v4i16,
/*46483*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46485*/       OPC_EmitInteger, MVT::i32, 14, 
/*46488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46528
/*46504*/       OPC_CheckChild1Type, MVT::v2i32,
/*46506*/       OPC_RecordChild2, // #1 = $Vm
/*46507*/       OPC_CheckChild2Type, MVT::v2i32,
/*46509*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46511*/       OPC_EmitInteger, MVT::i32, 14, 
/*46514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46554
/*46530*/       OPC_CheckChild1Type, MVT::v8i16,
/*46532*/       OPC_RecordChild2, // #1 = $Vm
/*46533*/       OPC_CheckChild2Type, MVT::v8i16,
/*46535*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46537*/       OPC_EmitInteger, MVT::i32, 14, 
/*46540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46580
/*46556*/       OPC_CheckChild1Type, MVT::v4i32,
/*46558*/       OPC_RecordChild2, // #1 = $Vm
/*46559*/       OPC_CheckChild2Type, MVT::v4i32,
/*46561*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46563*/       OPC_EmitInteger, MVT::i32, 14, 
/*46566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46606
/*46582*/       OPC_CheckChild1Type, MVT::v8i8,
/*46584*/       OPC_RecordChild2, // #1 = $Vm
/*46585*/       OPC_CheckChild2Type, MVT::v8i8,
/*46587*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46589*/       OPC_EmitInteger, MVT::i32, 14, 
/*46592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 64:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46632
/*46608*/       OPC_CheckChild1Type, MVT::v16i8,
/*46610*/       OPC_RecordChild2, // #1 = $Vm
/*46611*/       OPC_CheckChild2Type, MVT::v16i8,
/*46613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46615*/       OPC_EmitInteger, MVT::i32, 14, 
/*46618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 64:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46633*/   /*Scope*/ 110, /*->46744*/
/*46634*/     OPC_CheckInteger, 71, 
/*46636*/     OPC_MoveParent,
/*46637*/     OPC_RecordChild1, // #0 = $Vn
/*46638*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46665
/*46641*/       OPC_CheckChild1Type, MVT::v8i8,
/*46643*/       OPC_RecordChild2, // #1 = $Vm
/*46644*/       OPC_CheckChild2Type, MVT::v8i8,
/*46646*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46648*/       OPC_EmitInteger, MVT::i32, 14, 
/*46651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46691
/*46667*/       OPC_CheckChild1Type, MVT::v4i16,
/*46669*/       OPC_RecordChild2, // #1 = $Vm
/*46670*/       OPC_CheckChild2Type, MVT::v4i16,
/*46672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46674*/       OPC_EmitInteger, MVT::i32, 14, 
/*46677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46717
/*46693*/       OPC_CheckChild1Type, MVT::v2i32,
/*46695*/       OPC_RecordChild2, // #1 = $Vm
/*46696*/       OPC_CheckChild2Type, MVT::v2i32,
/*46698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46700*/       OPC_EmitInteger, MVT::i32, 14, 
/*46703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46743
/*46719*/       OPC_CheckChild1Type, MVT::v2f32,
/*46721*/       OPC_RecordChild2, // #1 = $Vm
/*46722*/       OPC_CheckChild2Type, MVT::v2f32,
/*46724*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46726*/       OPC_EmitInteger, MVT::i32, 14, 
/*46729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 71:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46744*/   /*Scope*/ 10|128,1/*138*/, /*->46884*/
/*46746*/     OPC_CheckInteger, 72, 
/*46748*/     OPC_MoveParent,
/*46749*/     OPC_RecordChild1, // #0 = $Vm
/*46750*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46773
/*46753*/       OPC_CheckChild1Type, MVT::v8i8,
/*46755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46757*/       OPC_EmitInteger, MVT::i32, 14, 
/*46760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46795
/*46775*/       OPC_CheckChild1Type, MVT::v4i16,
/*46777*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46779*/       OPC_EmitInteger, MVT::i32, 14, 
/*46782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46817
/*46797*/       OPC_CheckChild1Type, MVT::v2i32,
/*46799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46801*/       OPC_EmitInteger, MVT::i32, 14, 
/*46804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 72:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46839
/*46819*/       OPC_CheckChild1Type, MVT::v16i8,
/*46821*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46823*/       OPC_EmitInteger, MVT::i32, 14, 
/*46826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 72:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46861
/*46841*/       OPC_CheckChild1Type, MVT::v8i16,
/*46843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46845*/       OPC_EmitInteger, MVT::i32, 14, 
/*46848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 72:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->46883
/*46863*/       OPC_CheckChild1Type, MVT::v4i32,
/*46865*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46867*/       OPC_EmitInteger, MVT::i32, 14, 
/*46870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 72:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46884*/   /*Scope*/ 10|128,1/*138*/, /*->47024*/
/*46886*/     OPC_CheckInteger, 73, 
/*46888*/     OPC_MoveParent,
/*46889*/     OPC_RecordChild1, // #0 = $Vm
/*46890*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->46913
/*46893*/       OPC_CheckChild1Type, MVT::v8i8,
/*46895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46897*/       OPC_EmitInteger, MVT::i32, 14, 
/*46900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->46935
/*46915*/       OPC_CheckChild1Type, MVT::v4i16,
/*46917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46919*/       OPC_EmitInteger, MVT::i32, 14, 
/*46922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->46957
/*46937*/       OPC_CheckChild1Type, MVT::v2i32,
/*46939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46941*/       OPC_EmitInteger, MVT::i32, 14, 
/*46944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->46979
/*46959*/       OPC_CheckChild1Type, MVT::v16i8,
/*46961*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46963*/       OPC_EmitInteger, MVT::i32, 14, 
/*46966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47001
/*46981*/       OPC_CheckChild1Type, MVT::v8i16,
/*46983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46985*/       OPC_EmitInteger, MVT::i32, 14, 
/*46988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47023
/*47003*/       OPC_CheckChild1Type, MVT::v4i32,
/*47005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47007*/       OPC_EmitInteger, MVT::i32, 14, 
/*47010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47024*/   /*Scope*/ 34|128,1/*162*/, /*->47188*/
/*47026*/     OPC_CheckInteger, 69, 
/*47028*/     OPC_MoveParent,
/*47029*/     OPC_RecordChild1, // #0 = $src1
/*47030*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47057
/*47033*/       OPC_CheckChild1Type, MVT::v4i16,
/*47035*/       OPC_RecordChild2, // #1 = $Vm
/*47036*/       OPC_CheckChild2Type, MVT::v8i8,
/*47038*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47040*/       OPC_EmitInteger, MVT::i32, 14, 
/*47043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47083
/*47059*/       OPC_CheckChild1Type, MVT::v2i32,
/*47061*/       OPC_RecordChild2, // #1 = $Vm
/*47062*/       OPC_CheckChild2Type, MVT::v4i16,
/*47064*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47066*/       OPC_EmitInteger, MVT::i32, 14, 
/*47069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47109
/*47085*/       OPC_CheckChild1Type, MVT::v1i64,
/*47087*/       OPC_RecordChild2, // #1 = $Vm
/*47088*/       OPC_CheckChild2Type, MVT::v2i32,
/*47090*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47092*/       OPC_EmitInteger, MVT::i32, 14, 
/*47095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47135
/*47111*/       OPC_CheckChild1Type, MVT::v8i16,
/*47113*/       OPC_RecordChild2, // #1 = $Vm
/*47114*/       OPC_CheckChild2Type, MVT::v16i8,
/*47116*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47118*/       OPC_EmitInteger, MVT::i32, 14, 
/*47121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47161
/*47137*/       OPC_CheckChild1Type, MVT::v4i32,
/*47139*/       OPC_RecordChild2, // #1 = $Vm
/*47140*/       OPC_CheckChild2Type, MVT::v8i16,
/*47142*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47144*/       OPC_EmitInteger, MVT::i32, 14, 
/*47147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47187
/*47163*/       OPC_CheckChild1Type, MVT::v2i64,
/*47165*/       OPC_RecordChild2, // #1 = $Vm
/*47166*/       OPC_CheckChild2Type, MVT::v4i32,
/*47168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47170*/       OPC_EmitInteger, MVT::i32, 14, 
/*47173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47188*/   /*Scope*/ 34|128,1/*162*/, /*->47352*/
/*47190*/     OPC_CheckInteger, 70, 
/*47192*/     OPC_MoveParent,
/*47193*/     OPC_RecordChild1, // #0 = $src1
/*47194*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47221
/*47197*/       OPC_CheckChild1Type, MVT::v4i16,
/*47199*/       OPC_RecordChild2, // #1 = $Vm
/*47200*/       OPC_CheckChild2Type, MVT::v8i8,
/*47202*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47204*/       OPC_EmitInteger, MVT::i32, 14, 
/*47207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47247
/*47223*/       OPC_CheckChild1Type, MVT::v2i32,
/*47225*/       OPC_RecordChild2, // #1 = $Vm
/*47226*/       OPC_CheckChild2Type, MVT::v4i16,
/*47228*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47230*/       OPC_EmitInteger, MVT::i32, 14, 
/*47233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47273
/*47249*/       OPC_CheckChild1Type, MVT::v1i64,
/*47251*/       OPC_RecordChild2, // #1 = $Vm
/*47252*/       OPC_CheckChild2Type, MVT::v2i32,
/*47254*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47256*/       OPC_EmitInteger, MVT::i32, 14, 
/*47259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47299
/*47275*/       OPC_CheckChild1Type, MVT::v8i16,
/*47277*/       OPC_RecordChild2, // #1 = $Vm
/*47278*/       OPC_CheckChild2Type, MVT::v16i8,
/*47280*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47282*/       OPC_EmitInteger, MVT::i32, 14, 
/*47285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47325
/*47301*/       OPC_CheckChild1Type, MVT::v4i32,
/*47303*/       OPC_RecordChild2, // #1 = $Vm
/*47304*/       OPC_CheckChild2Type, MVT::v8i16,
/*47306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47308*/       OPC_EmitInteger, MVT::i32, 14, 
/*47311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47351
/*47327*/       OPC_CheckChild1Type, MVT::v2i64,
/*47329*/       OPC_RecordChild2, // #1 = $Vm
/*47330*/       OPC_CheckChild2Type, MVT::v4i32,
/*47332*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47334*/       OPC_EmitInteger, MVT::i32, 14, 
/*47337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47352*/   /*Scope*/ 110, /*->47463*/
/*47353*/     OPC_CheckInteger, 74, 
/*47355*/     OPC_MoveParent,
/*47356*/     OPC_RecordChild1, // #0 = $Vn
/*47357*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47384
/*47360*/       OPC_CheckChild1Type, MVT::v8i8,
/*47362*/       OPC_RecordChild2, // #1 = $Vm
/*47363*/       OPC_CheckChild2Type, MVT::v8i8,
/*47365*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47367*/       OPC_EmitInteger, MVT::i32, 14, 
/*47370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47410
/*47386*/       OPC_CheckChild1Type, MVT::v4i16,
/*47388*/       OPC_RecordChild2, // #1 = $Vm
/*47389*/       OPC_CheckChild2Type, MVT::v4i16,
/*47391*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47393*/       OPC_EmitInteger, MVT::i32, 14, 
/*47396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47436
/*47412*/       OPC_CheckChild1Type, MVT::v2i32,
/*47414*/       OPC_RecordChild2, // #1 = $Vm
/*47415*/       OPC_CheckChild2Type, MVT::v2i32,
/*47417*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47419*/       OPC_EmitInteger, MVT::i32, 14, 
/*47422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47462
/*47438*/       OPC_CheckChild1Type, MVT::v2f32,
/*47440*/       OPC_RecordChild2, // #1 = $Vm
/*47441*/       OPC_CheckChild2Type, MVT::v2f32,
/*47443*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47445*/       OPC_EmitInteger, MVT::i32, 14, 
/*47448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47463*/   /*Scope*/ 84, /*->47548*/
/*47464*/     OPC_CheckInteger, 75, 
/*47466*/     OPC_MoveParent,
/*47467*/     OPC_RecordChild1, // #0 = $Vn
/*47468*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47495
/*47471*/       OPC_CheckChild1Type, MVT::v8i8,
/*47473*/       OPC_RecordChild2, // #1 = $Vm
/*47474*/       OPC_CheckChild2Type, MVT::v8i8,
/*47476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47478*/       OPC_EmitInteger, MVT::i32, 14, 
/*47481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47521
/*47497*/       OPC_CheckChild1Type, MVT::v4i16,
/*47499*/       OPC_RecordChild2, // #1 = $Vm
/*47500*/       OPC_CheckChild2Type, MVT::v4i16,
/*47502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47504*/       OPC_EmitInteger, MVT::i32, 14, 
/*47507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47547
/*47523*/       OPC_CheckChild1Type, MVT::v2i32,
/*47525*/       OPC_RecordChild2, // #1 = $Vm
/*47526*/       OPC_CheckChild2Type, MVT::v2i32,
/*47528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47530*/       OPC_EmitInteger, MVT::i32, 14, 
/*47533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47548*/   /*Scope*/ 110, /*->47659*/
/*47549*/     OPC_CheckInteger, 76, 
/*47551*/     OPC_MoveParent,
/*47552*/     OPC_RecordChild1, // #0 = $Vn
/*47553*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47580
/*47556*/       OPC_CheckChild1Type, MVT::v8i8,
/*47558*/       OPC_RecordChild2, // #1 = $Vm
/*47559*/       OPC_CheckChild2Type, MVT::v8i8,
/*47561*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47563*/       OPC_EmitInteger, MVT::i32, 14, 
/*47566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47606
/*47582*/       OPC_CheckChild1Type, MVT::v4i16,
/*47584*/       OPC_RecordChild2, // #1 = $Vm
/*47585*/       OPC_CheckChild2Type, MVT::v4i16,
/*47587*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47589*/       OPC_EmitInteger, MVT::i32, 14, 
/*47592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47632
/*47608*/       OPC_CheckChild1Type, MVT::v2i32,
/*47610*/       OPC_RecordChild2, // #1 = $Vm
/*47611*/       OPC_CheckChild2Type, MVT::v2i32,
/*47613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47615*/       OPC_EmitInteger, MVT::i32, 14, 
/*47618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47658
/*47634*/       OPC_CheckChild1Type, MVT::v2f32,
/*47636*/       OPC_RecordChild2, // #1 = $Vm
/*47637*/       OPC_CheckChild2Type, MVT::v2f32,
/*47639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47641*/       OPC_EmitInteger, MVT::i32, 14, 
/*47644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 76:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47659*/   /*Scope*/ 84, /*->47744*/
/*47660*/     OPC_CheckInteger, 77, 
/*47662*/     OPC_MoveParent,
/*47663*/     OPC_RecordChild1, // #0 = $Vn
/*47664*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47691
/*47667*/       OPC_CheckChild1Type, MVT::v8i8,
/*47669*/       OPC_RecordChild2, // #1 = $Vm
/*47670*/       OPC_CheckChild2Type, MVT::v8i8,
/*47672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47674*/       OPC_EmitInteger, MVT::i32, 14, 
/*47677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 77:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47717
/*47693*/       OPC_CheckChild1Type, MVT::v4i16,
/*47695*/       OPC_RecordChild2, // #1 = $Vm
/*47696*/       OPC_CheckChild2Type, MVT::v4i16,
/*47698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47700*/       OPC_EmitInteger, MVT::i32, 14, 
/*47703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 77:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47743
/*47719*/       OPC_CheckChild1Type, MVT::v2i32,
/*47721*/       OPC_RecordChild2, // #1 = $Vm
/*47722*/       OPC_CheckChild2Type, MVT::v2i32,
/*47724*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47726*/       OPC_EmitInteger, MVT::i32, 14, 
/*47729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 77:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47744*/   /*Scope*/ 94, /*->47839*/
/*47745*/     OPC_CheckInteger, 104, 
/*47747*/     OPC_MoveParent,
/*47748*/     OPC_RecordChild1, // #0 = $Vm
/*47749*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47772
/*47752*/       OPC_CheckChild1Type, MVT::v2i32,
/*47754*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47756*/       OPC_EmitInteger, MVT::i32, 14, 
/*47759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 104:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47794
/*47774*/       OPC_CheckChild1Type, MVT::v4i32,
/*47776*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47778*/       OPC_EmitInteger, MVT::i32, 14, 
/*47781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 104:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47816
/*47796*/       OPC_CheckChild1Type, MVT::v2f32,
/*47798*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47800*/       OPC_EmitInteger, MVT::i32, 14, 
/*47803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 104:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47838
/*47818*/       OPC_CheckChild1Type, MVT::v4f32,
/*47820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47822*/       OPC_EmitInteger, MVT::i32, 14, 
/*47825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 104:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47839*/   /*Scope*/ 94, /*->47934*/
/*47840*/     OPC_CheckInteger, 117, 
/*47842*/     OPC_MoveParent,
/*47843*/     OPC_RecordChild1, // #0 = $Vm
/*47844*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->47867
/*47847*/       OPC_CheckChild1Type, MVT::v2i32,
/*47849*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47851*/       OPC_EmitInteger, MVT::i32, 14, 
/*47854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 117:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47889
/*47869*/       OPC_CheckChild1Type, MVT::v4i32,
/*47871*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47873*/       OPC_EmitInteger, MVT::i32, 14, 
/*47876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 117:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->47911
/*47891*/       OPC_CheckChild1Type, MVT::v2f32,
/*47893*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47895*/       OPC_EmitInteger, MVT::i32, 14, 
/*47898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 117:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->47933
/*47913*/       OPC_CheckChild1Type, MVT::v4f32,
/*47915*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47917*/       OPC_EmitInteger, MVT::i32, 14, 
/*47920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 117:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47934*/   /*Scope*/ 86|128,1/*214*/, /*->48150*/
/*47936*/     OPC_CheckInteger, 124, 
/*47938*/     OPC_MoveParent,
/*47939*/     OPC_RecordChild1, // #0 = $Vm
/*47940*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47967
/*47943*/       OPC_CheckChild1Type, MVT::v4i16,
/*47945*/       OPC_RecordChild2, // #1 = $Vn
/*47946*/       OPC_CheckChild2Type, MVT::v4i16,
/*47948*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47950*/       OPC_EmitInteger, MVT::i32, 14, 
/*47953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 124:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47993
/*47969*/       OPC_CheckChild1Type, MVT::v2i32,
/*47971*/       OPC_RecordChild2, // #1 = $Vn
/*47972*/       OPC_CheckChild2Type, MVT::v2i32,
/*47974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47976*/       OPC_EmitInteger, MVT::i32, 14, 
/*47979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 124:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48019
/*47995*/       OPC_CheckChild1Type, MVT::v8i16,
/*47997*/       OPC_RecordChild2, // #1 = $Vn
/*47998*/       OPC_CheckChild2Type, MVT::v8i16,
/*48000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48002*/       OPC_EmitInteger, MVT::i32, 14, 
/*48005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 124:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48045
/*48021*/       OPC_CheckChild1Type, MVT::v4i32,
/*48023*/       OPC_RecordChild2, // #1 = $Vn
/*48024*/       OPC_CheckChild2Type, MVT::v4i32,
/*48026*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48028*/       OPC_EmitInteger, MVT::i32, 14, 
/*48031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 124:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48071
/*48047*/       OPC_CheckChild1Type, MVT::v8i8,
/*48049*/       OPC_RecordChild2, // #1 = $Vn
/*48050*/       OPC_CheckChild2Type, MVT::v8i8,
/*48052*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48054*/       OPC_EmitInteger, MVT::i32, 14, 
/*48057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 124:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48097
/*48073*/       OPC_CheckChild1Type, MVT::v16i8,
/*48075*/       OPC_RecordChild2, // #1 = $Vn
/*48076*/       OPC_CheckChild2Type, MVT::v16i8,
/*48078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48080*/       OPC_EmitInteger, MVT::i32, 14, 
/*48083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 124:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48123
/*48099*/       OPC_CheckChild1Type, MVT::v1i64,
/*48101*/       OPC_RecordChild2, // #1 = $Vn
/*48102*/       OPC_CheckChild2Type, MVT::v1i64,
/*48104*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48106*/       OPC_EmitInteger, MVT::i32, 14, 
/*48109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 124:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48149
/*48125*/       OPC_CheckChild1Type, MVT::v2i64,
/*48127*/       OPC_RecordChild2, // #1 = $Vn
/*48128*/       OPC_CheckChild2Type, MVT::v2i64,
/*48130*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48132*/       OPC_EmitInteger, MVT::i32, 14, 
/*48135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 124:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48150*/   /*Scope*/ 86|128,1/*214*/, /*->48366*/
/*48152*/     OPC_CheckInteger, 125, 
/*48154*/     OPC_MoveParent,
/*48155*/     OPC_RecordChild1, // #0 = $Vm
/*48156*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48183
/*48159*/       OPC_CheckChild1Type, MVT::v4i16,
/*48161*/       OPC_RecordChild2, // #1 = $Vn
/*48162*/       OPC_CheckChild2Type, MVT::v4i16,
/*48164*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48166*/       OPC_EmitInteger, MVT::i32, 14, 
/*48169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 125:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48209
/*48185*/       OPC_CheckChild1Type, MVT::v2i32,
/*48187*/       OPC_RecordChild2, // #1 = $Vn
/*48188*/       OPC_CheckChild2Type, MVT::v2i32,
/*48190*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48192*/       OPC_EmitInteger, MVT::i32, 14, 
/*48195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 125:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48235
/*48211*/       OPC_CheckChild1Type, MVT::v8i16,
/*48213*/       OPC_RecordChild2, // #1 = $Vn
/*48214*/       OPC_CheckChild2Type, MVT::v8i16,
/*48216*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48218*/       OPC_EmitInteger, MVT::i32, 14, 
/*48221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 125:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48261
/*48237*/       OPC_CheckChild1Type, MVT::v4i32,
/*48239*/       OPC_RecordChild2, // #1 = $Vn
/*48240*/       OPC_CheckChild2Type, MVT::v4i32,
/*48242*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48244*/       OPC_EmitInteger, MVT::i32, 14, 
/*48247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 125:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48287
/*48263*/       OPC_CheckChild1Type, MVT::v8i8,
/*48265*/       OPC_RecordChild2, // #1 = $Vn
/*48266*/       OPC_CheckChild2Type, MVT::v8i8,
/*48268*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48270*/       OPC_EmitInteger, MVT::i32, 14, 
/*48273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 125:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48313
/*48289*/       OPC_CheckChild1Type, MVT::v16i8,
/*48291*/       OPC_RecordChild2, // #1 = $Vn
/*48292*/       OPC_CheckChild2Type, MVT::v16i8,
/*48294*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48296*/       OPC_EmitInteger, MVT::i32, 14, 
/*48299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 125:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48339
/*48315*/       OPC_CheckChild1Type, MVT::v1i64,
/*48317*/       OPC_RecordChild2, // #1 = $Vn
/*48318*/       OPC_CheckChild2Type, MVT::v1i64,
/*48320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48322*/       OPC_EmitInteger, MVT::i32, 14, 
/*48325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 125:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48365
/*48341*/       OPC_CheckChild1Type, MVT::v2i64,
/*48343*/       OPC_RecordChild2, // #1 = $Vn
/*48344*/       OPC_CheckChild2Type, MVT::v2i64,
/*48346*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48348*/       OPC_EmitInteger, MVT::i32, 14, 
/*48351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 125:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48366*/   /*Scope*/ 86|128,1/*214*/, /*->48582*/
/*48368*/     OPC_CheckInteger, 115, 
/*48370*/     OPC_MoveParent,
/*48371*/     OPC_RecordChild1, // #0 = $Vm
/*48372*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48399
/*48375*/       OPC_CheckChild1Type, MVT::v4i16,
/*48377*/       OPC_RecordChild2, // #1 = $Vn
/*48378*/       OPC_CheckChild2Type, MVT::v4i16,
/*48380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48382*/       OPC_EmitInteger, MVT::i32, 14, 
/*48385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 115:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48425
/*48401*/       OPC_CheckChild1Type, MVT::v2i32,
/*48403*/       OPC_RecordChild2, // #1 = $Vn
/*48404*/       OPC_CheckChild2Type, MVT::v2i32,
/*48406*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48408*/       OPC_EmitInteger, MVT::i32, 14, 
/*48411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 115:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48451
/*48427*/       OPC_CheckChild1Type, MVT::v8i16,
/*48429*/       OPC_RecordChild2, // #1 = $Vn
/*48430*/       OPC_CheckChild2Type, MVT::v8i16,
/*48432*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48434*/       OPC_EmitInteger, MVT::i32, 14, 
/*48437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 115:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48477
/*48453*/       OPC_CheckChild1Type, MVT::v4i32,
/*48455*/       OPC_RecordChild2, // #1 = $Vn
/*48456*/       OPC_CheckChild2Type, MVT::v4i32,
/*48458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48460*/       OPC_EmitInteger, MVT::i32, 14, 
/*48463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 115:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48503
/*48479*/       OPC_CheckChild1Type, MVT::v8i8,
/*48481*/       OPC_RecordChild2, // #1 = $Vn
/*48482*/       OPC_CheckChild2Type, MVT::v8i8,
/*48484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48486*/       OPC_EmitInteger, MVT::i32, 14, 
/*48489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 115:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48529
/*48505*/       OPC_CheckChild1Type, MVT::v16i8,
/*48507*/       OPC_RecordChild2, // #1 = $Vn
/*48508*/       OPC_CheckChild2Type, MVT::v16i8,
/*48510*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48512*/       OPC_EmitInteger, MVT::i32, 14, 
/*48515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 115:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48555
/*48531*/       OPC_CheckChild1Type, MVT::v1i64,
/*48533*/       OPC_RecordChild2, // #1 = $Vn
/*48534*/       OPC_CheckChild2Type, MVT::v1i64,
/*48536*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48538*/       OPC_EmitInteger, MVT::i32, 14, 
/*48541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 115:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48581
/*48557*/       OPC_CheckChild1Type, MVT::v2i64,
/*48559*/       OPC_RecordChild2, // #1 = $Vn
/*48560*/       OPC_CheckChild2Type, MVT::v2i64,
/*48562*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48564*/       OPC_EmitInteger, MVT::i32, 14, 
/*48567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 115:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48582*/   /*Scope*/ 86|128,1/*214*/, /*->48798*/
/*48584*/     OPC_CheckInteger, 116, 
/*48586*/     OPC_MoveParent,
/*48587*/     OPC_RecordChild1, // #0 = $Vm
/*48588*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48615
/*48591*/       OPC_CheckChild1Type, MVT::v4i16,
/*48593*/       OPC_RecordChild2, // #1 = $Vn
/*48594*/       OPC_CheckChild2Type, MVT::v4i16,
/*48596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48598*/       OPC_EmitInteger, MVT::i32, 14, 
/*48601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 116:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48641
/*48617*/       OPC_CheckChild1Type, MVT::v2i32,
/*48619*/       OPC_RecordChild2, // #1 = $Vn
/*48620*/       OPC_CheckChild2Type, MVT::v2i32,
/*48622*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48624*/       OPC_EmitInteger, MVT::i32, 14, 
/*48627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 116:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48667
/*48643*/       OPC_CheckChild1Type, MVT::v8i16,
/*48645*/       OPC_RecordChild2, // #1 = $Vn
/*48646*/       OPC_CheckChild2Type, MVT::v8i16,
/*48648*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48650*/       OPC_EmitInteger, MVT::i32, 14, 
/*48653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 116:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48693
/*48669*/       OPC_CheckChild1Type, MVT::v4i32,
/*48671*/       OPC_RecordChild2, // #1 = $Vn
/*48672*/       OPC_CheckChild2Type, MVT::v4i32,
/*48674*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48676*/       OPC_EmitInteger, MVT::i32, 14, 
/*48679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 116:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48719
/*48695*/       OPC_CheckChild1Type, MVT::v8i8,
/*48697*/       OPC_RecordChild2, // #1 = $Vn
/*48698*/       OPC_CheckChild2Type, MVT::v8i8,
/*48700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48702*/       OPC_EmitInteger, MVT::i32, 14, 
/*48705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 116:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48745
/*48721*/       OPC_CheckChild1Type, MVT::v16i8,
/*48723*/       OPC_RecordChild2, // #1 = $Vn
/*48724*/       OPC_CheckChild2Type, MVT::v16i8,
/*48726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48728*/       OPC_EmitInteger, MVT::i32, 14, 
/*48731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 116:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48771
/*48747*/       OPC_CheckChild1Type, MVT::v1i64,
/*48749*/       OPC_RecordChild2, // #1 = $Vn
/*48750*/       OPC_CheckChild2Type, MVT::v1i64,
/*48752*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48754*/       OPC_EmitInteger, MVT::i32, 14, 
/*48757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 116:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48797
/*48773*/       OPC_CheckChild1Type, MVT::v2i64,
/*48775*/       OPC_RecordChild2, // #1 = $Vn
/*48776*/       OPC_CheckChild2Type, MVT::v2i64,
/*48778*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48780*/       OPC_EmitInteger, MVT::i32, 14, 
/*48783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 116:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48798*/   /*Scope*/ 86|128,1/*214*/, /*->49014*/
/*48800*/     OPC_CheckInteger, 98, 
/*48802*/     OPC_MoveParent,
/*48803*/     OPC_RecordChild1, // #0 = $Vm
/*48804*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48831
/*48807*/       OPC_CheckChild1Type, MVT::v4i16,
/*48809*/       OPC_RecordChild2, // #1 = $Vn
/*48810*/       OPC_CheckChild2Type, MVT::v4i16,
/*48812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48814*/       OPC_EmitInteger, MVT::i32, 14, 
/*48817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48857
/*48833*/       OPC_CheckChild1Type, MVT::v2i32,
/*48835*/       OPC_RecordChild2, // #1 = $Vn
/*48836*/       OPC_CheckChild2Type, MVT::v2i32,
/*48838*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48840*/       OPC_EmitInteger, MVT::i32, 14, 
/*48843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48883
/*48859*/       OPC_CheckChild1Type, MVT::v8i16,
/*48861*/       OPC_RecordChild2, // #1 = $Vn
/*48862*/       OPC_CheckChild2Type, MVT::v8i16,
/*48864*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48866*/       OPC_EmitInteger, MVT::i32, 14, 
/*48869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48909
/*48885*/       OPC_CheckChild1Type, MVT::v4i32,
/*48887*/       OPC_RecordChild2, // #1 = $Vn
/*48888*/       OPC_CheckChild2Type, MVT::v4i32,
/*48890*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48892*/       OPC_EmitInteger, MVT::i32, 14, 
/*48895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48935
/*48911*/       OPC_CheckChild1Type, MVT::v8i8,
/*48913*/       OPC_RecordChild2, // #1 = $Vn
/*48914*/       OPC_CheckChild2Type, MVT::v8i8,
/*48916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48918*/       OPC_EmitInteger, MVT::i32, 14, 
/*48921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48961
/*48937*/       OPC_CheckChild1Type, MVT::v16i8,
/*48939*/       OPC_RecordChild2, // #1 = $Vn
/*48940*/       OPC_CheckChild2Type, MVT::v16i8,
/*48942*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48944*/       OPC_EmitInteger, MVT::i32, 14, 
/*48947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48987
/*48963*/       OPC_CheckChild1Type, MVT::v1i64,
/*48965*/       OPC_RecordChild2, // #1 = $Vn
/*48966*/       OPC_CheckChild2Type, MVT::v1i64,
/*48968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48970*/       OPC_EmitInteger, MVT::i32, 14, 
/*48973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49013
/*48989*/       OPC_CheckChild1Type, MVT::v2i64,
/*48991*/       OPC_RecordChild2, // #1 = $Vn
/*48992*/       OPC_CheckChild2Type, MVT::v2i64,
/*48994*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48996*/       OPC_EmitInteger, MVT::i32, 14, 
/*48999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49014*/   /*Scope*/ 86|128,1/*214*/, /*->49230*/
/*49016*/     OPC_CheckInteger, 100, 
/*49018*/     OPC_MoveParent,
/*49019*/     OPC_RecordChild1, // #0 = $Vm
/*49020*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49047
/*49023*/       OPC_CheckChild1Type, MVT::v4i16,
/*49025*/       OPC_RecordChild2, // #1 = $Vn
/*49026*/       OPC_CheckChild2Type, MVT::v4i16,
/*49028*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49030*/       OPC_EmitInteger, MVT::i32, 14, 
/*49033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49073
/*49049*/       OPC_CheckChild1Type, MVT::v2i32,
/*49051*/       OPC_RecordChild2, // #1 = $Vn
/*49052*/       OPC_CheckChild2Type, MVT::v2i32,
/*49054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49056*/       OPC_EmitInteger, MVT::i32, 14, 
/*49059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49099
/*49075*/       OPC_CheckChild1Type, MVT::v8i16,
/*49077*/       OPC_RecordChild2, // #1 = $Vn
/*49078*/       OPC_CheckChild2Type, MVT::v8i16,
/*49080*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49082*/       OPC_EmitInteger, MVT::i32, 14, 
/*49085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49125
/*49101*/       OPC_CheckChild1Type, MVT::v4i32,
/*49103*/       OPC_RecordChild2, // #1 = $Vn
/*49104*/       OPC_CheckChild2Type, MVT::v4i32,
/*49106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49108*/       OPC_EmitInteger, MVT::i32, 14, 
/*49111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49151
/*49127*/       OPC_CheckChild1Type, MVT::v8i8,
/*49129*/       OPC_RecordChild2, // #1 = $Vn
/*49130*/       OPC_CheckChild2Type, MVT::v8i8,
/*49132*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49134*/       OPC_EmitInteger, MVT::i32, 14, 
/*49137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49177
/*49153*/       OPC_CheckChild1Type, MVT::v16i8,
/*49155*/       OPC_RecordChild2, // #1 = $Vn
/*49156*/       OPC_CheckChild2Type, MVT::v16i8,
/*49158*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49160*/       OPC_EmitInteger, MVT::i32, 14, 
/*49163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49203
/*49179*/       OPC_CheckChild1Type, MVT::v1i64,
/*49181*/       OPC_RecordChild2, // #1 = $Vn
/*49182*/       OPC_CheckChild2Type, MVT::v1i64,
/*49184*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49186*/       OPC_EmitInteger, MVT::i32, 14, 
/*49189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49229
/*49205*/       OPC_CheckChild1Type, MVT::v2i64,
/*49207*/       OPC_RecordChild2, // #1 = $Vn
/*49208*/       OPC_CheckChild2Type, MVT::v2i64,
/*49210*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49212*/       OPC_EmitInteger, MVT::i32, 14, 
/*49215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49230*/   /*Scope*/ 86|128,1/*214*/, /*->49446*/
/*49232*/     OPC_CheckInteger, 93, 
/*49234*/     OPC_MoveParent,
/*49235*/     OPC_RecordChild1, // #0 = $Vm
/*49236*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49263
/*49239*/       OPC_CheckChild1Type, MVT::v4i16,
/*49241*/       OPC_RecordChild2, // #1 = $Vn
/*49242*/       OPC_CheckChild2Type, MVT::v4i16,
/*49244*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49246*/       OPC_EmitInteger, MVT::i32, 14, 
/*49249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 93:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49289
/*49265*/       OPC_CheckChild1Type, MVT::v2i32,
/*49267*/       OPC_RecordChild2, // #1 = $Vn
/*49268*/       OPC_CheckChild2Type, MVT::v2i32,
/*49270*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49272*/       OPC_EmitInteger, MVT::i32, 14, 
/*49275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 93:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49315
/*49291*/       OPC_CheckChild1Type, MVT::v8i16,
/*49293*/       OPC_RecordChild2, // #1 = $Vn
/*49294*/       OPC_CheckChild2Type, MVT::v8i16,
/*49296*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49298*/       OPC_EmitInteger, MVT::i32, 14, 
/*49301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 93:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49341
/*49317*/       OPC_CheckChild1Type, MVT::v4i32,
/*49319*/       OPC_RecordChild2, // #1 = $Vn
/*49320*/       OPC_CheckChild2Type, MVT::v4i32,
/*49322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49324*/       OPC_EmitInteger, MVT::i32, 14, 
/*49327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 93:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49367
/*49343*/       OPC_CheckChild1Type, MVT::v8i8,
/*49345*/       OPC_RecordChild2, // #1 = $Vn
/*49346*/       OPC_CheckChild2Type, MVT::v8i8,
/*49348*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49350*/       OPC_EmitInteger, MVT::i32, 14, 
/*49353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 93:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49393
/*49369*/       OPC_CheckChild1Type, MVT::v16i8,
/*49371*/       OPC_RecordChild2, // #1 = $Vn
/*49372*/       OPC_CheckChild2Type, MVT::v16i8,
/*49374*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49376*/       OPC_EmitInteger, MVT::i32, 14, 
/*49379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 93:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49419
/*49395*/       OPC_CheckChild1Type, MVT::v1i64,
/*49397*/       OPC_RecordChild2, // #1 = $Vn
/*49398*/       OPC_CheckChild2Type, MVT::v1i64,
/*49400*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49402*/       OPC_EmitInteger, MVT::i32, 14, 
/*49405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 93:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49445
/*49421*/       OPC_CheckChild1Type, MVT::v2i64,
/*49423*/       OPC_RecordChild2, // #1 = $Vn
/*49424*/       OPC_CheckChild2Type, MVT::v2i64,
/*49426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49428*/       OPC_EmitInteger, MVT::i32, 14, 
/*49431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 93:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49446*/   /*Scope*/ 86|128,1/*214*/, /*->49662*/
/*49448*/     OPC_CheckInteger, 94, 
/*49450*/     OPC_MoveParent,
/*49451*/     OPC_RecordChild1, // #0 = $Vm
/*49452*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49479
/*49455*/       OPC_CheckChild1Type, MVT::v4i16,
/*49457*/       OPC_RecordChild2, // #1 = $Vn
/*49458*/       OPC_CheckChild2Type, MVT::v4i16,
/*49460*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49462*/       OPC_EmitInteger, MVT::i32, 14, 
/*49465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49505
/*49481*/       OPC_CheckChild1Type, MVT::v2i32,
/*49483*/       OPC_RecordChild2, // #1 = $Vn
/*49484*/       OPC_CheckChild2Type, MVT::v2i32,
/*49486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49488*/       OPC_EmitInteger, MVT::i32, 14, 
/*49491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49531
/*49507*/       OPC_CheckChild1Type, MVT::v8i16,
/*49509*/       OPC_RecordChild2, // #1 = $Vn
/*49510*/       OPC_CheckChild2Type, MVT::v8i16,
/*49512*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49514*/       OPC_EmitInteger, MVT::i32, 14, 
/*49517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 94:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49557
/*49533*/       OPC_CheckChild1Type, MVT::v4i32,
/*49535*/       OPC_RecordChild2, // #1 = $Vn
/*49536*/       OPC_CheckChild2Type, MVT::v4i32,
/*49538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49540*/       OPC_EmitInteger, MVT::i32, 14, 
/*49543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 94:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49583
/*49559*/       OPC_CheckChild1Type, MVT::v8i8,
/*49561*/       OPC_RecordChild2, // #1 = $Vn
/*49562*/       OPC_CheckChild2Type, MVT::v8i8,
/*49564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49566*/       OPC_EmitInteger, MVT::i32, 14, 
/*49569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49609
/*49585*/       OPC_CheckChild1Type, MVT::v16i8,
/*49587*/       OPC_RecordChild2, // #1 = $Vn
/*49588*/       OPC_CheckChild2Type, MVT::v16i8,
/*49590*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49592*/       OPC_EmitInteger, MVT::i32, 14, 
/*49595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 94:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49635
/*49611*/       OPC_CheckChild1Type, MVT::v1i64,
/*49613*/       OPC_RecordChild2, // #1 = $Vn
/*49614*/       OPC_CheckChild2Type, MVT::v1i64,
/*49616*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49618*/       OPC_EmitInteger, MVT::i32, 14, 
/*49621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 94:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49661
/*49637*/       OPC_CheckChild1Type, MVT::v2i64,
/*49639*/       OPC_RecordChild2, // #1 = $Vn
/*49640*/       OPC_CheckChild2Type, MVT::v2i64,
/*49642*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49644*/       OPC_EmitInteger, MVT::i32, 14, 
/*49647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 94:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49662*/   /*Scope*/ 50|128,1/*178*/, /*->49842*/
/*49664*/     OPC_CheckInteger, 24, 
/*49666*/     OPC_MoveParent,
/*49667*/     OPC_RecordChild1, // #0 = $Vm
/*49668*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->49691
/*49671*/       OPC_CheckChild1Type, MVT::v8i8,
/*49673*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49675*/       OPC_EmitInteger, MVT::i32, 14, 
/*49678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49713
/*49693*/       OPC_CheckChild1Type, MVT::v4i16,
/*49695*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49697*/       OPC_EmitInteger, MVT::i32, 14, 
/*49700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49735
/*49715*/       OPC_CheckChild1Type, MVT::v2i32,
/*49717*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49719*/       OPC_EmitInteger, MVT::i32, 14, 
/*49722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49757
/*49737*/       OPC_CheckChild1Type, MVT::v16i8,
/*49739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49741*/       OPC_EmitInteger, MVT::i32, 14, 
/*49744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49779
/*49759*/       OPC_CheckChild1Type, MVT::v8i16,
/*49761*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49763*/       OPC_EmitInteger, MVT::i32, 14, 
/*49766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49801
/*49781*/       OPC_CheckChild1Type, MVT::v4i32,
/*49783*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49785*/       OPC_EmitInteger, MVT::i32, 14, 
/*49788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 18,  MVT::v2f32,// ->49821
/*49803*/       OPC_CheckChild1Type, MVT::v2f32,
/*49805*/       OPC_EmitInteger, MVT::i32, 14, 
/*49808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 24:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->49841
/*49823*/       OPC_CheckChild1Type, MVT::v4f32,
/*49825*/       OPC_EmitInteger, MVT::i32, 14, 
/*49828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 24:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*49842*/   /*Scope*/ 10|128,1/*138*/, /*->49982*/
/*49844*/     OPC_CheckInteger, 78, 
/*49846*/     OPC_MoveParent,
/*49847*/     OPC_RecordChild1, // #0 = $Vm
/*49848*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->49871
/*49851*/       OPC_CheckChild1Type, MVT::v8i8,
/*49853*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49855*/       OPC_EmitInteger, MVT::i32, 14, 
/*49858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49893
/*49873*/       OPC_CheckChild1Type, MVT::v4i16,
/*49875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49877*/       OPC_EmitInteger, MVT::i32, 14, 
/*49880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49915
/*49895*/       OPC_CheckChild1Type, MVT::v2i32,
/*49897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49899*/       OPC_EmitInteger, MVT::i32, 14, 
/*49902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->49937
/*49917*/       OPC_CheckChild1Type, MVT::v16i8,
/*49919*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49921*/       OPC_EmitInteger, MVT::i32, 14, 
/*49924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->49959
/*49939*/       OPC_CheckChild1Type, MVT::v8i16,
/*49941*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49943*/       OPC_EmitInteger, MVT::i32, 14, 
/*49946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49981
/*49961*/       OPC_CheckChild1Type, MVT::v4i32,
/*49963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49965*/       OPC_EmitInteger, MVT::i32, 14, 
/*49968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*49982*/   /*Scope*/ 10|128,1/*138*/, /*->50122*/
/*49984*/     OPC_CheckInteger, 88, 
/*49986*/     OPC_MoveParent,
/*49987*/     OPC_RecordChild1, // #0 = $Vm
/*49988*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50011
/*49991*/       OPC_CheckChild1Type, MVT::v8i8,
/*49993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49995*/       OPC_EmitInteger, MVT::i32, 14, 
/*49998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50033
/*50013*/       OPC_CheckChild1Type, MVT::v4i16,
/*50015*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50017*/       OPC_EmitInteger, MVT::i32, 14, 
/*50020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50055
/*50035*/       OPC_CheckChild1Type, MVT::v2i32,
/*50037*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50039*/       OPC_EmitInteger, MVT::i32, 14, 
/*50042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50077
/*50057*/       OPC_CheckChild1Type, MVT::v16i8,
/*50059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50061*/       OPC_EmitInteger, MVT::i32, 14, 
/*50064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50099
/*50079*/       OPC_CheckChild1Type, MVT::v8i16,
/*50081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50083*/       OPC_EmitInteger, MVT::i32, 14, 
/*50086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50121
/*50101*/       OPC_CheckChild1Type, MVT::v4i32,
/*50103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50105*/       OPC_EmitInteger, MVT::i32, 14, 
/*50108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50122*/   /*Scope*/ 10|128,1/*138*/, /*->50262*/
/*50124*/     OPC_CheckInteger, 31, 
/*50126*/     OPC_MoveParent,
/*50127*/     OPC_RecordChild1, // #0 = $Vm
/*50128*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50151
/*50131*/       OPC_CheckChild1Type, MVT::v8i8,
/*50133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50135*/       OPC_EmitInteger, MVT::i32, 14, 
/*50138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50173
/*50153*/       OPC_CheckChild1Type, MVT::v4i16,
/*50155*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50157*/       OPC_EmitInteger, MVT::i32, 14, 
/*50160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50195
/*50175*/       OPC_CheckChild1Type, MVT::v2i32,
/*50177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50179*/       OPC_EmitInteger, MVT::i32, 14, 
/*50182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50217
/*50197*/       OPC_CheckChild1Type, MVT::v16i8,
/*50199*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50201*/       OPC_EmitInteger, MVT::i32, 14, 
/*50204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50239
/*50219*/       OPC_CheckChild1Type, MVT::v8i16,
/*50221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50223*/       OPC_EmitInteger, MVT::i32, 14, 
/*50226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50261
/*50241*/       OPC_CheckChild1Type, MVT::v4i32,
/*50243*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50245*/       OPC_EmitInteger, MVT::i32, 14, 
/*50248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50262*/   /*Scope*/ 72, /*->50335*/
/*50263*/     OPC_CheckInteger, 85, 
/*50265*/     OPC_MoveParent,
/*50266*/     OPC_RecordChild1, // #0 = $Vm
/*50267*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50290
/*50270*/       OPC_CheckChild1Type, MVT::v8i16,
/*50272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50274*/       OPC_EmitInteger, MVT::i32, 14, 
/*50277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 85:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50312
/*50292*/       OPC_CheckChild1Type, MVT::v4i32,
/*50294*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50296*/       OPC_EmitInteger, MVT::i32, 14, 
/*50299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50334
/*50314*/       OPC_CheckChild1Type, MVT::v2i64,
/*50316*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50318*/       OPC_EmitInteger, MVT::i32, 14, 
/*50321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50335*/   /*Scope*/ 72, /*->50408*/
/*50336*/     OPC_CheckInteger, 87, 
/*50338*/     OPC_MoveParent,
/*50339*/     OPC_RecordChild1, // #0 = $Vm
/*50340*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50363
/*50343*/       OPC_CheckChild1Type, MVT::v8i16,
/*50345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50347*/       OPC_EmitInteger, MVT::i32, 14, 
/*50350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50385
/*50365*/       OPC_CheckChild1Type, MVT::v4i32,
/*50367*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50369*/       OPC_EmitInteger, MVT::i32, 14, 
/*50372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50407
/*50387*/       OPC_CheckChild1Type, MVT::v2i64,
/*50389*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50391*/       OPC_EmitInteger, MVT::i32, 14, 
/*50394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50408*/   /*Scope*/ 72, /*->50481*/
/*50409*/     OPC_CheckInteger, 86, 
/*50411*/     OPC_MoveParent,
/*50412*/     OPC_RecordChild1, // #0 = $Vm
/*50413*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50436
/*50416*/       OPC_CheckChild1Type, MVT::v8i16,
/*50418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50420*/       OPC_EmitInteger, MVT::i32, 14, 
/*50423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50458
/*50438*/       OPC_CheckChild1Type, MVT::v4i32,
/*50440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50442*/       OPC_EmitInteger, MVT::i32, 14, 
/*50445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50480
/*50460*/       OPC_CheckChild1Type, MVT::v2i64,
/*50462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50464*/       OPC_EmitInteger, MVT::i32, 14, 
/*50467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50481*/   /*Scope*/ 34, /*->50516*/
/*50482*/     OPC_CheckInteger, 34, 
/*50484*/     OPC_MoveParent,
/*50485*/     OPC_RecordChild1, // #0 = $Vm
/*50486*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50501
/*50489*/       OPC_CheckChild1Type, MVT::v2f32,
/*50491*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50515
/*50503*/       OPC_CheckChild1Type, MVT::v4f32,
/*50505*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50516*/   /*Scope*/ 34, /*->50551*/
/*50517*/     OPC_CheckInteger, 35, 
/*50519*/     OPC_MoveParent,
/*50520*/     OPC_RecordChild1, // #0 = $Vm
/*50521*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50536
/*50524*/       OPC_CheckChild1Type, MVT::v2f32,
/*50526*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50550
/*50538*/       OPC_CheckChild1Type, MVT::v4f32,
/*50540*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50551*/   /*Scope*/ 34, /*->50586*/
/*50552*/     OPC_CheckInteger, 44, 
/*50554*/     OPC_MoveParent,
/*50555*/     OPC_RecordChild1, // #0 = $Vm
/*50556*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50571
/*50559*/       OPC_CheckChild1Type, MVT::v2f32,
/*50561*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50585
/*50573*/       OPC_CheckChild1Type, MVT::v4f32,
/*50575*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50586*/   /*Scope*/ 34, /*->50621*/
/*50587*/     OPC_CheckInteger, 45, 
/*50589*/     OPC_MoveParent,
/*50590*/     OPC_RecordChild1, // #0 = $Vm
/*50591*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50606
/*50594*/       OPC_CheckChild1Type, MVT::v2f32,
/*50596*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50620
/*50608*/       OPC_CheckChild1Type, MVT::v4f32,
/*50610*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50621*/   /*Scope*/ 34, /*->50656*/
/*50622*/     OPC_CheckInteger, 46, 
/*50624*/     OPC_MoveParent,
/*50625*/     OPC_RecordChild1, // #0 = $Vm
/*50626*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50641
/*50629*/       OPC_CheckChild1Type, MVT::v2f32,
/*50631*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50655
/*50643*/       OPC_CheckChild1Type, MVT::v4f32,
/*50645*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 46:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50656*/   /*Scope*/ 34, /*->50691*/
/*50657*/     OPC_CheckInteger, 47, 
/*50659*/     OPC_MoveParent,
/*50660*/     OPC_RecordChild1, // #0 = $Vm
/*50661*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50676
/*50664*/       OPC_CheckChild1Type, MVT::v2f32,
/*50666*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50690
/*50678*/       OPC_CheckChild1Type, MVT::v4f32,
/*50680*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50691*/   /*Scope*/ 34, /*->50726*/
/*50692*/     OPC_CheckInteger, 42, 
/*50694*/     OPC_MoveParent,
/*50695*/     OPC_RecordChild1, // #0 = $Vm
/*50696*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50711
/*50699*/       OPC_CheckChild1Type, MVT::v2f32,
/*50701*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50725
/*50713*/       OPC_CheckChild1Type, MVT::v4f32,
/*50715*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50726*/   /*Scope*/ 34, /*->50761*/
/*50727*/     OPC_CheckInteger, 43, 
/*50729*/     OPC_MoveParent,
/*50730*/     OPC_RecordChild1, // #0 = $Vm
/*50731*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->50746
/*50734*/       OPC_CheckChild1Type, MVT::v2f32,
/*50736*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->50760
/*50748*/       OPC_CheckChild1Type, MVT::v4f32,
/*50750*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50761*/   /*Scope*/ 22, /*->50784*/
/*50762*/     OPC_CheckInteger, 38, 
/*50764*/     OPC_MoveParent,
/*50765*/     OPC_RecordChild1, // #0 = $Vm
/*50766*/     OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*50768*/     OPC_EmitInteger, MVT::i32, 14, 
/*50771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 38:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*50784*/   /*Scope*/ 25, /*->50810*/
/*50785*/     OPC_CheckInteger, 6|128,1/*134*/, 
/*50788*/     OPC_MoveParent,
/*50789*/     OPC_RecordChild1, // #0 = $Vn
/*50790*/     OPC_RecordChild2, // #1 = $Vm
/*50791*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50793*/     OPC_EmitInteger, MVT::i32, 14, 
/*50796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 134:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*50810*/   /*Scope*/ 27, /*->50838*/
/*50811*/     OPC_CheckInteger, 10|128,1/*138*/, 
/*50814*/     OPC_MoveParent,
/*50815*/     OPC_RecordChild1, // #0 = $orig
/*50816*/     OPC_RecordChild2, // #1 = $Vn
/*50817*/     OPC_RecordChild3, // #2 = $Vm
/*50818*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50820*/     OPC_EmitInteger, MVT::i32, 14, 
/*50823*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50826*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 138:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*50838*/   /*Scope*/ 72, /*->50911*/
/*50839*/     OPC_CheckInteger, 39, 
/*50841*/     OPC_MoveParent,
/*50842*/     OPC_RecordChild1, // #0 = $Vm
/*50843*/     OPC_Scope, 32, /*->50877*/ // 2 children in Scope
/*50845*/       OPC_CheckChild1Type, MVT::v2i32,
/*50847*/       OPC_RecordChild2, // #1 = $SIMM
/*50848*/       OPC_MoveChild, 2,
/*50850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50853*/       OPC_MoveParent,
/*50854*/       OPC_CheckType, MVT::v2f32,
/*50856*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50858*/       OPC_EmitConvertToTarget, 1,
/*50860*/       OPC_EmitInteger, MVT::i32, 14, 
/*50863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 39:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*50877*/     /*Scope*/ 32, /*->50910*/
/*50878*/       OPC_CheckChild1Type, MVT::v4i32,
/*50880*/       OPC_RecordChild2, // #1 = $SIMM
/*50881*/       OPC_MoveChild, 2,
/*50883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50886*/       OPC_MoveParent,
/*50887*/       OPC_CheckType, MVT::v4f32,
/*50889*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50891*/       OPC_EmitConvertToTarget, 1,
/*50893*/       OPC_EmitInteger, MVT::i32, 14, 
/*50896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 39:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*50910*/     0, /*End of Scope*/
/*50911*/   /*Scope*/ 72, /*->50984*/
/*50912*/     OPC_CheckInteger, 40, 
/*50914*/     OPC_MoveParent,
/*50915*/     OPC_RecordChild1, // #0 = $Vm
/*50916*/     OPC_Scope, 32, /*->50950*/ // 2 children in Scope
/*50918*/       OPC_CheckChild1Type, MVT::v2i32,
/*50920*/       OPC_RecordChild2, // #1 = $SIMM
/*50921*/       OPC_MoveChild, 2,
/*50923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50926*/       OPC_MoveParent,
/*50927*/       OPC_CheckType, MVT::v2f32,
/*50929*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50931*/       OPC_EmitConvertToTarget, 1,
/*50933*/       OPC_EmitInteger, MVT::i32, 14, 
/*50936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*50950*/     /*Scope*/ 32, /*->50983*/
/*50951*/       OPC_CheckChild1Type, MVT::v4i32,
/*50953*/       OPC_RecordChild2, // #1 = $SIMM
/*50954*/       OPC_MoveChild, 2,
/*50956*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50959*/       OPC_MoveParent,
/*50960*/       OPC_CheckType, MVT::v4f32,
/*50962*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50964*/       OPC_EmitConvertToTarget, 1,
/*50966*/       OPC_EmitInteger, MVT::i32, 14, 
/*50969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 40:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*50983*/     0, /*End of Scope*/
/*50984*/   /*Scope*/ 42, /*->51027*/
/*50985*/     OPC_CheckInteger, 59, 
/*50987*/     OPC_MoveParent,
/*50988*/     OPC_RecordChild1, // #0 = $Vn
/*50989*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->51008
/*50992*/       OPC_CheckChild1Type, MVT::v2f32,
/*50994*/       OPC_RecordChild2, // #1 = $Vm
/*50995*/       OPC_CheckChild2Type, MVT::v2f32,
/*50997*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*50999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 59:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->51026
/*51010*/       OPC_CheckChild1Type, MVT::v4f32,
/*51012*/       OPC_RecordChild2, // #1 = $Vm
/*51013*/       OPC_CheckChild2Type, MVT::v4f32,
/*51015*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 59:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51027*/   /*Scope*/ 42, /*->51070*/
/*51028*/     OPC_CheckInteger, 62, 
/*51030*/     OPC_MoveParent,
/*51031*/     OPC_RecordChild1, // #0 = $Vn
/*51032*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->51051
/*51035*/       OPC_CheckChild1Type, MVT::v2f32,
/*51037*/       OPC_RecordChild2, // #1 = $Vm
/*51038*/       OPC_CheckChild2Type, MVT::v2f32,
/*51040*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 62:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->51069
/*51053*/       OPC_CheckChild1Type, MVT::v4f32,
/*51055*/       OPC_RecordChild2, // #1 = $Vm
/*51056*/       OPC_CheckChild2Type, MVT::v4f32,
/*51058*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 62:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51070*/   /*Scope*/ 58, /*->51129*/
/*51071*/     OPC_CheckInteger, 105, 
/*51073*/     OPC_MoveParent,
/*51074*/     OPC_RecordChild1, // #0 = $Vn
/*51075*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51102
/*51078*/       OPC_CheckChild1Type, MVT::v2f32,
/*51080*/       OPC_RecordChild2, // #1 = $Vm
/*51081*/       OPC_CheckChild2Type, MVT::v2f32,
/*51083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51085*/       OPC_EmitInteger, MVT::i32, 14, 
/*51088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 105:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51128
/*51104*/       OPC_CheckChild1Type, MVT::v4f32,
/*51106*/       OPC_RecordChild2, // #1 = $Vm
/*51107*/       OPC_CheckChild2Type, MVT::v4f32,
/*51109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51111*/       OPC_EmitInteger, MVT::i32, 14, 
/*51114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 105:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51129*/   /*Scope*/ 58, /*->51188*/
/*51130*/     OPC_CheckInteger, 118, 
/*51132*/     OPC_MoveParent,
/*51133*/     OPC_RecordChild1, // #0 = $Vn
/*51134*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51161
/*51137*/       OPC_CheckChild1Type, MVT::v2f32,
/*51139*/       OPC_RecordChild2, // #1 = $Vm
/*51140*/       OPC_CheckChild2Type, MVT::v2f32,
/*51142*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51144*/       OPC_EmitInteger, MVT::i32, 14, 
/*51147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 118:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51187
/*51163*/       OPC_CheckChild1Type, MVT::v4f32,
/*51165*/       OPC_RecordChild2, // #1 = $Vm
/*51166*/       OPC_CheckChild2Type, MVT::v4f32,
/*51168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51170*/       OPC_EmitInteger, MVT::i32, 14, 
/*51173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 118:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51188*/   /*Scope*/ 22, /*->51211*/
/*51189*/     OPC_CheckInteger, 41, 
/*51191*/     OPC_MoveParent,
/*51192*/     OPC_RecordChild1, // #0 = $Vm
/*51193*/     OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51195*/     OPC_EmitInteger, MVT::i32, 14, 
/*51198*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51201*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51211*/   /*Scope*/ 34, /*->51246*/
/*51212*/     OPC_CheckInteger, 110, 
/*51214*/     OPC_MoveParent,
/*51215*/     OPC_RecordChild1, // #0 = $Vm
/*51216*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51231
/*51219*/       OPC_CheckChild1Type, MVT::v2f32,
/*51221*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 110:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51245
/*51233*/       OPC_CheckChild1Type, MVT::v4f32,
/*51235*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 110:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51246*/   /*Scope*/ 34, /*->51281*/
/*51247*/     OPC_CheckInteger, 112, 
/*51249*/     OPC_MoveParent,
/*51250*/     OPC_RecordChild1, // #0 = $Vm
/*51251*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51266
/*51254*/       OPC_CheckChild1Type, MVT::v2f32,
/*51256*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 112:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51280
/*51268*/       OPC_CheckChild1Type, MVT::v4f32,
/*51270*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 112:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51281*/   /*Scope*/ 34, /*->51316*/
/*51282*/     OPC_CheckInteger, 108, 
/*51284*/     OPC_MoveParent,
/*51285*/     OPC_RecordChild1, // #0 = $Vm
/*51286*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51301
/*51289*/       OPC_CheckChild1Type, MVT::v2f32,
/*51291*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 108:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51315
/*51303*/       OPC_CheckChild1Type, MVT::v4f32,
/*51305*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 108:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51316*/   /*Scope*/ 34, /*->51351*/
/*51317*/     OPC_CheckInteger, 113, 
/*51319*/     OPC_MoveParent,
/*51320*/     OPC_RecordChild1, // #0 = $Vm
/*51321*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51336
/*51324*/       OPC_CheckChild1Type, MVT::v2f32,
/*51326*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 113:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51350
/*51338*/       OPC_CheckChild1Type, MVT::v4f32,
/*51340*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 113:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51351*/   /*Scope*/ 34, /*->51386*/
/*51352*/     OPC_CheckInteger, 109, 
/*51354*/     OPC_MoveParent,
/*51355*/     OPC_RecordChild1, // #0 = $Vm
/*51356*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51371
/*51359*/       OPC_CheckChild1Type, MVT::v2f32,
/*51361*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 109:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51385
/*51373*/       OPC_CheckChild1Type, MVT::v4f32,
/*51375*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 109:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51386*/   /*Scope*/ 34, /*->51421*/
/*51387*/     OPC_CheckInteger, 111, 
/*51389*/     OPC_MoveParent,
/*51390*/     OPC_RecordChild1, // #0 = $Vm
/*51391*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51406
/*51394*/       OPC_CheckChild1Type, MVT::v2f32,
/*51396*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 111:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51420
/*51408*/       OPC_CheckChild1Type, MVT::v4f32,
/*51410*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 111:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51421*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->51713
/*51426*/   OPC_Scope, 6|128,1/*134*/, /*->51563*/ // 2 children in Scope
/*51429*/     OPC_MoveChild, 0,
/*51431*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*51434*/     OPC_RecordChild0, // #0 = $Rm
/*51435*/     OPC_RecordChild1, // #1 = $rot
/*51436*/     OPC_MoveChild, 1,
/*51438*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51441*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*51443*/     OPC_CheckType, MVT::i32,
/*51445*/     OPC_MoveParent,
/*51446*/     OPC_MoveParent,
/*51447*/     OPC_MoveChild, 1,
/*51449*/     OPC_Scope, 55, /*->51506*/ // 2 children in Scope
/*51451*/       OPC_CheckValueType, MVT::i8,
/*51453*/       OPC_MoveParent,
/*51454*/       OPC_Scope, 24, /*->51480*/ // 2 children in Scope
/*51456*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51458*/         OPC_EmitConvertToTarget, 1,
/*51460*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*51463*/         OPC_EmitInteger, MVT::i32, 14, 
/*51466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*51480*/       /*Scope*/ 24, /*->51505*/
/*51481*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51483*/         OPC_EmitConvertToTarget, 1,
/*51485*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*51488*/         OPC_EmitInteger, MVT::i32, 14, 
/*51491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*51505*/       0, /*End of Scope*/
/*51506*/     /*Scope*/ 55, /*->51562*/
/*51507*/       OPC_CheckValueType, MVT::i16,
/*51509*/       OPC_MoveParent,
/*51510*/       OPC_Scope, 24, /*->51536*/ // 2 children in Scope
/*51512*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51514*/         OPC_EmitConvertToTarget, 1,
/*51516*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*51519*/         OPC_EmitInteger, MVT::i32, 14, 
/*51522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*51536*/       /*Scope*/ 24, /*->51561*/
/*51537*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51539*/         OPC_EmitConvertToTarget, 1,
/*51541*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*51544*/         OPC_EmitInteger, MVT::i32, 14, 
/*51547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*51561*/       0, /*End of Scope*/
/*51562*/     0, /*End of Scope*/
/*51563*/   /*Scope*/ 19|128,1/*147*/, /*->51712*/
/*51565*/     OPC_RecordChild0, // #0 = $Src
/*51566*/     OPC_MoveChild, 1,
/*51568*/     OPC_Scope, 70, /*->51640*/ // 2 children in Scope
/*51570*/       OPC_CheckValueType, MVT::i8,
/*51572*/       OPC_MoveParent,
/*51573*/       OPC_Scope, 22, /*->51597*/ // 3 children in Scope
/*51575*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51577*/         OPC_EmitInteger, MVT::i32, 0, 
/*51580*/         OPC_EmitInteger, MVT::i32, 14, 
/*51583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*51597*/       /*Scope*/ 18, /*->51616*/
/*51598*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*51600*/         OPC_EmitInteger, MVT::i32, 14, 
/*51603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*51616*/       /*Scope*/ 22, /*->51639*/
/*51617*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51619*/         OPC_EmitInteger, MVT::i32, 0, 
/*51622*/         OPC_EmitInteger, MVT::i32, 14, 
/*51625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*51639*/       0, /*End of Scope*/
/*51640*/     /*Scope*/ 70, /*->51711*/
/*51641*/       OPC_CheckValueType, MVT::i16,
/*51643*/       OPC_MoveParent,
/*51644*/       OPC_Scope, 22, /*->51668*/ // 3 children in Scope
/*51646*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*51648*/         OPC_EmitInteger, MVT::i32, 0, 
/*51651*/         OPC_EmitInteger, MVT::i32, 14, 
/*51654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*51668*/       /*Scope*/ 18, /*->51687*/
/*51669*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*51671*/         OPC_EmitInteger, MVT::i32, 14, 
/*51674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*51687*/       /*Scope*/ 22, /*->51710*/
/*51688*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51690*/         OPC_EmitInteger, MVT::i32, 0, 
/*51693*/         OPC_EmitInteger, MVT::i32, 14, 
/*51696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*51710*/       0, /*End of Scope*/
/*51711*/     0, /*End of Scope*/
/*51712*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->51798
/*51716*/   OPC_RecordChild0, // #0 = $dst
/*51717*/   OPC_MoveChild, 0,
/*51719*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51722*/   OPC_MoveParent,
/*51723*/   OPC_RecordChild1, // #1 = $id
/*51724*/   OPC_MoveChild, 1,
/*51726*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51729*/   OPC_MoveParent,
/*51730*/   OPC_Scope, 21, /*->51753*/ // 3 children in Scope
/*51732*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*51734*/     OPC_EmitConvertToTarget, 1,
/*51736*/     OPC_EmitInteger, MVT::i32, 14, 
/*51739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51753*/   /*Scope*/ 21, /*->51775*/
/*51754*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51756*/     OPC_EmitConvertToTarget, 1,
/*51758*/     OPC_EmitInteger, MVT::i32, 14, 
/*51761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51775*/   /*Scope*/ 21, /*->51797*/
/*51776*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51778*/     OPC_EmitConvertToTarget, 1,
/*51780*/     OPC_EmitInteger, MVT::i32, 14, 
/*51783*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51786*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51797*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->51860
/*51801*/   OPC_RecordChild0, // #0 = $src
/*51802*/   OPC_RecordChild1, // #1 = $Rn
/*51803*/   OPC_RecordChild2, // #2 = $imm
/*51804*/   OPC_MoveChild, 2,
/*51806*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51809*/   OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*51811*/   OPC_MoveParent,
/*51812*/   OPC_Scope, 22, /*->51836*/ // 2 children in Scope
/*51814*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51816*/     OPC_EmitConvertToTarget, 2,
/*51818*/     OPC_EmitInteger, MVT::i32, 14, 
/*51821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*51836*/   /*Scope*/ 22, /*->51859*/
/*51837*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*51839*/     OPC_EmitConvertToTarget, 2,
/*51841*/     OPC_EmitInteger, MVT::i32, 14, 
/*51844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*51859*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->52033
/*51864*/   OPC_RecordChild0, // #0 = $lhs
/*51865*/   OPC_RecordChild1, // #1 = $rhs
/*51866*/   OPC_Scope, 9|128,1/*137*/, /*->52006*/ // 2 children in Scope
/*51869*/     OPC_MoveChild, 1,
/*51871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51874*/     OPC_Scope, 30, /*->51906*/ // 4 children in Scope
/*51876*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*51878*/       OPC_MoveParent,
/*51879*/       OPC_CheckType, MVT::i32,
/*51881*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51883*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51886*/       OPC_EmitConvertToTarget, 1,
/*51888*/       OPC_EmitInteger, MVT::i32, 14, 
/*51891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*51906*/     /*Scope*/ 30, /*->51937*/
/*51907*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*51909*/       OPC_MoveParent,
/*51910*/       OPC_CheckType, MVT::i32,
/*51912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51914*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51917*/       OPC_EmitConvertToTarget, 1,
/*51919*/       OPC_EmitInteger, MVT::i32, 14, 
/*51922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*51937*/     /*Scope*/ 33, /*->51971*/
/*51938*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*51940*/       OPC_MoveParent,
/*51941*/       OPC_CheckType, MVT::i32,
/*51943*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51945*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51948*/       OPC_EmitConvertToTarget, 1,
/*51950*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51953*/       OPC_EmitInteger, MVT::i32, 14, 
/*51956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*51971*/     /*Scope*/ 33, /*->52005*/
/*51972*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*51974*/       OPC_MoveParent,
/*51975*/       OPC_CheckType, MVT::i32,
/*51977*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51979*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*51982*/       OPC_EmitConvertToTarget, 1,
/*51984*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*51987*/       OPC_EmitInteger, MVT::i32, 14, 
/*51990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*52005*/     0, /*End of Scope*/
/*52006*/   /*Scope*/ 25, /*->52032*/
/*52007*/     OPC_CheckType, MVT::i32,
/*52009*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52011*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52014*/     OPC_EmitInteger, MVT::i32, 14, 
/*52017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*52032*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->52069
/*52036*/   OPC_RecordChild0, // #0 = $addr
/*52037*/   OPC_MoveChild, 0,
/*52039*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*52042*/   OPC_MoveParent,
/*52043*/   OPC_CheckType, MVT::i32,
/*52045*/   OPC_Scope, 10, /*->52057*/ // 2 children in Scope
/*52047*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*52057*/   /*Scope*/ 10, /*->52068*/
/*52058*/     OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*52068*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->52105
/*52072*/   OPC_RecordChild0, // #0 = $addr
/*52073*/   OPC_MoveChild, 0,
/*52075*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*52078*/   OPC_MoveParent,
/*52079*/   OPC_CheckType, MVT::i32,
/*52081*/   OPC_Scope, 10, /*->52093*/ // 2 children in Scope
/*52083*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*52093*/   /*Scope*/ 10, /*->52104*/
/*52094*/     OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*52104*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->52266
/*52109*/   OPC_RecordChild0, // #0 = $dst
/*52110*/   OPC_MoveChild, 0,
/*52112*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52200
/*52116*/     OPC_MoveParent,
/*52117*/     OPC_CheckType, MVT::i32,
/*52119*/     OPC_Scope, 18, /*->52139*/ // 5 children in Scope
/*52121*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*52123*/       OPC_EmitInteger, MVT::i32, 14, 
/*52126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52139*/     /*Scope*/ 10, /*->52150*/
/*52140*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52150*/     /*Scope*/ 18, /*->52169*/
/*52151*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52153*/       OPC_EmitInteger, MVT::i32, 14, 
/*52156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*52169*/     /*Scope*/ 18, /*->52188*/
/*52170*/       OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*52172*/       OPC_EmitInteger, MVT::i32, 14, 
/*52175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52188*/     /*Scope*/ 10, /*->52199*/
/*52189*/       OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52199*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->52265
/*52203*/     OPC_MoveParent,
/*52204*/     OPC_CheckType, MVT::i32,
/*52206*/     OPC_Scope, 18, /*->52226*/ // 3 children in Scope
/*52208*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52210*/       OPC_EmitInteger, MVT::i32, 14, 
/*52213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*52226*/     /*Scope*/ 18, /*->52245*/
/*52227*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52229*/       OPC_EmitInteger, MVT::i32, 14, 
/*52232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*52245*/     /*Scope*/ 18, /*->52264*/
/*52246*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52248*/       OPC_EmitInteger, MVT::i32, 14, 
/*52251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*52264*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->52427
/*52270*/   OPC_RecordChild0, // #0 = $V
/*52271*/   OPC_Scope, 30, /*->52303*/ // 4 children in Scope
/*52273*/     OPC_CheckChild0Type, MVT::v8i8,
/*52275*/     OPC_RecordChild1, // #1 = $lane
/*52276*/     OPC_MoveChild, 1,
/*52278*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52281*/     OPC_MoveParent,
/*52282*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52284*/     OPC_EmitConvertToTarget, 1,
/*52286*/     OPC_EmitInteger, MVT::i32, 14, 
/*52289*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52303*/   /*Scope*/ 30, /*->52334*/
/*52304*/     OPC_CheckChild0Type, MVT::v4i16,
/*52306*/     OPC_RecordChild1, // #1 = $lane
/*52307*/     OPC_MoveChild, 1,
/*52309*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52312*/     OPC_MoveParent,
/*52313*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52315*/     OPC_EmitConvertToTarget, 1,
/*52317*/     OPC_EmitInteger, MVT::i32, 14, 
/*52320*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52323*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52334*/   /*Scope*/ 45, /*->52380*/
/*52335*/     OPC_CheckChild0Type, MVT::v16i8,
/*52337*/     OPC_RecordChild1, // #1 = $lane
/*52338*/     OPC_MoveChild, 1,
/*52340*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52343*/     OPC_MoveParent,
/*52344*/     OPC_EmitConvertToTarget, 1,
/*52346*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52349*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*52358*/     OPC_EmitConvertToTarget, 1,
/*52360*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52363*/     OPC_EmitInteger, MVT::i32, 14, 
/*52366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52380*/   /*Scope*/ 45, /*->52426*/
/*52381*/     OPC_CheckChild0Type, MVT::v8i16,
/*52383*/     OPC_RecordChild1, // #1 = $lane
/*52384*/     OPC_MoveChild, 1,
/*52386*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52389*/     OPC_MoveParent,
/*52390*/     OPC_EmitConvertToTarget, 1,
/*52392*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*52395*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*52404*/     OPC_EmitConvertToTarget, 1,
/*52406*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*52409*/     OPC_EmitInteger, MVT::i32, 14, 
/*52412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52426*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->52588
/*52431*/   OPC_RecordChild0, // #0 = $V
/*52432*/   OPC_Scope, 30, /*->52464*/ // 4 children in Scope
/*52434*/     OPC_CheckChild0Type, MVT::v8i8,
/*52436*/     OPC_RecordChild1, // #1 = $lane
/*52437*/     OPC_MoveChild, 1,
/*52439*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52442*/     OPC_MoveParent,
/*52443*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52445*/     OPC_EmitConvertToTarget, 1,
/*52447*/     OPC_EmitInteger, MVT::i32, 14, 
/*52450*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52453*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52464*/   /*Scope*/ 30, /*->52495*/
/*52465*/     OPC_CheckChild0Type, MVT::v4i16,
/*52467*/     OPC_RecordChild1, // #1 = $lane
/*52468*/     OPC_MoveChild, 1,
/*52470*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52473*/     OPC_MoveParent,
/*52474*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52476*/     OPC_EmitConvertToTarget, 1,
/*52478*/     OPC_EmitInteger, MVT::i32, 14, 
/*52481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52495*/   /*Scope*/ 45, /*->52541*/
/*52496*/     OPC_CheckChild0Type, MVT::v16i8,
/*52498*/     OPC_RecordChild1, // #1 = $lane
/*52499*/     OPC_MoveChild, 1,
/*52501*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52504*/     OPC_MoveParent,
/*52505*/     OPC_EmitConvertToTarget, 1,
/*52507*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52510*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*52519*/     OPC_EmitConvertToTarget, 1,
/*52521*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52524*/     OPC_EmitInteger, MVT::i32, 14, 
/*52527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52541*/   /*Scope*/ 45, /*->52587*/
/*52542*/     OPC_CheckChild0Type, MVT::v8i16,
/*52544*/     OPC_RecordChild1, // #1 = $lane
/*52545*/     OPC_MoveChild, 1,
/*52547*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52550*/     OPC_MoveParent,
/*52551*/     OPC_EmitConvertToTarget, 1,
/*52553*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*52556*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*52565*/     OPC_EmitConvertToTarget, 1,
/*52567*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*52570*/     OPC_EmitInteger, MVT::i32, 14, 
/*52573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52587*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->52842
/*52592*/   OPC_RecordChild0, // #0 = $V
/*52593*/   OPC_Scope, 64, /*->52659*/ // 5 children in Scope
/*52595*/     OPC_CheckChild0Type, MVT::v2i32,
/*52597*/     OPC_RecordChild1, // #1 = $lane
/*52598*/     OPC_MoveChild, 1,
/*52600*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52603*/     OPC_MoveParent,
/*52604*/     OPC_CheckType, MVT::i32,
/*52606*/     OPC_Scope, 21, /*->52629*/ // 2 children in Scope
/*52608*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*52610*/       OPC_EmitConvertToTarget, 1,
/*52612*/       OPC_EmitInteger, MVT::i32, 14, 
/*52615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*52629*/     /*Scope*/ 28, /*->52658*/
/*52630*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*52632*/       OPC_EmitConvertToTarget, 1,
/*52634*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*52637*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*52646*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*52649*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*52658*/     0, /*End of Scope*/
/*52659*/   /*Scope*/ 81, /*->52741*/
/*52660*/     OPC_CheckChild0Type, MVT::v4i32,
/*52662*/     OPC_RecordChild1, // #1 = $lane
/*52663*/     OPC_MoveChild, 1,
/*52665*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52668*/     OPC_MoveParent,
/*52669*/     OPC_CheckType, MVT::i32,
/*52671*/     OPC_Scope, 38, /*->52711*/ // 2 children in Scope
/*52673*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*52675*/       OPC_EmitConvertToTarget, 1,
/*52677*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*52680*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*52689*/       OPC_EmitConvertToTarget, 1,
/*52691*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*52694*/       OPC_EmitInteger, MVT::i32, 14, 
/*52697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*52711*/     /*Scope*/ 28, /*->52740*/
/*52712*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*52714*/       OPC_EmitConvertToTarget, 1,
/*52716*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*52719*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*52728*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*52731*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*52740*/     0, /*End of Scope*/
/*52741*/   /*Scope*/ 23, /*->52765*/
/*52742*/     OPC_RecordChild1, // #1 = $src2
/*52743*/     OPC_MoveChild, 1,
/*52745*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52748*/     OPC_MoveParent,
/*52749*/     OPC_CheckType, MVT::f64,
/*52751*/     OPC_EmitConvertToTarget, 1,
/*52753*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*52756*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*52765*/   /*Scope*/ 37, /*->52803*/
/*52766*/     OPC_CheckChild0Type, MVT::v2f32,
/*52768*/     OPC_RecordChild1, // #1 = $src2
/*52769*/     OPC_MoveChild, 1,
/*52771*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52774*/     OPC_MoveParent,
/*52775*/     OPC_CheckType, MVT::f32,
/*52777*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52780*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*52789*/     OPC_EmitConvertToTarget, 1,
/*52791*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*52794*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*52803*/   /*Scope*/ 37, /*->52841*/
/*52804*/     OPC_CheckChild0Type, MVT::v4f32,
/*52806*/     OPC_RecordChild1, // #1 = $src2
/*52807*/     OPC_MoveChild, 1,
/*52809*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52812*/     OPC_MoveParent,
/*52813*/     OPC_CheckType, MVT::f32,
/*52815*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*52818*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*52827*/     OPC_EmitConvertToTarget, 1,
/*52829*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*52832*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*52841*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->53172
/*52846*/   OPC_RecordNode,   // #0 = $imm
/*52847*/   OPC_CheckType, MVT::i32,
/*52849*/   OPC_Scope, 26, /*->52877*/ // 11 children in Scope
/*52851*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*52853*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52855*/     OPC_EmitConvertToTarget, 0,
/*52857*/     OPC_EmitInteger, MVT::i32, 14, 
/*52860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52863*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52866*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*52877*/   /*Scope*/ 26, /*->52904*/
/*52878*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*52880*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52882*/     OPC_EmitConvertToTarget, 0,
/*52884*/     OPC_EmitInteger, MVT::i32, 14, 
/*52887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*52904*/   /*Scope*/ 22, /*->52927*/
/*52905*/     OPC_CheckPredicate, 92, // Predicate_imm0_65535
/*52907*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*52909*/     OPC_EmitConvertToTarget, 0,
/*52911*/     OPC_EmitInteger, MVT::i32, 14, 
/*52914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*52927*/   /*Scope*/ 29, /*->52957*/
/*52928*/     OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*52930*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52932*/     OPC_EmitConvertToTarget, 0,
/*52934*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*52937*/     OPC_EmitInteger, MVT::i32, 14, 
/*52940*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*52957*/   /*Scope*/ 14, /*->52972*/
/*52958*/     OPC_CheckPredicate, 93, // Predicate_arm_i32imm
/*52960*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52962*/     OPC_EmitConvertToTarget, 0,
/*52964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*52972*/   /*Scope*/ 26, /*->52999*/
/*52973*/     OPC_CheckPredicate, 54, // Predicate_imm0_255
/*52975*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52977*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52980*/     OPC_EmitConvertToTarget, 0,
/*52982*/     OPC_EmitInteger, MVT::i32, 14, 
/*52985*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52988*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*52999*/   /*Scope*/ 22, /*->53022*/
/*53000*/     OPC_CheckPredicate, 92, // Predicate_imm0_65535
/*53002*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53004*/     OPC_EmitConvertToTarget, 0,
/*53006*/     OPC_EmitInteger, MVT::i32, 14, 
/*53009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*53022*/   /*Scope*/ 29, /*->53052*/
/*53023*/     OPC_CheckPredicate, 20, // Predicate_t2_so_imm_not
/*53025*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53027*/     OPC_EmitConvertToTarget, 0,
/*53029*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*53032*/     OPC_EmitInteger, MVT::i32, 14, 
/*53035*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53038*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53041*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*53052*/   /*Scope*/ 55, /*->53108*/
/*53053*/     OPC_CheckPredicate, 94, // Predicate_thumb_immshifted
/*53055*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53057*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53060*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53063*/     OPC_EmitConvertToTarget, 0,
/*53065*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*53068*/     OPC_EmitInteger, MVT::i32, 14, 
/*53071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53074*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*53085*/     OPC_EmitConvertToTarget, 0,
/*53087*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*53090*/     OPC_EmitInteger, MVT::i32, 14, 
/*53093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*53108*/   /*Scope*/ 49, /*->53158*/
/*53109*/     OPC_CheckPredicate, 95, // Predicate_imm0_255_comp
/*53111*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53113*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53116*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53119*/     OPC_EmitConvertToTarget, 0,
/*53121*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*53124*/     OPC_EmitInteger, MVT::i32, 14, 
/*53127*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53130*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*53141*/     OPC_EmitInteger, MVT::i32, 14, 
/*53144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*53158*/   /*Scope*/ 12, /*->53171*/
/*53159*/     OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53161*/     OPC_EmitConvertToTarget, 0,
/*53163*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*53171*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->53227
/*53175*/   OPC_RecordMemRef,
/*53176*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*53177*/   OPC_RecordChild1, // #1 = $ptr
/*53178*/   OPC_CheckChild1Type, MVT::i32,
/*53180*/   OPC_RecordChild2, // #2 = $incr
/*53181*/   OPC_CheckType, MVT::i32,
/*53183*/   OPC_Scope, 13, /*->53198*/ // 3 children in Scope
/*53185*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_add_8
/*53187*/     OPC_EmitMergeInputChains1_0,
/*53188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53198*/   /*Scope*/ 13, /*->53212*/
/*53199*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_add_16
/*53201*/     OPC_EmitMergeInputChains1_0,
/*53202*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53212*/   /*Scope*/ 13, /*->53226*/
/*53213*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_add_32
/*53215*/     OPC_EmitMergeInputChains1_0,
/*53216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53226*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->53282
/*53230*/   OPC_RecordMemRef,
/*53231*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*53232*/   OPC_RecordChild1, // #1 = $ptr
/*53233*/   OPC_CheckChild1Type, MVT::i32,
/*53235*/   OPC_RecordChild2, // #2 = $incr
/*53236*/   OPC_CheckType, MVT::i32,
/*53238*/   OPC_Scope, 13, /*->53253*/ // 3 children in Scope
/*53240*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_sub_8
/*53242*/     OPC_EmitMergeInputChains1_0,
/*53243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53253*/   /*Scope*/ 13, /*->53267*/
/*53254*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_sub_16
/*53256*/     OPC_EmitMergeInputChains1_0,
/*53257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53267*/   /*Scope*/ 13, /*->53281*/
/*53268*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_sub_32
/*53270*/     OPC_EmitMergeInputChains1_0,
/*53271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53281*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->53337
/*53285*/   OPC_RecordMemRef,
/*53286*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*53287*/   OPC_RecordChild1, // #1 = $ptr
/*53288*/   OPC_CheckChild1Type, MVT::i32,
/*53290*/   OPC_RecordChild2, // #2 = $incr
/*53291*/   OPC_CheckType, MVT::i32,
/*53293*/   OPC_Scope, 13, /*->53308*/ // 3 children in Scope
/*53295*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_and_8
/*53297*/     OPC_EmitMergeInputChains1_0,
/*53298*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53308*/   /*Scope*/ 13, /*->53322*/
/*53309*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_and_16
/*53311*/     OPC_EmitMergeInputChains1_0,
/*53312*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53322*/   /*Scope*/ 13, /*->53336*/
/*53323*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_and_32
/*53325*/     OPC_EmitMergeInputChains1_0,
/*53326*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53336*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->53392
/*53340*/   OPC_RecordMemRef,
/*53341*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*53342*/   OPC_RecordChild1, // #1 = $ptr
/*53343*/   OPC_CheckChild1Type, MVT::i32,
/*53345*/   OPC_RecordChild2, // #2 = $incr
/*53346*/   OPC_CheckType, MVT::i32,
/*53348*/   OPC_Scope, 13, /*->53363*/ // 3 children in Scope
/*53350*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_or_8
/*53352*/     OPC_EmitMergeInputChains1_0,
/*53353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53363*/   /*Scope*/ 13, /*->53377*/
/*53364*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_or_16
/*53366*/     OPC_EmitMergeInputChains1_0,
/*53367*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53377*/   /*Scope*/ 13, /*->53391*/
/*53378*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_or_32
/*53380*/     OPC_EmitMergeInputChains1_0,
/*53381*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53391*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->53447
/*53395*/   OPC_RecordMemRef,
/*53396*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*53397*/   OPC_RecordChild1, // #1 = $ptr
/*53398*/   OPC_CheckChild1Type, MVT::i32,
/*53400*/   OPC_RecordChild2, // #2 = $incr
/*53401*/   OPC_CheckType, MVT::i32,
/*53403*/   OPC_Scope, 13, /*->53418*/ // 3 children in Scope
/*53405*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_xor_8
/*53407*/     OPC_EmitMergeInputChains1_0,
/*53408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53418*/   /*Scope*/ 13, /*->53432*/
/*53419*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_xor_16
/*53421*/     OPC_EmitMergeInputChains1_0,
/*53422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53432*/   /*Scope*/ 13, /*->53446*/
/*53433*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_xor_32
/*53435*/     OPC_EmitMergeInputChains1_0,
/*53436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53446*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->53502
/*53450*/   OPC_RecordMemRef,
/*53451*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*53452*/   OPC_RecordChild1, // #1 = $ptr
/*53453*/   OPC_CheckChild1Type, MVT::i32,
/*53455*/   OPC_RecordChild2, // #2 = $incr
/*53456*/   OPC_CheckType, MVT::i32,
/*53458*/   OPC_Scope, 13, /*->53473*/ // 3 children in Scope
/*53460*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_nand_8
/*53462*/     OPC_EmitMergeInputChains1_0,
/*53463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53473*/   /*Scope*/ 13, /*->53487*/
/*53474*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_nand_16
/*53476*/     OPC_EmitMergeInputChains1_0,
/*53477*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53487*/   /*Scope*/ 13, /*->53501*/
/*53488*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_nand_32
/*53490*/     OPC_EmitMergeInputChains1_0,
/*53491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53501*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->53557
/*53505*/   OPC_RecordMemRef,
/*53506*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*53507*/   OPC_RecordChild1, // #1 = $ptr
/*53508*/   OPC_CheckChild1Type, MVT::i32,
/*53510*/   OPC_RecordChild2, // #2 = $val
/*53511*/   OPC_CheckType, MVT::i32,
/*53513*/   OPC_Scope, 13, /*->53528*/ // 3 children in Scope
/*53515*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_min_8
/*53517*/     OPC_EmitMergeInputChains1_0,
/*53518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53528*/   /*Scope*/ 13, /*->53542*/
/*53529*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_min_16
/*53531*/     OPC_EmitMergeInputChains1_0,
/*53532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53542*/   /*Scope*/ 13, /*->53556*/
/*53543*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_min_32
/*53545*/     OPC_EmitMergeInputChains1_0,
/*53546*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53556*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->53612
/*53560*/   OPC_RecordMemRef,
/*53561*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*53562*/   OPC_RecordChild1, // #1 = $ptr
/*53563*/   OPC_CheckChild1Type, MVT::i32,
/*53565*/   OPC_RecordChild2, // #2 = $val
/*53566*/   OPC_CheckType, MVT::i32,
/*53568*/   OPC_Scope, 13, /*->53583*/ // 3 children in Scope
/*53570*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_max_8
/*53572*/     OPC_EmitMergeInputChains1_0,
/*53573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53583*/   /*Scope*/ 13, /*->53597*/
/*53584*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_max_16
/*53586*/     OPC_EmitMergeInputChains1_0,
/*53587*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53597*/   /*Scope*/ 13, /*->53611*/
/*53598*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_max_32
/*53600*/     OPC_EmitMergeInputChains1_0,
/*53601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53611*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->53667
/*53615*/   OPC_RecordMemRef,
/*53616*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*53617*/   OPC_RecordChild1, // #1 = $ptr
/*53618*/   OPC_CheckChild1Type, MVT::i32,
/*53620*/   OPC_RecordChild2, // #2 = $val
/*53621*/   OPC_CheckType, MVT::i32,
/*53623*/   OPC_Scope, 13, /*->53638*/ // 3 children in Scope
/*53625*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_umin_8
/*53627*/     OPC_EmitMergeInputChains1_0,
/*53628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53638*/   /*Scope*/ 13, /*->53652*/
/*53639*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_umin_16
/*53641*/     OPC_EmitMergeInputChains1_0,
/*53642*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53652*/   /*Scope*/ 13, /*->53666*/
/*53653*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_umin_32
/*53655*/     OPC_EmitMergeInputChains1_0,
/*53656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53666*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->53722
/*53670*/   OPC_RecordMemRef,
/*53671*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*53672*/   OPC_RecordChild1, // #1 = $ptr
/*53673*/   OPC_CheckChild1Type, MVT::i32,
/*53675*/   OPC_RecordChild2, // #2 = $val
/*53676*/   OPC_CheckType, MVT::i32,
/*53678*/   OPC_Scope, 13, /*->53693*/ // 3 children in Scope
/*53680*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_umax_8
/*53682*/     OPC_EmitMergeInputChains1_0,
/*53683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53693*/   /*Scope*/ 13, /*->53707*/
/*53694*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_umax_16
/*53696*/     OPC_EmitMergeInputChains1_0,
/*53697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53707*/   /*Scope*/ 13, /*->53721*/
/*53708*/     OPC_CheckPredicate, 125, // Predicate_atomic_load_umax_32
/*53710*/     OPC_EmitMergeInputChains1_0,
/*53711*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*53721*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->53777
/*53725*/   OPC_RecordMemRef,
/*53726*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*53727*/   OPC_RecordChild1, // #1 = $ptr
/*53728*/   OPC_CheckChild1Type, MVT::i32,
/*53730*/   OPC_RecordChild2, // #2 = $new
/*53731*/   OPC_CheckType, MVT::i32,
/*53733*/   OPC_Scope, 13, /*->53748*/ // 3 children in Scope
/*53735*/     OPC_CheckPredicate, 126, // Predicate_atomic_swap_8
/*53737*/     OPC_EmitMergeInputChains1_0,
/*53738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53748*/   /*Scope*/ 13, /*->53762*/
/*53749*/     OPC_CheckPredicate, 127, // Predicate_atomic_swap_16
/*53751*/     OPC_EmitMergeInputChains1_0,
/*53752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53762*/   /*Scope*/ 13, /*->53776*/
/*53763*/     OPC_CheckPredicate, 128, // Predicate_atomic_swap_32
/*53765*/     OPC_EmitMergeInputChains1_0,
/*53766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53776*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->53836
/*53780*/   OPC_RecordMemRef,
/*53781*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*53782*/   OPC_RecordChild1, // #1 = $ptr
/*53783*/   OPC_CheckChild1Type, MVT::i32,
/*53785*/   OPC_RecordChild2, // #2 = $old
/*53786*/   OPC_RecordChild3, // #3 = $new
/*53787*/   OPC_CheckType, MVT::i32,
/*53789*/   OPC_Scope, 14, /*->53805*/ // 3 children in Scope
/*53791*/     OPC_CheckPredicate, 129, // Predicate_atomic_cmp_swap_8
/*53793*/     OPC_EmitMergeInputChains1_0,
/*53794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53805*/   /*Scope*/ 14, /*->53820*/
/*53806*/     OPC_CheckPredicate, 130, // Predicate_atomic_cmp_swap_16
/*53808*/     OPC_EmitMergeInputChains1_0,
/*53809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53820*/   /*Scope*/ 14, /*->53835*/
/*53821*/     OPC_CheckPredicate, 131, // Predicate_atomic_cmp_swap_32
/*53823*/     OPC_EmitMergeInputChains1_0,
/*53824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53835*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->53879
/*53839*/   OPC_CaptureGlueInput,
/*53840*/   OPC_RecordChild0, // #0 = $Rm
/*53841*/   OPC_CheckType, MVT::i32,
/*53843*/   OPC_Scope, 10, /*->53855*/ // 2 children in Scope
/*53845*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*53855*/   /*Scope*/ 22, /*->53878*/
/*53856*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53858*/     OPC_EmitInteger, MVT::i32, 14, 
/*53861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*53878*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->53919
/*53882*/   OPC_RecordChild0, // #0 = $src
/*53883*/   OPC_CheckType, MVT::i32,
/*53885*/   OPC_Scope, 11, /*->53898*/ // 2 children in Scope
/*53887*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*53898*/   /*Scope*/ 19, /*->53918*/
/*53899*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53901*/     OPC_EmitInteger, MVT::i32, 14, 
/*53904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*53918*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->53959
/*53922*/   OPC_RecordChild0, // #0 = $src
/*53923*/   OPC_CheckType, MVT::i32,
/*53925*/   OPC_Scope, 11, /*->53938*/ // 2 children in Scope
/*53927*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*53938*/   /*Scope*/ 19, /*->53958*/
/*53939*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53941*/     OPC_EmitInteger, MVT::i32, 14, 
/*53944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*53958*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->54008
/*53962*/   OPC_RecordChild0, // #0 = $Rn
/*53963*/   OPC_RecordChild1, // #1 = $Rm
/*53964*/   OPC_CheckType, MVT::i32,
/*53966*/   OPC_Scope, 19, /*->53987*/ // 2 children in Scope
/*53968*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53970*/     OPC_EmitInteger, MVT::i32, 14, 
/*53973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*53987*/   /*Scope*/ 19, /*->54007*/
/*53988*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*53990*/     OPC_EmitInteger, MVT::i32, 14, 
/*53993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*54007*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->54057
/*54011*/   OPC_RecordChild0, // #0 = $Rn
/*54012*/   OPC_RecordChild1, // #1 = $Rm
/*54013*/   OPC_CheckType, MVT::i32,
/*54015*/   OPC_Scope, 19, /*->54036*/ // 2 children in Scope
/*54017*/     OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*54019*/     OPC_EmitInteger, MVT::i32, 14, 
/*54022*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*54036*/   /*Scope*/ 19, /*->54056*/
/*54037*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54039*/     OPC_EmitInteger, MVT::i32, 14, 
/*54042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*54056*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->54106
/*54060*/   OPC_RecordChild0, // #0 = $Rn
/*54061*/   OPC_RecordChild1, // #1 = $Rm
/*54062*/   OPC_CheckType, MVT::i32,
/*54064*/   OPC_Scope, 19, /*->54085*/ // 2 children in Scope
/*54066*/     OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*54068*/     OPC_EmitInteger, MVT::i32, 14, 
/*54071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*54085*/   /*Scope*/ 19, /*->54105*/
/*54086*/     OPC_CheckPatternPredicate, 38, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54088*/     OPC_EmitInteger, MVT::i32, 14, 
/*54091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*54105*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->54275
/*54110*/   OPC_RecordChild0, // #0 = $Rm
/*54111*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->54154
/*54114*/     OPC_Scope, 18, /*->54134*/ // 2 children in Scope
/*54116*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*54118*/       OPC_EmitInteger, MVT::i32, 14, 
/*54121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*54134*/     /*Scope*/ 18, /*->54153*/
/*54135*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54137*/       OPC_EmitInteger, MVT::i32, 14, 
/*54140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*54153*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->54174
/*54156*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54158*/     OPC_EmitInteger, MVT::i32, 14, 
/*54161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->54194
/*54176*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54178*/     OPC_EmitInteger, MVT::i32, 14, 
/*54181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->54214
/*54196*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54198*/     OPC_EmitInteger, MVT::i32, 14, 
/*54201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->54234
/*54216*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54218*/     OPC_EmitInteger, MVT::i32, 14, 
/*54221*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54224*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->54254
/*54236*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54238*/     OPC_EmitInteger, MVT::i32, 14, 
/*54241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->54274
/*54256*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54258*/     OPC_EmitInteger, MVT::i32, 14, 
/*54261*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->54321
/*54278*/   OPC_RecordChild0, // #0 = $Rm
/*54279*/   OPC_CheckType, MVT::i32,
/*54281*/   OPC_Scope, 18, /*->54301*/ // 2 children in Scope
/*54283*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54285*/     OPC_EmitInteger, MVT::i32, 14, 
/*54288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*54301*/   /*Scope*/ 18, /*->54320*/
/*54302*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54304*/     OPC_EmitInteger, MVT::i32, 14, 
/*54307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*54320*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->54386
/*54324*/   OPC_RecordChild0, // #0 = $Rm
/*54325*/   OPC_CheckType, MVT::i32,
/*54327*/   OPC_Scope, 18, /*->54347*/ // 3 children in Scope
/*54329*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54331*/     OPC_EmitInteger, MVT::i32, 14, 
/*54334*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54337*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*54347*/   /*Scope*/ 18, /*->54366*/
/*54348*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54350*/     OPC_EmitInteger, MVT::i32, 14, 
/*54353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*54366*/   /*Scope*/ 18, /*->54385*/
/*54367*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54369*/     OPC_EmitInteger, MVT::i32, 14, 
/*54372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*54385*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->54411
/*54389*/   OPC_CheckType, MVT::i32,
/*54391*/   OPC_Scope, 7, /*->54400*/ // 2 children in Scope
/*54393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*54400*/   /*Scope*/ 9, /*->54410*/
/*54401*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*54403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*54410*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->54442
/*54414*/   OPC_CaptureGlueInput,
/*54415*/   OPC_RecordChild0, // #0 = $Rn
/*54416*/   OPC_RecordChild1, // #1 = $Rm
/*54417*/   OPC_CheckType, MVT::i32,
/*54419*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54421*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54424*/   OPC_EmitInteger, MVT::i32, 14, 
/*54427*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54430*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->54473
/*54445*/   OPC_CaptureGlueInput,
/*54446*/   OPC_RecordChild0, // #0 = $Rn
/*54447*/   OPC_RecordChild1, // #1 = $Rm
/*54448*/   OPC_CheckType, MVT::i32,
/*54450*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54452*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54455*/   OPC_EmitInteger, MVT::i32, 14, 
/*54458*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54461*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->54503
/*54476*/   OPC_RecordChild0, // #0 = $lhs
/*54477*/   OPC_RecordChild1, // #1 = $rhs
/*54478*/   OPC_CheckType, MVT::i32,
/*54480*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54482*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54485*/   OPC_EmitInteger, MVT::i32, 14, 
/*54488*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54491*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 100|128,3/*484*/,  TARGET_VAL(ISD::BITCAST),// ->54991
/*54507*/   OPC_Scope, 23, /*->54532*/ // 3 children in Scope
/*54509*/     OPC_RecordChild0, // #0 = $Sn
/*54510*/     OPC_CheckChild0Type, MVT::f32,
/*54512*/     OPC_CheckType, MVT::i32,
/*54514*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*54516*/     OPC_EmitInteger, MVT::i32, 14, 
/*54519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*54532*/   /*Scope*/ 34, /*->54567*/
/*54533*/     OPC_MoveChild, 0,
/*54535*/     OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*54538*/     OPC_RecordChild0, // #0 = $src
/*54539*/     OPC_CheckChild0Type, MVT::v2i32,
/*54541*/     OPC_RecordChild1, // #1 = $lane
/*54542*/     OPC_MoveChild, 1,
/*54544*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54547*/     OPC_MoveParent,
/*54548*/     OPC_CheckType, MVT::i32,
/*54550*/     OPC_MoveParent,
/*54551*/     OPC_CheckType, MVT::f32,
/*54553*/     OPC_EmitConvertToTarget, 1,
/*54555*/     OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*54558*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
              // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
              // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*54567*/   /*Scope*/ 37|128,3/*421*/, /*->54990*/
/*54569*/     OPC_RecordChild0, // #0 = $src
/*54570*/     OPC_Scope, 29, /*->54601*/ // 13 children in Scope
/*54572*/       OPC_CheckChild0Type, MVT::v1i64,
/*54574*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54580
/*54577*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->54585
/*54582*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->54590
/*54587*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->54595
/*54592*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->54600
/*54597*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*54601*/     /*Scope*/ 29, /*->54631*/
/*54602*/       OPC_CheckChild0Type, MVT::v2i32,
/*54604*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54610
/*54607*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->54615
/*54612*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->54620
/*54617*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->54625
/*54622*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->54630
/*54627*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*54631*/     /*Scope*/ 29, /*->54661*/
/*54632*/       OPC_CheckChild0Type, MVT::v4i16,
/*54634*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54640
/*54637*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->54645
/*54642*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->54650
/*54647*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->54655
/*54652*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->54660
/*54657*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*54661*/     /*Scope*/ 29, /*->54691*/
/*54662*/       OPC_CheckChild0Type, MVT::v8i8,
/*54664*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54670
/*54667*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->54675
/*54672*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->54680
/*54677*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->54685
/*54682*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->54690
/*54687*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*54691*/     /*Scope*/ 29, /*->54721*/
/*54692*/       OPC_CheckChild0Type, MVT::v2f32,
/*54694*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54700
/*54697*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->54705
/*54702*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->54710
/*54707*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->54715
/*54712*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->54720
/*54717*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                0, // EndSwitchType
/*54721*/     /*Scope*/ 57, /*->54779*/
/*54722*/       OPC_CheckChild0Type, MVT::i32,
/*54724*/       OPC_CheckType, MVT::f32,
/*54726*/       OPC_Scope, 18, /*->54746*/ // 2 children in Scope
/*54728*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*54730*/         OPC_EmitInteger, MVT::i32, 14, 
/*54733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                  // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*54746*/       /*Scope*/ 31, /*->54778*/
/*54747*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*54749*/         OPC_EmitInteger, MVT::i32, 14, 
/*54752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54755*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*54766*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54769*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                  // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*54778*/       0, /*End of Scope*/
/*54779*/     /*Scope*/ 29, /*->54809*/
/*54780*/       OPC_CheckChild0Type, MVT::f64,
/*54782*/       OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->54788
/*54785*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->54793
/*54790*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->54798
/*54795*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->54803
/*54800*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->54808
/*54805*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*54809*/     /*Scope*/ 29, /*->54839*/
/*54810*/       OPC_CheckChild0Type, MVT::v4i32,
/*54812*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54818
/*54815*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->54823
/*54820*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->54828
/*54825*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->54833
/*54830*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->54838
/*54835*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*54839*/     /*Scope*/ 29, /*->54869*/
/*54840*/       OPC_CheckChild0Type, MVT::v8i16,
/*54842*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54848
/*54845*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->54853
/*54850*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->54858
/*54855*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->54863
/*54860*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->54868
/*54865*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*54869*/     /*Scope*/ 29, /*->54899*/
/*54870*/       OPC_CheckChild0Type, MVT::v16i8,
/*54872*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54878
/*54875*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->54883
/*54880*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->54888
/*54885*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->54893
/*54890*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->54898
/*54895*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*54899*/     /*Scope*/ 29, /*->54929*/
/*54900*/       OPC_CheckChild0Type, MVT::v2f64,
/*54902*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54908
/*54905*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->54913
/*54910*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->54918
/*54915*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->54923
/*54920*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->54928
/*54925*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                0, // EndSwitchType
/*54929*/     /*Scope*/ 29, /*->54959*/
/*54930*/       OPC_CheckChild0Type, MVT::v4f32,
/*54932*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54938
/*54935*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->54943
/*54940*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->54948
/*54945*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->54953
/*54950*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->54958
/*54955*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*54959*/     /*Scope*/ 29, /*->54989*/
/*54960*/       OPC_CheckChild0Type, MVT::v2i64,
/*54962*/       OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->54968
/*54965*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->54973
/*54970*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->54978
/*54975*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->54983
/*54980*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->54988
/*54985*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*54989*/     0, /*End of Scope*/
/*54990*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->55027
/*54994*/   OPC_RecordChild0, // #0 = $a
/*54995*/   OPC_CheckChild0Type, MVT::f32,
/*54997*/   OPC_CheckType, MVT::i32,
/*54999*/   OPC_EmitInteger, MVT::i32, 14, 
/*55002*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55005*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*55015*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*55018*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->55106
/*55030*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*55031*/   OPC_RecordChild1, // #1 = $src
/*55032*/   OPC_CheckChild1Type, MVT::i32,
/*55034*/   OPC_RecordChild2, // #2 = $val
/*55035*/   OPC_CheckChild2Type, MVT::i32,
/*55037*/   OPC_CheckType, MVT::i32,
/*55039*/   OPC_Scope, 12, /*->55053*/ // 5 children in Scope
/*55041*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*55043*/     OPC_EmitMergeInputChains1_0,
/*55044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*55053*/   /*Scope*/ 12, /*->55066*/
/*55054*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*55056*/     OPC_EmitMergeInputChains1_0,
/*55057*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*55066*/   /*Scope*/ 12, /*->55079*/
/*55067*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55069*/     OPC_EmitMergeInputChains1_0,
/*55070*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*55079*/   /*Scope*/ 12, /*->55092*/
/*55080*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*55082*/     OPC_EmitMergeInputChains1_0,
/*55083*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*55092*/   /*Scope*/ 12, /*->55105*/
/*55093*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*55095*/     OPC_EmitMergeInputChains1_0,
/*55096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*55105*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,16/*2170*/,  TARGET_VAL(ISD::FADD),// ->57280
/*55110*/   OPC_Scope, 113, /*->55225*/ // 16 children in Scope
/*55112*/     OPC_MoveChild, 0,
/*55114*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55117*/     OPC_MoveChild, 0,
/*55119*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55122*/     OPC_RecordChild0, // #0 = $Dn
/*55123*/     OPC_RecordChild1, // #1 = $Dm
/*55124*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55126*/     OPC_MoveParent,
/*55127*/     OPC_MoveParent,
/*55128*/     OPC_RecordChild1, // #2 = $Ddin
/*55129*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55131*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->55178
/*55134*/       OPC_Scope, 20, /*->55156*/ // 2 children in Scope
/*55136*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55138*/         OPC_EmitInteger, MVT::i32, 14, 
/*55141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55156*/       /*Scope*/ 20, /*->55177*/
/*55157*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55159*/         OPC_EmitInteger, MVT::i32, 14, 
/*55162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55177*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->55224
/*55180*/       OPC_Scope, 20, /*->55202*/ // 2 children in Scope
/*55182*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55184*/         OPC_EmitInteger, MVT::i32, 14, 
/*55187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55202*/       /*Scope*/ 20, /*->55223*/
/*55203*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55205*/         OPC_EmitInteger, MVT::i32, 14, 
/*55208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55223*/       0, /*End of Scope*/
              0, // EndSwitchType
/*55225*/   /*Scope*/ 113, /*->55339*/
/*55226*/     OPC_RecordChild0, // #0 = $Ddin
/*55227*/     OPC_MoveChild, 1,
/*55229*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55232*/     OPC_MoveChild, 0,
/*55234*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55237*/     OPC_RecordChild0, // #1 = $Dn
/*55238*/     OPC_RecordChild1, // #2 = $Dm
/*55239*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55241*/     OPC_MoveParent,
/*55242*/     OPC_MoveParent,
/*55243*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55245*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->55292
/*55248*/       OPC_Scope, 20, /*->55270*/ // 2 children in Scope
/*55250*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55252*/         OPC_EmitInteger, MVT::i32, 14, 
/*55255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55270*/       /*Scope*/ 20, /*->55291*/
/*55271*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55273*/         OPC_EmitInteger, MVT::i32, 14, 
/*55276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55291*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->55338
/*55294*/       OPC_Scope, 20, /*->55316*/ // 2 children in Scope
/*55296*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55298*/         OPC_EmitInteger, MVT::i32, 14, 
/*55301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55316*/       /*Scope*/ 20, /*->55337*/
/*55317*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55319*/         OPC_EmitInteger, MVT::i32, 14, 
/*55322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55337*/       0, /*End of Scope*/
              0, // EndSwitchType
/*55339*/   /*Scope*/ 59, /*->55399*/
/*55340*/     OPC_MoveChild, 0,
/*55342*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55345*/     OPC_RecordChild0, // #0 = $Dn
/*55346*/     OPC_RecordChild1, // #1 = $Dm
/*55347*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55349*/     OPC_MoveParent,
/*55350*/     OPC_RecordChild1, // #2 = $Ddin
/*55351*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55353*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55376
/*55356*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55358*/       OPC_EmitInteger, MVT::i32, 14, 
/*55361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55398
/*55378*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55380*/       OPC_EmitInteger, MVT::i32, 14, 
/*55383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*55399*/   /*Scope*/ 59, /*->55459*/
/*55400*/     OPC_RecordChild0, // #0 = $dstin
/*55401*/     OPC_MoveChild, 1,
/*55403*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55406*/     OPC_RecordChild0, // #1 = $a
/*55407*/     OPC_RecordChild1, // #2 = $b
/*55408*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55410*/     OPC_MoveParent,
/*55411*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55413*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55436
/*55416*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55418*/       OPC_EmitInteger, MVT::i32, 14, 
/*55421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->55458
/*55438*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55440*/       OPC_EmitInteger, MVT::i32, 14, 
/*55443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55459*/   /*Scope*/ 59, /*->55519*/
/*55460*/     OPC_MoveChild, 0,
/*55462*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55465*/     OPC_RecordChild0, // #0 = $Dn
/*55466*/     OPC_RecordChild1, // #1 = $Dm
/*55467*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55469*/     OPC_MoveParent,
/*55470*/     OPC_RecordChild1, // #2 = $Ddin
/*55471*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55473*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55496
/*55476*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55478*/       OPC_EmitInteger, MVT::i32, 14, 
/*55481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55518
/*55498*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55500*/       OPC_EmitInteger, MVT::i32, 14, 
/*55503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*55519*/   /*Scope*/ 97|128,2/*353*/, /*->55874*/
/*55521*/     OPC_RecordChild0, // #0 = $dstin
/*55522*/     OPC_MoveChild, 1,
/*55524*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55527*/     OPC_RecordChild0, // #1 = $a
/*55528*/     OPC_RecordChild1, // #2 = $b
/*55529*/     OPC_Scope, 51, /*->55582*/ // 2 children in Scope
/*55531*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*55533*/       OPC_MoveParent,
/*55534*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*55536*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55559
/*55539*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55541*/         OPC_EmitInteger, MVT::i32, 14, 
/*55544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->55581
/*55561*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55563*/         OPC_EmitInteger, MVT::i32, 14, 
/*55566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*55582*/     /*Scope*/ 33|128,2/*289*/, /*->55873*/
/*55584*/       OPC_MoveParent,
/*55585*/       OPC_CheckType, MVT::f32,
/*55587*/       OPC_Scope, 12|128,1/*140*/, /*->55730*/ // 2 children in Scope
/*55590*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55592*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55599*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55602*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55611*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55614*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*55624*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55631*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55634*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55643*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55646*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*55656*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55663*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55666*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55675*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55678*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*55688*/         OPC_EmitInteger, MVT::i32, 14, 
/*55691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55694*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55706*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55709*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55718*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55721*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55730*/       /*Scope*/ 12|128,1/*140*/, /*->55872*/
/*55732*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55734*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55741*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55744*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55753*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55756*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*55766*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55773*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55776*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55785*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55788*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*55798*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55805*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55808*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55817*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55820*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*55830*/         OPC_EmitInteger, MVT::i32, 14, 
/*55833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55836*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55848*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55851*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55860*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55863*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55872*/       0, /*End of Scope*/
/*55873*/     0, /*End of Scope*/
/*55874*/   /*Scope*/ 41|128,2/*297*/, /*->56173*/
/*55876*/     OPC_MoveChild, 0,
/*55878*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55881*/     OPC_RecordChild0, // #0 = $a
/*55882*/     OPC_RecordChild1, // #1 = $b
/*55883*/     OPC_MoveParent,
/*55884*/     OPC_RecordChild1, // #2 = $acc
/*55885*/     OPC_CheckType, MVT::f32,
/*55887*/     OPC_Scope, 12|128,1/*140*/, /*->56030*/ // 2 children in Scope
/*55890*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55892*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55899*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55902*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55911*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55914*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*55924*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55931*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55934*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55943*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55946*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*55956*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55963*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55966*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55975*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55978*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*55988*/       OPC_EmitInteger, MVT::i32, 14, 
/*55991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55994*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56006*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56009*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56018*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56021*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56030*/     /*Scope*/ 12|128,1/*140*/, /*->56172*/
/*56032*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56034*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*56041*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56044*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*56053*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56056*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*56066*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*56073*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56076*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*56085*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56088*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*56098*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*56105*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56108*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*56117*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56120*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*56130*/       OPC_EmitInteger, MVT::i32, 14, 
/*56133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56136*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56148*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56151*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56160*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56163*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56172*/     0, /*End of Scope*/
/*56173*/   /*Scope*/ 38|128,2/*294*/, /*->56469*/
/*56175*/     OPC_RecordChild0, // #0 = $Dn
/*56176*/     OPC_Scope, 29|128,1/*157*/, /*->56336*/ // 2 children in Scope
/*56179*/       OPC_RecordChild1, // #1 = $Dm
/*56180*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->56202
/*56183*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*56185*/         OPC_EmitInteger, MVT::i32, 14, 
/*56188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56335
/*56205*/         OPC_Scope, 19, /*->56226*/ // 2 children in Scope
/*56207*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56209*/           OPC_EmitInteger, MVT::i32, 14, 
/*56212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56215*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*56226*/         /*Scope*/ 107, /*->56334*/
/*56227*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56229*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*56236*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56239*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*56248*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56251*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*56261*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*56268*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56271*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*56280*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56283*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*56293*/           OPC_EmitInteger, MVT::i32, 14, 
/*56296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56299*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*56310*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56313*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*56322*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56325*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56334*/         0, /*End of Scope*/
                0, // EndSwitchType
/*56336*/     /*Scope*/ 2|128,1/*130*/, /*->56468*/
/*56338*/       OPC_MoveChild, 1,
/*56340*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56343*/       OPC_Scope, 74, /*->56419*/ // 2 children in Scope
/*56345*/         OPC_RecordChild0, // #1 = $Vn
/*56346*/         OPC_MoveChild, 1,
/*56348*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56351*/         OPC_RecordChild0, // #2 = $Vm
/*56352*/         OPC_CheckChild0Type, MVT::v2f32,
/*56354*/         OPC_RecordChild1, // #3 = $lane
/*56355*/         OPC_MoveChild, 1,
/*56357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56360*/         OPC_MoveParent,
/*56361*/         OPC_MoveParent,
/*56362*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56364*/         OPC_MoveParent,
/*56365*/         OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56367*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->56393
/*56370*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56372*/           OPC_EmitConvertToTarget, 3,
/*56374*/           OPC_EmitInteger, MVT::i32, 14, 
/*56377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56380*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->56418
/*56395*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56397*/           OPC_EmitConvertToTarget, 3,
/*56399*/           OPC_EmitInteger, MVT::i32, 14, 
/*56402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*56419*/       /*Scope*/ 47, /*->56467*/
/*56420*/         OPC_MoveChild, 0,
/*56422*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56425*/         OPC_RecordChild0, // #1 = $Vm
/*56426*/         OPC_CheckChild0Type, MVT::v2f32,
/*56428*/         OPC_RecordChild1, // #2 = $lane
/*56429*/         OPC_MoveChild, 1,
/*56431*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56434*/         OPC_MoveParent,
/*56435*/         OPC_MoveParent,
/*56436*/         OPC_RecordChild1, // #3 = $Vn
/*56437*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56439*/         OPC_MoveParent,
/*56440*/         OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56442*/         OPC_CheckType, MVT::v2f32,
/*56444*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56446*/         OPC_EmitConvertToTarget, 2,
/*56448*/         OPC_EmitInteger, MVT::i32, 14, 
/*56451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56467*/       0, /*End of Scope*/
/*56468*/     0, /*End of Scope*/
/*56469*/   /*Scope*/ 105, /*->56575*/
/*56470*/     OPC_MoveChild, 0,
/*56472*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56475*/     OPC_Scope, 48, /*->56525*/ // 2 children in Scope
/*56477*/       OPC_RecordChild0, // #0 = $Vn
/*56478*/       OPC_MoveChild, 1,
/*56480*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56483*/       OPC_RecordChild0, // #1 = $Vm
/*56484*/       OPC_CheckChild0Type, MVT::v2f32,
/*56486*/       OPC_RecordChild1, // #2 = $lane
/*56487*/       OPC_MoveChild, 1,
/*56489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56492*/       OPC_MoveParent,
/*56493*/       OPC_MoveParent,
/*56494*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56496*/       OPC_MoveParent,
/*56497*/       OPC_RecordChild1, // #3 = $src1
/*56498*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56500*/       OPC_CheckType, MVT::v2f32,
/*56502*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56504*/       OPC_EmitConvertToTarget, 2,
/*56506*/       OPC_EmitInteger, MVT::i32, 14, 
/*56509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56525*/     /*Scope*/ 48, /*->56574*/
/*56526*/       OPC_MoveChild, 0,
/*56528*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56531*/       OPC_RecordChild0, // #0 = $Vm
/*56532*/       OPC_CheckChild0Type, MVT::v2f32,
/*56534*/       OPC_RecordChild1, // #1 = $lane
/*56535*/       OPC_MoveChild, 1,
/*56537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56540*/       OPC_MoveParent,
/*56541*/       OPC_MoveParent,
/*56542*/       OPC_RecordChild1, // #2 = $Vn
/*56543*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56545*/       OPC_MoveParent,
/*56546*/       OPC_RecordChild1, // #3 = $src1
/*56547*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56549*/       OPC_CheckType, MVT::v2f32,
/*56551*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56553*/       OPC_EmitConvertToTarget, 1,
/*56555*/       OPC_EmitInteger, MVT::i32, 14, 
/*56558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56574*/     0, /*End of Scope*/
/*56575*/   /*Scope*/ 53, /*->56629*/
/*56576*/     OPC_RecordChild0, // #0 = $src1
/*56577*/     OPC_MoveChild, 1,
/*56579*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56582*/     OPC_MoveChild, 0,
/*56584*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56587*/     OPC_RecordChild0, // #1 = $Vm
/*56588*/     OPC_CheckChild0Type, MVT::v2f32,
/*56590*/     OPC_RecordChild1, // #2 = $lane
/*56591*/     OPC_MoveChild, 1,
/*56593*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56596*/     OPC_MoveParent,
/*56597*/     OPC_MoveParent,
/*56598*/     OPC_RecordChild1, // #3 = $Vn
/*56599*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56601*/     OPC_MoveParent,
/*56602*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56604*/     OPC_CheckType, MVT::v4f32,
/*56606*/     OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56608*/     OPC_EmitConvertToTarget, 2,
/*56610*/     OPC_EmitInteger, MVT::i32, 14, 
/*56613*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56629*/   /*Scope*/ 105, /*->56735*/
/*56630*/     OPC_MoveChild, 0,
/*56632*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56635*/     OPC_Scope, 48, /*->56685*/ // 2 children in Scope
/*56637*/       OPC_RecordChild0, // #0 = $Vn
/*56638*/       OPC_MoveChild, 1,
/*56640*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56643*/       OPC_RecordChild0, // #1 = $Vm
/*56644*/       OPC_CheckChild0Type, MVT::v2f32,
/*56646*/       OPC_RecordChild1, // #2 = $lane
/*56647*/       OPC_MoveChild, 1,
/*56649*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56652*/       OPC_MoveParent,
/*56653*/       OPC_MoveParent,
/*56654*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56656*/       OPC_MoveParent,
/*56657*/       OPC_RecordChild1, // #3 = $src1
/*56658*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56660*/       OPC_CheckType, MVT::v4f32,
/*56662*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56664*/       OPC_EmitConvertToTarget, 2,
/*56666*/       OPC_EmitInteger, MVT::i32, 14, 
/*56669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56685*/     /*Scope*/ 48, /*->56734*/
/*56686*/       OPC_MoveChild, 0,
/*56688*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56691*/       OPC_RecordChild0, // #0 = $Vm
/*56692*/       OPC_CheckChild0Type, MVT::v2f32,
/*56694*/       OPC_RecordChild1, // #1 = $lane
/*56695*/       OPC_MoveChild, 1,
/*56697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56700*/       OPC_MoveParent,
/*56701*/       OPC_MoveParent,
/*56702*/       OPC_RecordChild1, // #2 = $Vn
/*56703*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56705*/       OPC_MoveParent,
/*56706*/       OPC_RecordChild1, // #3 = $src1
/*56707*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56709*/       OPC_CheckType, MVT::v4f32,
/*56711*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56713*/       OPC_EmitConvertToTarget, 1,
/*56715*/       OPC_EmitInteger, MVT::i32, 14, 
/*56718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*56734*/     0, /*End of Scope*/
/*56735*/   /*Scope*/ 10|128,1/*138*/, /*->56875*/
/*56737*/     OPC_RecordChild0, // #0 = $src1
/*56738*/     OPC_MoveChild, 1,
/*56740*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56743*/     OPC_Scope, 64, /*->56809*/ // 2 children in Scope
/*56745*/       OPC_RecordChild0, // #1 = $src2
/*56746*/       OPC_MoveChild, 1,
/*56748*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56751*/       OPC_RecordChild0, // #2 = $src3
/*56752*/       OPC_CheckChild0Type, MVT::v4f32,
/*56754*/       OPC_RecordChild1, // #3 = $lane
/*56755*/       OPC_MoveChild, 1,
/*56757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56760*/       OPC_MoveParent,
/*56761*/       OPC_MoveParent,
/*56762*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56764*/       OPC_MoveParent,
/*56765*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56767*/       OPC_CheckType, MVT::v4f32,
/*56769*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56771*/       OPC_EmitConvertToTarget, 3,
/*56773*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*56776*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*56785*/       OPC_EmitConvertToTarget, 3,
/*56787*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*56790*/       OPC_EmitInteger, MVT::i32, 14, 
/*56793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56809*/     /*Scope*/ 64, /*->56874*/
/*56810*/       OPC_MoveChild, 0,
/*56812*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56815*/       OPC_RecordChild0, // #1 = $src3
/*56816*/       OPC_CheckChild0Type, MVT::v4f32,
/*56818*/       OPC_RecordChild1, // #2 = $lane
/*56819*/       OPC_MoveChild, 1,
/*56821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56824*/       OPC_MoveParent,
/*56825*/       OPC_MoveParent,
/*56826*/       OPC_RecordChild1, // #3 = $src2
/*56827*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56829*/       OPC_MoveParent,
/*56830*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56832*/       OPC_CheckType, MVT::v4f32,
/*56834*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56836*/       OPC_EmitConvertToTarget, 2,
/*56838*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*56841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*56850*/       OPC_EmitConvertToTarget, 2,
/*56852*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*56855*/       OPC_EmitInteger, MVT::i32, 14, 
/*56858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56874*/     0, /*End of Scope*/
/*56875*/   /*Scope*/ 11|128,1/*139*/, /*->57016*/
/*56877*/     OPC_MoveChild, 0,
/*56879*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56882*/     OPC_Scope, 65, /*->56949*/ // 2 children in Scope
/*56884*/       OPC_RecordChild0, // #0 = $src2
/*56885*/       OPC_MoveChild, 1,
/*56887*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56890*/       OPC_RecordChild0, // #1 = $src3
/*56891*/       OPC_CheckChild0Type, MVT::v4f32,
/*56893*/       OPC_RecordChild1, // #2 = $lane
/*56894*/       OPC_MoveChild, 1,
/*56896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56899*/       OPC_MoveParent,
/*56900*/       OPC_MoveParent,
/*56901*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56903*/       OPC_MoveParent,
/*56904*/       OPC_RecordChild1, // #3 = $src1
/*56905*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56907*/       OPC_CheckType, MVT::v4f32,
/*56909*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56911*/       OPC_EmitConvertToTarget, 2,
/*56913*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*56916*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*56925*/       OPC_EmitConvertToTarget, 2,
/*56927*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*56930*/       OPC_EmitInteger, MVT::i32, 14, 
/*56933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56949*/     /*Scope*/ 65, /*->57015*/
/*56950*/       OPC_MoveChild, 0,
/*56952*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56955*/       OPC_RecordChild0, // #0 = $src3
/*56956*/       OPC_CheckChild0Type, MVT::v4f32,
/*56958*/       OPC_RecordChild1, // #1 = $lane
/*56959*/       OPC_MoveChild, 1,
/*56961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56964*/       OPC_MoveParent,
/*56965*/       OPC_MoveParent,
/*56966*/       OPC_RecordChild1, // #2 = $src2
/*56967*/       OPC_CheckPredicate, 132, // Predicate_fmul_su
/*56969*/       OPC_MoveParent,
/*56970*/       OPC_RecordChild1, // #3 = $src1
/*56971*/       OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*56973*/       OPC_CheckType, MVT::v4f32,
/*56975*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56977*/       OPC_EmitConvertToTarget, 1,
/*56979*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*56982*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*56991*/       OPC_EmitConvertToTarget, 1,
/*56993*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*56996*/       OPC_EmitInteger, MVT::i32, 14, 
/*56999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57015*/     0, /*End of Scope*/
/*57016*/   /*Scope*/ 107, /*->57124*/
/*57017*/     OPC_RecordChild0, // #0 = $src1
/*57018*/     OPC_MoveChild, 1,
/*57020*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57023*/     OPC_RecordChild0, // #1 = $Vn
/*57024*/     OPC_RecordChild1, // #2 = $Vm
/*57025*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57027*/     OPC_MoveParent,
/*57028*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*57030*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->57077
/*57033*/       OPC_Scope, 20, /*->57055*/ // 2 children in Scope
/*57035*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57037*/         OPC_EmitInteger, MVT::i32, 14, 
/*57040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57055*/       /*Scope*/ 20, /*->57076*/
/*57056*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57058*/         OPC_EmitInteger, MVT::i32, 14, 
/*57061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57076*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->57123
/*57079*/       OPC_Scope, 20, /*->57101*/ // 2 children in Scope
/*57081*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57083*/         OPC_EmitInteger, MVT::i32, 14, 
/*57086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57101*/       /*Scope*/ 20, /*->57122*/
/*57102*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57104*/         OPC_EmitInteger, MVT::i32, 14, 
/*57107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57122*/       0, /*End of Scope*/
              0, // EndSwitchType
/*57124*/   /*Scope*/ 107, /*->57232*/
/*57125*/     OPC_MoveChild, 0,
/*57127*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57130*/     OPC_RecordChild0, // #0 = $Vn
/*57131*/     OPC_RecordChild1, // #1 = $Vm
/*57132*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57134*/     OPC_MoveParent,
/*57135*/     OPC_RecordChild1, // #2 = $src1
/*57136*/     OPC_CheckPredicate, 133, // Predicate_fadd_mlx
/*57138*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->57185
/*57141*/       OPC_Scope, 20, /*->57163*/ // 2 children in Scope
/*57143*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57145*/         OPC_EmitInteger, MVT::i32, 14, 
/*57148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57163*/       /*Scope*/ 20, /*->57184*/
/*57164*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57166*/         OPC_EmitInteger, MVT::i32, 14, 
/*57169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*57184*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->57231
/*57187*/       OPC_Scope, 20, /*->57209*/ // 2 children in Scope
/*57189*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57191*/         OPC_EmitInteger, MVT::i32, 14, 
/*57194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57209*/       /*Scope*/ 20, /*->57230*/
/*57210*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57212*/         OPC_EmitInteger, MVT::i32, 14, 
/*57215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*57230*/       0, /*End of Scope*/
              0, // EndSwitchType
/*57232*/   /*Scope*/ 46, /*->57279*/
/*57233*/     OPC_RecordChild0, // #0 = $Vn
/*57234*/     OPC_RecordChild1, // #1 = $Vm
/*57235*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->57257
/*57238*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57240*/       OPC_EmitInteger, MVT::i32, 14, 
/*57243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->57278
/*57259*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57261*/       OPC_EmitInteger, MVT::i32, 14, 
/*57264*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57267*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57279*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->58539
/*57284*/   OPC_Scope, 113, /*->57399*/ // 6 children in Scope
/*57286*/     OPC_MoveChild, 0,
/*57288*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57291*/     OPC_MoveChild, 0,
/*57293*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57296*/     OPC_RecordChild0, // #0 = $Dn
/*57297*/     OPC_RecordChild1, // #1 = $Dm
/*57298*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57300*/     OPC_MoveParent,
/*57301*/     OPC_MoveParent,
/*57302*/     OPC_RecordChild1, // #2 = $Ddin
/*57303*/     OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*57305*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->57352
/*57308*/       OPC_Scope, 20, /*->57330*/ // 2 children in Scope
/*57310*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57312*/         OPC_EmitInteger, MVT::i32, 14, 
/*57315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*57330*/       /*Scope*/ 20, /*->57351*/
/*57331*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57333*/         OPC_EmitInteger, MVT::i32, 14, 
/*57336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*57351*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->57398
/*57354*/       OPC_Scope, 20, /*->57376*/ // 2 children in Scope
/*57356*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57358*/         OPC_EmitInteger, MVT::i32, 14, 
/*57361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*57376*/       /*Scope*/ 20, /*->57397*/
/*57377*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57379*/         OPC_EmitInteger, MVT::i32, 14, 
/*57382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*57397*/       0, /*End of Scope*/
              0, // EndSwitchType
/*57399*/   /*Scope*/ 59, /*->57459*/
/*57400*/     OPC_RecordChild0, // #0 = $dstin
/*57401*/     OPC_MoveChild, 1,
/*57403*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57406*/     OPC_RecordChild0, // #1 = $a
/*57407*/     OPC_RecordChild1, // #2 = $b
/*57408*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57410*/     OPC_MoveParent,
/*57411*/     OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*57413*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57436
/*57416*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57418*/       OPC_EmitInteger, MVT::i32, 14, 
/*57421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->57458
/*57438*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57440*/       OPC_EmitInteger, MVT::i32, 14, 
/*57443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*57459*/   /*Scope*/ 59, /*->57519*/
/*57460*/     OPC_MoveChild, 0,
/*57462*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57465*/     OPC_RecordChild0, // #0 = $Dn
/*57466*/     OPC_RecordChild1, // #1 = $Dm
/*57467*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57469*/     OPC_MoveParent,
/*57470*/     OPC_RecordChild1, // #2 = $Ddin
/*57471*/     OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*57473*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57496
/*57476*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57478*/       OPC_EmitInteger, MVT::i32, 14, 
/*57481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->57518
/*57498*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57500*/       OPC_EmitInteger, MVT::i32, 14, 
/*57503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*57519*/   /*Scope*/ 59, /*->57579*/
/*57520*/     OPC_RecordChild0, // #0 = $dstin
/*57521*/     OPC_MoveChild, 1,
/*57523*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57526*/     OPC_RecordChild0, // #1 = $a
/*57527*/     OPC_RecordChild1, // #2 = $b
/*57528*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57530*/     OPC_MoveParent,
/*57531*/     OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*57533*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57556
/*57536*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57538*/       OPC_EmitInteger, MVT::i32, 14, 
/*57541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->57578
/*57558*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57560*/       OPC_EmitInteger, MVT::i32, 14, 
/*57563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*57579*/   /*Scope*/ 59, /*->57639*/
/*57580*/     OPC_MoveChild, 0,
/*57582*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57585*/     OPC_RecordChild0, // #0 = $Dn
/*57586*/     OPC_RecordChild1, // #1 = $Dm
/*57587*/     OPC_CheckPredicate, 132, // Predicate_fmul_su
/*57589*/     OPC_MoveParent,
/*57590*/     OPC_RecordChild1, // #2 = $Ddin
/*57591*/     OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*57593*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57616
/*57596*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57598*/       OPC_EmitInteger, MVT::i32, 14, 
/*57601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->57638
/*57618*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57620*/       OPC_EmitInteger, MVT::i32, 14, 
/*57623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*57639*/   /*Scope*/ 1|128,7/*897*/, /*->58538*/
/*57641*/     OPC_RecordChild0, // #0 = $acc
/*57642*/     OPC_Scope, 40|128,2/*296*/, /*->57941*/ // 4 children in Scope
/*57645*/       OPC_MoveChild, 1,
/*57647*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57650*/       OPC_RecordChild0, // #1 = $a
/*57651*/       OPC_RecordChild1, // #2 = $b
/*57652*/       OPC_MoveParent,
/*57653*/       OPC_CheckType, MVT::f32,
/*57655*/       OPC_Scope, 12|128,1/*140*/, /*->57798*/ // 2 children in Scope
/*57658*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*57660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*57667*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57670*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*57679*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57682*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*57692*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*57699*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57702*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*57711*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57714*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*57724*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*57731*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57734*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*57743*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57746*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*57756*/         OPC_EmitInteger, MVT::i32, 14, 
/*57759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*57774*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57777*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*57786*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57789*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*57798*/       /*Scope*/ 12|128,1/*140*/, /*->57940*/
/*57800*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*57802*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*57809*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57812*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*57821*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57824*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*57834*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*57841*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57844*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*57853*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57856*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*57866*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*57873*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57876*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*57885*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57888*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*57898*/         OPC_EmitInteger, MVT::i32, 14, 
/*57901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57904*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*57916*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57919*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*57928*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57931*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*57940*/       0, /*End of Scope*/
/*57941*/     /*Scope*/ 29|128,1/*157*/, /*->58100*/
/*57943*/       OPC_RecordChild1, // #1 = $Dm
/*57944*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57966
/*57947*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*57949*/         OPC_EmitInteger, MVT::i32, 14, 
/*57952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->58099
/*57969*/         OPC_Scope, 19, /*->57990*/ // 2 children in Scope
/*57971*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57973*/           OPC_EmitInteger, MVT::i32, 14, 
/*57976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57979*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*57990*/         /*Scope*/ 107, /*->58098*/
/*57991*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57993*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*58000*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58003*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*58012*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58015*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*58025*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*58032*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58035*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*58044*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58047*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*58057*/           OPC_EmitInteger, MVT::i32, 14, 
/*58060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58063*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*58074*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58077*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*58086*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58089*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*58098*/         0, /*End of Scope*/
                0, // EndSwitchType
/*58100*/     /*Scope*/ 5|128,3/*389*/, /*->58491*/
/*58102*/       OPC_MoveChild, 1,
/*58104*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58107*/       OPC_Scope, 74, /*->58183*/ // 5 children in Scope
/*58109*/         OPC_RecordChild0, // #1 = $Vn
/*58110*/         OPC_MoveChild, 1,
/*58112*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58115*/         OPC_RecordChild0, // #2 = $Vm
/*58116*/         OPC_CheckChild0Type, MVT::v2f32,
/*58118*/         OPC_RecordChild1, // #3 = $lane
/*58119*/         OPC_MoveChild, 1,
/*58121*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58124*/         OPC_MoveParent,
/*58125*/         OPC_MoveParent,
/*58126*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*58128*/         OPC_MoveParent,
/*58129*/         OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*58131*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->58157
/*58134*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58136*/           OPC_EmitConvertToTarget, 3,
/*58138*/           OPC_EmitInteger, MVT::i32, 14, 
/*58141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->58182
/*58159*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58161*/           OPC_EmitConvertToTarget, 3,
/*58163*/           OPC_EmitInteger, MVT::i32, 14, 
/*58166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*58183*/       /*Scope*/ 74, /*->58258*/
/*58184*/         OPC_MoveChild, 0,
/*58186*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58189*/         OPC_RecordChild0, // #1 = $Vm
/*58190*/         OPC_CheckChild0Type, MVT::v2f32,
/*58192*/         OPC_RecordChild1, // #2 = $lane
/*58193*/         OPC_MoveChild, 1,
/*58195*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58198*/         OPC_MoveParent,
/*58199*/         OPC_MoveParent,
/*58200*/         OPC_RecordChild1, // #3 = $Vn
/*58201*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*58203*/         OPC_MoveParent,
/*58204*/         OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*58206*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->58232
/*58209*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58211*/           OPC_EmitConvertToTarget, 2,
/*58213*/           OPC_EmitInteger, MVT::i32, 14, 
/*58216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->58257
/*58234*/           OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58236*/           OPC_EmitConvertToTarget, 2,
/*58238*/           OPC_EmitInteger, MVT::i32, 14, 
/*58241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*58258*/       /*Scope*/ 64, /*->58323*/
/*58259*/         OPC_RecordChild0, // #1 = $src2
/*58260*/         OPC_MoveChild, 1,
/*58262*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58265*/         OPC_RecordChild0, // #2 = $src3
/*58266*/         OPC_CheckChild0Type, MVT::v4f32,
/*58268*/         OPC_RecordChild1, // #3 = $lane
/*58269*/         OPC_MoveChild, 1,
/*58271*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58274*/         OPC_MoveParent,
/*58275*/         OPC_MoveParent,
/*58276*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*58278*/         OPC_MoveParent,
/*58279*/         OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*58281*/         OPC_CheckType, MVT::v4f32,
/*58283*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58285*/         OPC_EmitConvertToTarget, 3,
/*58287*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*58290*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*58299*/         OPC_EmitConvertToTarget, 3,
/*58301*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*58304*/         OPC_EmitInteger, MVT::i32, 14, 
/*58307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58323*/       /*Scope*/ 64, /*->58388*/
/*58324*/         OPC_MoveChild, 0,
/*58326*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58329*/         OPC_RecordChild0, // #1 = $src3
/*58330*/         OPC_CheckChild0Type, MVT::v4f32,
/*58332*/         OPC_RecordChild1, // #2 = $lane
/*58333*/         OPC_MoveChild, 1,
/*58335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58338*/         OPC_MoveParent,
/*58339*/         OPC_MoveParent,
/*58340*/         OPC_RecordChild1, // #3 = $src2
/*58341*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*58343*/         OPC_MoveParent,
/*58344*/         OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*58346*/         OPC_CheckType, MVT::v4f32,
/*58348*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*58350*/         OPC_EmitConvertToTarget, 2,
/*58352*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*58355*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*58364*/         OPC_EmitConvertToTarget, 2,
/*58366*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*58369*/         OPC_EmitInteger, MVT::i32, 14, 
/*58372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58388*/       /*Scope*/ 101, /*->58490*/
/*58389*/         OPC_RecordChild0, // #1 = $Vn
/*58390*/         OPC_RecordChild1, // #2 = $Vm
/*58391*/         OPC_CheckPredicate, 132, // Predicate_fmul_su
/*58393*/         OPC_MoveParent,
/*58394*/         OPC_CheckPredicate, 134, // Predicate_fsub_mlx
/*58396*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->58443
/*58399*/           OPC_Scope, 20, /*->58421*/ // 2 children in Scope
/*58401*/             OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58403*/             OPC_EmitInteger, MVT::i32, 14, 
/*58406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58421*/           /*Scope*/ 20, /*->58442*/
/*58422*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58424*/             OPC_EmitInteger, MVT::i32, 14, 
/*58427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58430*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58442*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->58489
/*58445*/           OPC_Scope, 20, /*->58467*/ // 2 children in Scope
/*58447*/             OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*58449*/             OPC_EmitInteger, MVT::i32, 14, 
/*58452*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58455*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58467*/           /*Scope*/ 20, /*->58488*/
/*58468*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*58470*/             OPC_EmitInteger, MVT::i32, 14, 
/*58473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58488*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*58490*/       0, /*End of Scope*/
/*58491*/     /*Scope*/ 45, /*->58537*/
/*58492*/       OPC_RecordChild1, // #1 = $Vm
/*58493*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58515
/*58496*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58498*/         OPC_EmitInteger, MVT::i32, 14, 
/*58501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->58536
/*58517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58519*/         OPC_EmitInteger, MVT::i32, 14, 
/*58522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*58537*/     0, /*End of Scope*/
/*58538*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->58930
/*58543*/   OPC_Scope, 112, /*->58657*/ // 4 children in Scope
/*58545*/     OPC_MoveChild, 0,
/*58547*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58550*/     OPC_RecordChild0, // #0 = $Dn
/*58551*/     OPC_MoveParent,
/*58552*/     OPC_RecordChild1, // #1 = $Dm
/*58553*/     OPC_Scope, 53, /*->58608*/ // 2 children in Scope
/*58555*/       OPC_MoveChild, 2,
/*58557*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58560*/       OPC_RecordChild0, // #2 = $Ddin
/*58561*/       OPC_MoveParent,
/*58562*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58585
/*58565*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58567*/         OPC_EmitInteger, MVT::i32, 14, 
/*58570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->58607
/*58587*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58589*/         OPC_EmitInteger, MVT::i32, 14, 
/*58592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*58608*/     /*Scope*/ 47, /*->58656*/
/*58609*/       OPC_RecordChild2, // #2 = $Ddin
/*58610*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58633
/*58613*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58615*/         OPC_EmitInteger, MVT::i32, 14, 
/*58618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->58655
/*58635*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58637*/         OPC_EmitInteger, MVT::i32, 14, 
/*58640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*58656*/     0, /*End of Scope*/
/*58657*/   /*Scope*/ 36|128,1/*164*/, /*->58823*/
/*58659*/     OPC_RecordChild0, // #0 = $Dn
/*58660*/     OPC_Scope, 54, /*->58716*/ // 2 children in Scope
/*58662*/       OPC_MoveChild, 1,
/*58664*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58667*/       OPC_RecordChild0, // #1 = $Dm
/*58668*/       OPC_MoveParent,
/*58669*/       OPC_RecordChild2, // #2 = $Ddin
/*58670*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58693
/*58673*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58675*/         OPC_EmitInteger, MVT::i32, 14, 
/*58678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->58715
/*58695*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58697*/         OPC_EmitInteger, MVT::i32, 14, 
/*58700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*58716*/     /*Scope*/ 105, /*->58822*/
/*58717*/       OPC_RecordChild1, // #1 = $Dm
/*58718*/       OPC_Scope, 53, /*->58773*/ // 2 children in Scope
/*58720*/         OPC_MoveChild, 2,
/*58722*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58725*/         OPC_RecordChild0, // #2 = $Ddin
/*58726*/         OPC_MoveParent,
/*58727*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58750
/*58730*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58732*/           OPC_EmitInteger, MVT::i32, 14, 
/*58735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58738*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->58772
/*58752*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58754*/           OPC_EmitInteger, MVT::i32, 14, 
/*58757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*58773*/       /*Scope*/ 47, /*->58821*/
/*58774*/         OPC_RecordChild2, // #2 = $Ddin
/*58775*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58798
/*58778*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58780*/           OPC_EmitInteger, MVT::i32, 14, 
/*58783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->58820
/*58800*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58802*/           OPC_EmitInteger, MVT::i32, 14, 
/*58805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*58821*/       0, /*End of Scope*/
/*58822*/     0, /*End of Scope*/
/*58823*/   /*Scope*/ 55, /*->58879*/
/*58824*/     OPC_MoveChild, 0,
/*58826*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58829*/     OPC_RecordChild0, // #0 = $Vn
/*58830*/     OPC_MoveParent,
/*58831*/     OPC_RecordChild1, // #1 = $Vm
/*58832*/     OPC_RecordChild2, // #2 = $src1
/*58833*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->58856
/*58836*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58838*/       OPC_EmitInteger, MVT::i32, 14, 
/*58841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->58878
/*58858*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58860*/       OPC_EmitInteger, MVT::i32, 14, 
/*58863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58879*/   /*Scope*/ 49, /*->58929*/
/*58880*/     OPC_RecordChild0, // #0 = $Vn
/*58881*/     OPC_RecordChild1, // #1 = $Vm
/*58882*/     OPC_RecordChild2, // #2 = $src1
/*58883*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->58906
/*58886*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58888*/       OPC_EmitInteger, MVT::i32, 14, 
/*58891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->58928
/*58908*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58910*/       OPC_EmitInteger, MVT::i32, 14, 
/*58913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58929*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->59328
/*58934*/   OPC_Scope, 99|128,1/*227*/, /*->59164*/ // 2 children in Scope
/*58937*/     OPC_MoveChild, 0,
/*58939*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->59113
/*58944*/       OPC_Scope, 56, /*->59002*/ // 2 children in Scope
/*58946*/         OPC_MoveChild, 0,
/*58948*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58951*/         OPC_RecordChild0, // #0 = $Dn
/*58952*/         OPC_MoveParent,
/*58953*/         OPC_RecordChild1, // #1 = $Dm
/*58954*/         OPC_RecordChild2, // #2 = $Ddin
/*58955*/         OPC_MoveParent,
/*58956*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->58979
/*58959*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58961*/           OPC_EmitInteger, MVT::i32, 14, 
/*58964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->59001
/*58981*/           OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*58983*/           OPC_EmitInteger, MVT::i32, 14, 
/*58986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*59002*/       /*Scope*/ 109, /*->59112*/
/*59003*/         OPC_RecordChild0, // #0 = $Dn
/*59004*/         OPC_Scope, 55, /*->59061*/ // 2 children in Scope
/*59006*/           OPC_MoveChild, 1,
/*59008*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59011*/           OPC_RecordChild0, // #1 = $Dm
/*59012*/           OPC_MoveParent,
/*59013*/           OPC_RecordChild2, // #2 = $Ddin
/*59014*/           OPC_MoveParent,
/*59015*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59038
/*59018*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*59020*/             OPC_EmitInteger, MVT::i32, 14, 
/*59023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59026*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->59060
/*59040*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*59042*/             OPC_EmitInteger, MVT::i32, 14, 
/*59045*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59048*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*59061*/         /*Scope*/ 49, /*->59111*/
/*59062*/           OPC_RecordChild1, // #1 = $Dm
/*59063*/           OPC_RecordChild2, // #2 = $Ddin
/*59064*/           OPC_MoveParent,
/*59065*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59088
/*59068*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*59070*/             OPC_EmitInteger, MVT::i32, 14, 
/*59073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->59110
/*59090*/             OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP4())
/*59092*/             OPC_EmitInteger, MVT::i32, 14, 
/*59095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59098*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*59111*/         0, /*End of Scope*/
/*59112*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->59163
/*59116*/       OPC_RecordChild0, // #0 = $Dn
/*59117*/       OPC_RecordChild1, // #1 = $Dm
/*59118*/       OPC_MoveParent,
/*59119*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59141
/*59122*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59124*/         OPC_EmitInteger, MVT::i32, 14, 
/*59127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->59162
/*59143*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59145*/         OPC_EmitInteger, MVT::i32, 14, 
/*59148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*59164*/   /*Scope*/ 33|128,1/*161*/, /*->59327*/
/*59166*/     OPC_RecordChild0, // #0 = $Dm
/*59167*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->59188
/*59170*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59172*/       OPC_EmitInteger, MVT::i32, 14, 
/*59175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->59286
/*59190*/       OPC_Scope, 18, /*->59210*/ // 2 children in Scope
/*59192*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59194*/         OPC_EmitInteger, MVT::i32, 14, 
/*59197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*59210*/       /*Scope*/ 74, /*->59285*/
/*59211*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59213*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59220*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59223*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59232*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59245*/         OPC_EmitInteger, MVT::i32, 14, 
/*59248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59251*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59261*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59264*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59273*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59276*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59285*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->59306
/*59288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59290*/       OPC_EmitInteger, MVT::i32, 14, 
/*59293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->59326
/*59308*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59310*/       OPC_EmitInteger, MVT::i32, 14, 
/*59313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59327*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->59899
/*59332*/   OPC_Scope, 52, /*->59386*/ // 6 children in Scope
/*59334*/     OPC_MoveChild, 0,
/*59336*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59339*/     OPC_RecordChild0, // #0 = $a
/*59340*/     OPC_MoveParent,
/*59341*/     OPC_RecordChild1, // #1 = $b
/*59342*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59364
/*59345*/       OPC_CheckPatternPredicate, 55, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59347*/       OPC_EmitInteger, MVT::i32, 14, 
/*59350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->59385
/*59366*/       OPC_CheckPatternPredicate, 55, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59368*/       OPC_EmitInteger, MVT::i32, 14, 
/*59371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*59386*/   /*Scope*/ 25|128,2/*281*/, /*->59669*/
/*59388*/     OPC_RecordChild0, // #0 = $b
/*59389*/     OPC_Scope, 51, /*->59442*/ // 3 children in Scope
/*59391*/       OPC_MoveChild, 1,
/*59393*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59396*/       OPC_RecordChild0, // #1 = $a
/*59397*/       OPC_MoveParent,
/*59398*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59420
/*59401*/         OPC_CheckPatternPredicate, 55, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59403*/         OPC_EmitInteger, MVT::i32, 14, 
/*59406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->59441
/*59422*/         OPC_CheckPatternPredicate, 55, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*59424*/         OPC_EmitInteger, MVT::i32, 14, 
/*59427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*59442*/     /*Scope*/ 29|128,1/*157*/, /*->59601*/
/*59444*/       OPC_RecordChild1, // #1 = $Dm
/*59445*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59467
/*59448*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59450*/         OPC_EmitInteger, MVT::i32, 14, 
/*59453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->59600
/*59470*/         OPC_Scope, 19, /*->59491*/ // 2 children in Scope
/*59472*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59474*/           OPC_EmitInteger, MVT::i32, 14, 
/*59477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*59491*/         /*Scope*/ 107, /*->59599*/
/*59492*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59494*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59501*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59504*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59513*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59516*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59533*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59536*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59545*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59548*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59558*/           OPC_EmitInteger, MVT::i32, 14, 
/*59561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59564*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59575*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59578*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59587*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59590*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59599*/         0, /*End of Scope*/
                0, // EndSwitchType
/*59601*/     /*Scope*/ 66, /*->59668*/
/*59602*/       OPC_MoveChild, 1,
/*59604*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59607*/       OPC_RecordChild0, // #1 = $Vm
/*59608*/       OPC_CheckChild0Type, MVT::v2f32,
/*59610*/       OPC_RecordChild1, // #2 = $lane
/*59611*/       OPC_MoveChild, 1,
/*59613*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59616*/       OPC_MoveParent,
/*59617*/       OPC_MoveParent,
/*59618*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59643
/*59621*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59623*/         OPC_EmitConvertToTarget, 2,
/*59625*/         OPC_EmitInteger, MVT::i32, 14, 
/*59628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->59667
/*59645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59647*/         OPC_EmitConvertToTarget, 2,
/*59649*/         OPC_EmitInteger, MVT::i32, 14, 
/*59652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*59668*/     0, /*End of Scope*/
/*59669*/   /*Scope*/ 67, /*->59737*/
/*59670*/     OPC_MoveChild, 0,
/*59672*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59675*/     OPC_RecordChild0, // #0 = $Vm
/*59676*/     OPC_CheckChild0Type, MVT::v2f32,
/*59678*/     OPC_RecordChild1, // #1 = $lane
/*59679*/     OPC_MoveChild, 1,
/*59681*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59684*/     OPC_MoveParent,
/*59685*/     OPC_MoveParent,
/*59686*/     OPC_RecordChild1, // #2 = $Vn
/*59687*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->59712
/*59690*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59692*/       OPC_EmitConvertToTarget, 1,
/*59694*/       OPC_EmitInteger, MVT::i32, 14, 
/*59697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->59736
/*59714*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59716*/       OPC_EmitConvertToTarget, 1,
/*59718*/       OPC_EmitInteger, MVT::i32, 14, 
/*59721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*59737*/   /*Scope*/ 56, /*->59794*/
/*59738*/     OPC_RecordChild0, // #0 = $src1
/*59739*/     OPC_MoveChild, 1,
/*59741*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59744*/     OPC_RecordChild0, // #1 = $src2
/*59745*/     OPC_CheckChild0Type, MVT::v4f32,
/*59747*/     OPC_RecordChild1, // #2 = $lane
/*59748*/     OPC_MoveChild, 1,
/*59750*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59753*/     OPC_MoveParent,
/*59754*/     OPC_MoveParent,
/*59755*/     OPC_CheckType, MVT::v4f32,
/*59757*/     OPC_EmitConvertToTarget, 2,
/*59759*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*59762*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*59771*/     OPC_EmitConvertToTarget, 2,
/*59773*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*59776*/     OPC_EmitInteger, MVT::i32, 14, 
/*59779*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59782*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59794*/   /*Scope*/ 56, /*->59851*/
/*59795*/     OPC_MoveChild, 0,
/*59797*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*59800*/     OPC_RecordChild0, // #0 = $src2
/*59801*/     OPC_CheckChild0Type, MVT::v4f32,
/*59803*/     OPC_RecordChild1, // #1 = $lane
/*59804*/     OPC_MoveChild, 1,
/*59806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59809*/     OPC_MoveParent,
/*59810*/     OPC_MoveParent,
/*59811*/     OPC_RecordChild1, // #2 = $src1
/*59812*/     OPC_CheckType, MVT::v4f32,
/*59814*/     OPC_EmitConvertToTarget, 1,
/*59816*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*59819*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*59828*/     OPC_EmitConvertToTarget, 1,
/*59830*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*59833*/     OPC_EmitInteger, MVT::i32, 14, 
/*59836*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59839*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*59851*/   /*Scope*/ 46, /*->59898*/
/*59852*/     OPC_RecordChild0, // #0 = $Vn
/*59853*/     OPC_RecordChild1, // #1 = $Vm
/*59854*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->59876
/*59857*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59859*/       OPC_EmitInteger, MVT::i32, 14, 
/*59862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->59897
/*59878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59880*/       OPC_EmitInteger, MVT::i32, 14, 
/*59883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59898*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->59959
/*59902*/   OPC_RecordNode,   // #0 = $imm
/*59903*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->59931
/*59906*/     OPC_CheckPredicate, 135, // Predicate_vfp_f64imm
/*59908*/     OPC_CheckPatternPredicate, 56, // (Subtarget->hasVFP3())
/*59910*/     OPC_EmitConvertToTarget, 0,
/*59912*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3835
/*59915*/     OPC_EmitInteger, MVT::i32, 14, 
/*59918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3835>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3835:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->59958
/*59933*/     OPC_CheckPredicate, 136, // Predicate_vfp_f32imm
/*59935*/     OPC_CheckPatternPredicate, 56, // (Subtarget->hasVFP3())
/*59937*/     OPC_EmitConvertToTarget, 0,
/*59939*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3834
/*59942*/     OPC_EmitInteger, MVT::i32, 14, 
/*59945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3834>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3834:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->60008
/*59962*/   OPC_RecordChild0, // #0 = $Dn
/*59963*/   OPC_RecordChild1, // #1 = $Dm
/*59964*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59986
/*59967*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59969*/     OPC_EmitInteger, MVT::i32, 14, 
/*59972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->60007
/*59988*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59990*/     OPC_EmitInteger, MVT::i32, 14, 
/*59993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->60173
/*60012*/   OPC_RecordChild0, // #0 = $Dm
/*60013*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->60034
/*60016*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60018*/     OPC_EmitInteger, MVT::i32, 14, 
/*60021*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60024*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->60132
/*60036*/     OPC_Scope, 18, /*->60056*/ // 2 children in Scope
/*60038*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60040*/       OPC_EmitInteger, MVT::i32, 14, 
/*60043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*60056*/     /*Scope*/ 74, /*->60131*/
/*60057*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60059*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60066*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60069*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60078*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60081*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60091*/       OPC_EmitInteger, MVT::i32, 14, 
/*60094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60097*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60107*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60110*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60119*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60122*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60131*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v2f32,// ->60152
/*60134*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60136*/     OPC_EmitInteger, MVT::i32, 14, 
/*60139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->60172
/*60154*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60156*/     OPC_EmitInteger, MVT::i32, 14, 
/*60159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->60199
/*60176*/   OPC_RecordChild0, // #0 = $Sm
/*60177*/   OPC_CheckChild0Type, MVT::f32,
/*60179*/   OPC_CheckType, MVT::f64,
/*60181*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60183*/   OPC_EmitInteger, MVT::i32, 14, 
/*60186*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60189*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->60223
/*60202*/   OPC_RecordChild0, // #0 = $Dm
/*60203*/   OPC_CheckType, MVT::f32,
/*60205*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60207*/   OPC_EmitInteger, MVT::i32, 14, 
/*60210*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60213*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->60269
/*60226*/   OPC_RecordChild0, // #0 = $Dm
/*60227*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60248
/*60230*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60232*/     OPC_EmitInteger, MVT::i32, 14, 
/*60235*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->60268
/*60250*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60252*/     OPC_EmitInteger, MVT::i32, 14, 
/*60255*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60258*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->60293
/*60272*/   OPC_RecordChild0, // #0 = $Rt
/*60273*/   OPC_RecordChild1, // #1 = $Rt2
/*60274*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60276*/   OPC_EmitInteger, MVT::i32, 14, 
/*60279*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60282*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->60417
/*60296*/   OPC_RecordChild0, // #0 = $Sm
/*60297*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60318
/*60300*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60302*/     OPC_EmitInteger, MVT::i32, 14, 
/*60305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60416
/*60320*/     OPC_Scope, 18, /*->60340*/ // 2 children in Scope
/*60322*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60324*/       OPC_EmitInteger, MVT::i32, 14, 
/*60327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*60340*/     /*Scope*/ 74, /*->60415*/
/*60341*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60343*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60350*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60353*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60362*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60365*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60375*/       OPC_EmitInteger, MVT::i32, 14, 
/*60378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60381*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60391*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60394*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60403*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60406*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60415*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->60541
/*60420*/   OPC_RecordChild0, // #0 = $Sm
/*60421*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->60442
/*60424*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60426*/     OPC_EmitInteger, MVT::i32, 14, 
/*60429*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->60540
/*60444*/     OPC_Scope, 18, /*->60464*/ // 2 children in Scope
/*60446*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60448*/       OPC_EmitInteger, MVT::i32, 14, 
/*60451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*60464*/     /*Scope*/ 74, /*->60539*/
/*60465*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60467*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60474*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60477*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60486*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60489*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60499*/       OPC_EmitInteger, MVT::i32, 14, 
/*60502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60505*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60515*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60518*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60527*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60530*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60539*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->60667
/*60544*/   OPC_RecordChild0, // #0 = $Dm
/*60545*/   OPC_Scope, 20, /*->60567*/ // 2 children in Scope
/*60547*/     OPC_CheckChild0Type, MVT::f64,
/*60549*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60551*/     OPC_EmitInteger, MVT::i32, 14, 
/*60554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*60567*/   /*Scope*/ 98, /*->60666*/
/*60568*/     OPC_CheckChild0Type, MVT::f32,
/*60570*/     OPC_Scope, 18, /*->60590*/ // 2 children in Scope
/*60572*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60574*/       OPC_EmitInteger, MVT::i32, 14, 
/*60577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*60590*/     /*Scope*/ 74, /*->60665*/
/*60591*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60593*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60600*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60603*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60612*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60615*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60625*/       OPC_EmitInteger, MVT::i32, 14, 
/*60628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60631*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60641*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60644*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60653*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60656*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60665*/     0, /*End of Scope*/
/*60666*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->60793
/*60670*/   OPC_RecordChild0, // #0 = $Dm
/*60671*/   OPC_Scope, 20, /*->60693*/ // 2 children in Scope
/*60673*/     OPC_CheckChild0Type, MVT::f64,
/*60675*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*60677*/     OPC_EmitInteger, MVT::i32, 14, 
/*60680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*60693*/   /*Scope*/ 98, /*->60792*/
/*60694*/     OPC_CheckChild0Type, MVT::f32,
/*60696*/     OPC_Scope, 18, /*->60716*/ // 2 children in Scope
/*60698*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*60700*/       OPC_EmitInteger, MVT::i32, 14, 
/*60703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*60716*/     /*Scope*/ 74, /*->60791*/
/*60717*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60719*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*60726*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60729*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*60738*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60741*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*60751*/       OPC_EmitInteger, MVT::i32, 14, 
/*60754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60757*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*60767*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60770*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*60779*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60782*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*60791*/     0, /*End of Scope*/
/*60792*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->60829
/*60796*/   OPC_RecordChild0, // #0 = $a
/*60797*/   OPC_CheckChild0Type, MVT::i32,
/*60799*/   OPC_CheckType, MVT::f32,
/*60801*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*60804*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*60813*/   OPC_EmitInteger, MVT::i32, 14, 
/*60816*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60819*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->60941
/*60832*/   OPC_RecordChild0, // #0 = $a
/*60833*/   OPC_RecordChild1, // #1 = $b
/*60834*/   OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60836*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*60843*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60846*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*60855*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60858*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*60868*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*60875*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60878*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*60887*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60890*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*60900*/   OPC_EmitInteger, MVT::i32, 14, 
/*60903*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60906*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*60917*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60920*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*60929*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60932*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->61053
/*60944*/   OPC_RecordChild0, // #0 = $a
/*60945*/   OPC_RecordChild1, // #1 = $b
/*60946*/   OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*60948*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*60955*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60958*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*60967*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60970*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*60980*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*60987*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60990*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*60999*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61002*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61012*/   OPC_EmitInteger, MVT::i32, 14, 
/*61015*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61018*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61029*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61032*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61041*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61044*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->61760
/*61057*/   OPC_RecordChild0, // #0 = $src
/*61058*/   OPC_Scope, 85|128,2/*341*/, /*->61402*/ // 2 children in Scope
/*61061*/     OPC_MoveChild, 1,
/*61063*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*61066*/     OPC_RecordMemRef,
/*61067*/     OPC_RecordNode, // #1 = 'ld' chained node
/*61068*/     OPC_CheckFoldableChainNode,
/*61069*/     OPC_RecordChild1, // #2 = $Rn
/*61070*/     OPC_CheckChild1Type, MVT::i32,
/*61072*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*61074*/     OPC_Scope, 86, /*->61162*/ // 4 children in Scope
/*61076*/       OPC_CheckPredicate, 62, // Predicate_extload
/*61078*/       OPC_CheckType, MVT::i32,
/*61080*/       OPC_Scope, 39, /*->61121*/ // 2 children in Scope
/*61082*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*61084*/         OPC_MoveParent,
/*61085*/         OPC_RecordChild2, // #3 = $lane
/*61086*/         OPC_MoveChild, 2,
/*61088*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61091*/         OPC_MoveParent,
/*61092*/         OPC_CheckType, MVT::v8i8,
/*61094*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61096*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61099*/         OPC_EmitMergeInputChains1_1,
/*61100*/         OPC_EmitConvertToTarget, 3,
/*61102*/         OPC_EmitInteger, MVT::i32, 14, 
/*61105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*61121*/       /*Scope*/ 39, /*->61161*/
/*61122*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*61124*/         OPC_MoveParent,
/*61125*/         OPC_RecordChild2, // #3 = $lane
/*61126*/         OPC_MoveChild, 2,
/*61128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61131*/         OPC_MoveParent,
/*61132*/         OPC_CheckType, MVT::v4i16,
/*61134*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61136*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61139*/         OPC_EmitMergeInputChains1_1,
/*61140*/         OPC_EmitConvertToTarget, 3,
/*61142*/         OPC_EmitInteger, MVT::i32, 14, 
/*61145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*61161*/       0, /*End of Scope*/
/*61162*/     /*Scope*/ 41, /*->61204*/
/*61163*/       OPC_CheckPredicate, 30, // Predicate_load
/*61165*/       OPC_CheckType, MVT::i32,
/*61167*/       OPC_MoveParent,
/*61168*/       OPC_RecordChild2, // #3 = $lane
/*61169*/       OPC_MoveChild, 2,
/*61171*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61174*/       OPC_MoveParent,
/*61175*/       OPC_CheckType, MVT::v2i32,
/*61177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61179*/       OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*61182*/       OPC_EmitMergeInputChains1_1,
/*61183*/       OPC_EmitConvertToTarget, 3,
/*61185*/       OPC_EmitInteger, MVT::i32, 14, 
/*61188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*61204*/     /*Scope*/ 86, /*->61291*/
/*61205*/       OPC_CheckPredicate, 62, // Predicate_extload
/*61207*/       OPC_CheckType, MVT::i32,
/*61209*/       OPC_Scope, 39, /*->61250*/ // 2 children in Scope
/*61211*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*61213*/         OPC_MoveParent,
/*61214*/         OPC_RecordChild2, // #3 = $lane
/*61215*/         OPC_MoveChild, 2,
/*61217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61220*/         OPC_MoveParent,
/*61221*/         OPC_CheckType, MVT::v16i8,
/*61223*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61225*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61228*/         OPC_EmitMergeInputChains1_1,
/*61229*/         OPC_EmitConvertToTarget, 3,
/*61231*/         OPC_EmitInteger, MVT::i32, 14, 
/*61234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*61250*/       /*Scope*/ 39, /*->61290*/
/*61251*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*61253*/         OPC_MoveParent,
/*61254*/         OPC_RecordChild2, // #3 = $lane
/*61255*/         OPC_MoveChild, 2,
/*61257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61260*/         OPC_MoveParent,
/*61261*/         OPC_CheckType, MVT::v8i16,
/*61263*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61265*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61268*/         OPC_EmitMergeInputChains1_1,
/*61269*/         OPC_EmitConvertToTarget, 3,
/*61271*/         OPC_EmitInteger, MVT::i32, 14, 
/*61274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*61290*/       0, /*End of Scope*/
/*61291*/     /*Scope*/ 109, /*->61401*/
/*61292*/       OPC_CheckPredicate, 30, // Predicate_load
/*61294*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->61334
/*61297*/         OPC_MoveParent,
/*61298*/         OPC_RecordChild2, // #3 = $lane
/*61299*/         OPC_MoveChild, 2,
/*61301*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61304*/         OPC_MoveParent,
/*61305*/         OPC_CheckType, MVT::v4i32,
/*61307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61309*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61312*/         OPC_EmitMergeInputChains1_1,
/*61313*/         OPC_EmitConvertToTarget, 3,
/*61315*/         OPC_EmitInteger, MVT::i32, 14, 
/*61318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->61400
/*61336*/         OPC_MoveParent,
/*61337*/         OPC_RecordChild2, // #3 = $lane
/*61338*/         OPC_MoveChild, 2,
/*61340*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61343*/         OPC_MoveParent,
/*61344*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->61372
/*61347*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61350*/           OPC_EmitMergeInputChains1_1,
/*61351*/           OPC_EmitConvertToTarget, 3,
/*61353*/           OPC_EmitInteger, MVT::i32, 14, 
/*61356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61359*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->61399
/*61374*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*61377*/           OPC_EmitMergeInputChains1_1,
/*61378*/           OPC_EmitConvertToTarget, 3,
/*61380*/           OPC_EmitInteger, MVT::i32, 14, 
/*61383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*61401*/     0, /*End of Scope*/
/*61402*/   /*Scope*/ 99|128,2/*355*/, /*->61759*/
/*61404*/     OPC_RecordChild1, // #1 = $R
/*61405*/     OPC_Scope, 59, /*->61466*/ // 4 children in Scope
/*61407*/       OPC_CheckChild1Type, MVT::i32,
/*61409*/       OPC_RecordChild2, // #2 = $lane
/*61410*/       OPC_MoveChild, 2,
/*61412*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61415*/       OPC_MoveParent,
/*61416*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->61441
/*61419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61421*/         OPC_EmitConvertToTarget, 2,
/*61423*/         OPC_EmitInteger, MVT::i32, 14, 
/*61426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->61465
/*61443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61445*/         OPC_EmitConvertToTarget, 2,
/*61447*/         OPC_EmitInteger, MVT::i32, 14, 
/*61450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*61466*/     /*Scope*/ 31, /*->61498*/
/*61467*/       OPC_RecordChild2, // #2 = $lane
/*61468*/       OPC_MoveChild, 2,
/*61470*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61473*/       OPC_MoveParent,
/*61474*/       OPC_CheckType, MVT::v2i32,
/*61476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61478*/       OPC_EmitConvertToTarget, 2,
/*61480*/       OPC_EmitInteger, MVT::i32, 14, 
/*61483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*61498*/     /*Scope*/ 119, /*->61618*/
/*61499*/       OPC_CheckChild1Type, MVT::i32,
/*61501*/       OPC_RecordChild2, // #2 = $lane
/*61502*/       OPC_MoveChild, 2,
/*61504*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61507*/       OPC_MoveParent,
/*61508*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->61563
/*61511*/         OPC_EmitConvertToTarget, 2,
/*61513*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*61516*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*61525*/         OPC_EmitConvertToTarget, 2,
/*61527*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*61530*/         OPC_EmitInteger, MVT::i32, 14, 
/*61533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61536*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61548*/         OPC_EmitConvertToTarget, 2,
/*61550*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*61553*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->61617
/*61565*/         OPC_EmitConvertToTarget, 2,
/*61567*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*61570*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*61579*/         OPC_EmitConvertToTarget, 2,
/*61581*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*61584*/         OPC_EmitInteger, MVT::i32, 14, 
/*61587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61590*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61602*/         OPC_EmitConvertToTarget, 2,
/*61604*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*61607*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*61618*/     /*Scope*/ 10|128,1/*138*/, /*->61758*/
/*61620*/       OPC_RecordChild2, // #2 = $lane
/*61621*/       OPC_MoveChild, 2,
/*61623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61626*/       OPC_MoveParent,
/*61627*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->61682
/*61630*/         OPC_EmitConvertToTarget, 2,
/*61632*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*61635*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*61644*/         OPC_EmitConvertToTarget, 2,
/*61646*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*61649*/         OPC_EmitInteger, MVT::i32, 14, 
/*61652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61655*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*61667*/         OPC_EmitConvertToTarget, 2,
/*61669*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*61672*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->61699
/*61684*/         OPC_EmitConvertToTarget, 2,
/*61686*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*61689*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->61728
/*61701*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61704*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61713*/         OPC_EmitConvertToTarget, 2,
/*61715*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*61718*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->61757
/*61730*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*61733*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61742*/         OPC_EmitConvertToTarget, 2,
/*61744*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*61747*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*61758*/     0, /*End of Scope*/
/*61759*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->62294
/*61764*/   OPC_RecordMemRef,
/*61765*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*61766*/   OPC_RecordChild1, // #1 = $ptr
/*61767*/   OPC_CheckChild1Type, MVT::i32,
/*61769*/   OPC_RecordChild2, // #2 = $val
/*61770*/   OPC_CheckChild2Type, MVT::i32,
/*61772*/   OPC_Scope, 26, /*->61800*/ // 14 children in Scope
/*61774*/     OPC_CheckPredicate, 137, // Predicate_atomic_store_8
/*61776*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61778*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*61781*/     OPC_EmitMergeInputChains1_0,
/*61782*/     OPC_EmitInteger, MVT::i32, 14, 
/*61785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*61800*/   /*Scope*/ 26, /*->61827*/
/*61801*/     OPC_CheckPredicate, 138, // Predicate_atomic_store_16
/*61803*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61805*/     OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*61808*/     OPC_EmitMergeInputChains1_0,
/*61809*/     OPC_EmitInteger, MVT::i32, 14, 
/*61812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*61827*/   /*Scope*/ 26, /*->61854*/
/*61828*/     OPC_CheckPredicate, 139, // Predicate_atomic_store_32
/*61830*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61832*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*61835*/     OPC_EmitMergeInputChains1_0,
/*61836*/     OPC_EmitInteger, MVT::i32, 14, 
/*61839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*61854*/   /*Scope*/ 26, /*->61881*/
/*61855*/     OPC_CheckPredicate, 137, // Predicate_atomic_store_8
/*61857*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61859*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*61862*/     OPC_EmitMergeInputChains1_0,
/*61863*/     OPC_EmitInteger, MVT::i32, 14, 
/*61866*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61869*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*61881*/   /*Scope*/ 26, /*->61908*/
/*61882*/     OPC_CheckPredicate, 138, // Predicate_atomic_store_16
/*61884*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61886*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*61889*/     OPC_EmitMergeInputChains1_0,
/*61890*/     OPC_EmitInteger, MVT::i32, 14, 
/*61893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*61908*/   /*Scope*/ 26, /*->61935*/
/*61909*/     OPC_CheckPredicate, 139, // Predicate_atomic_store_32
/*61911*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61913*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*61916*/     OPC_EmitMergeInputChains1_0,
/*61917*/     OPC_EmitInteger, MVT::i32, 14, 
/*61920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61923*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*61935*/   /*Scope*/ 25, /*->61961*/
/*61936*/     OPC_CheckPredicate, 137, // Predicate_atomic_store_8
/*61938*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61940*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*61943*/     OPC_EmitMergeInputChains1_0,
/*61944*/     OPC_EmitInteger, MVT::i32, 14, 
/*61947*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61950*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*61961*/   /*Scope*/ 25, /*->61987*/
/*61962*/     OPC_CheckPredicate, 139, // Predicate_atomic_store_32
/*61964*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61966*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*61969*/     OPC_EmitMergeInputChains1_0,
/*61970*/     OPC_EmitInteger, MVT::i32, 14, 
/*61973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*61987*/   /*Scope*/ 50, /*->62038*/
/*61988*/     OPC_CheckPredicate, 137, // Predicate_atomic_store_8
/*61990*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61992*/     OPC_Scope, 21, /*->62015*/ // 2 children in Scope
/*61994*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*61997*/       OPC_EmitMergeInputChains1_0,
/*61998*/       OPC_EmitInteger, MVT::i32, 14, 
/*62001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*62015*/     /*Scope*/ 21, /*->62037*/
/*62016*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*62019*/       OPC_EmitMergeInputChains1_0,
/*62020*/       OPC_EmitInteger, MVT::i32, 14, 
/*62023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*62037*/     0, /*End of Scope*/
/*62038*/   /*Scope*/ 50, /*->62089*/
/*62039*/     OPC_CheckPredicate, 138, // Predicate_atomic_store_16
/*62041*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62043*/     OPC_Scope, 21, /*->62066*/ // 2 children in Scope
/*62045*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*62048*/       OPC_EmitMergeInputChains1_0,
/*62049*/       OPC_EmitInteger, MVT::i32, 14, 
/*62052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*62066*/     /*Scope*/ 21, /*->62088*/
/*62067*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*62070*/       OPC_EmitMergeInputChains1_0,
/*62071*/       OPC_EmitInteger, MVT::i32, 14, 
/*62074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*62088*/     0, /*End of Scope*/
/*62089*/   /*Scope*/ 50, /*->62140*/
/*62090*/     OPC_CheckPredicate, 139, // Predicate_atomic_store_32
/*62092*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62094*/     OPC_Scope, 21, /*->62117*/ // 2 children in Scope
/*62096*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*62099*/       OPC_EmitMergeInputChains1_0,
/*62100*/       OPC_EmitInteger, MVT::i32, 14, 
/*62103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*62117*/     /*Scope*/ 21, /*->62139*/
/*62118*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*62121*/       OPC_EmitMergeInputChains1_0,
/*62122*/       OPC_EmitInteger, MVT::i32, 14, 
/*62125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*62139*/     0, /*End of Scope*/
/*62140*/   /*Scope*/ 50, /*->62191*/
/*62141*/     OPC_CheckPredicate, 137, // Predicate_atomic_store_8
/*62143*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62145*/     OPC_Scope, 21, /*->62168*/ // 2 children in Scope
/*62147*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*62150*/       OPC_EmitMergeInputChains1_0,
/*62151*/       OPC_EmitInteger, MVT::i32, 14, 
/*62154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*62168*/     /*Scope*/ 21, /*->62190*/
/*62169*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*62172*/       OPC_EmitMergeInputChains1_0,
/*62173*/       OPC_EmitInteger, MVT::i32, 14, 
/*62176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*62190*/     0, /*End of Scope*/
/*62191*/   /*Scope*/ 50, /*->62242*/
/*62192*/     OPC_CheckPredicate, 138, // Predicate_atomic_store_16
/*62194*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62196*/     OPC_Scope, 21, /*->62219*/ // 2 children in Scope
/*62198*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*62201*/       OPC_EmitMergeInputChains1_0,
/*62202*/       OPC_EmitInteger, MVT::i32, 14, 
/*62205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*62219*/     /*Scope*/ 21, /*->62241*/
/*62220*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*62223*/       OPC_EmitMergeInputChains1_0,
/*62224*/       OPC_EmitInteger, MVT::i32, 14, 
/*62227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*62241*/     0, /*End of Scope*/
/*62242*/   /*Scope*/ 50, /*->62293*/
/*62243*/     OPC_CheckPredicate, 139, // Predicate_atomic_store_32
/*62245*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62247*/     OPC_Scope, 21, /*->62270*/ // 2 children in Scope
/*62249*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*62252*/       OPC_EmitMergeInputChains1_0,
/*62253*/       OPC_EmitInteger, MVT::i32, 14, 
/*62256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*62270*/     /*Scope*/ 21, /*->62292*/
/*62271*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*62274*/       OPC_EmitMergeInputChains1_0,
/*62275*/       OPC_EmitInteger, MVT::i32, 14, 
/*62278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*62292*/     0, /*End of Scope*/
/*62293*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22|128,4/*534*/,  TARGET_VAL(ARMISD::VDUP),// ->62832
/*62298*/   OPC_Scope, 3|128,2/*259*/, /*->62560*/ // 4 children in Scope
/*62301*/     OPC_MoveChild, 0,
/*62303*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*62306*/     OPC_RecordMemRef,
/*62307*/     OPC_RecordNode, // #0 = 'ld' chained node
/*62308*/     OPC_RecordChild1, // #1 = $Rn
/*62309*/     OPC_CheckChild1Type, MVT::i32,
/*62311*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62313*/     OPC_Scope, 64, /*->62379*/ // 4 children in Scope
/*62315*/       OPC_CheckPredicate, 62, // Predicate_extload
/*62317*/       OPC_CheckType, MVT::i32,
/*62319*/       OPC_Scope, 28, /*->62349*/ // 2 children in Scope
/*62321*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*62323*/         OPC_MoveParent,
/*62324*/         OPC_CheckType, MVT::v8i8,
/*62326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62328*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62331*/         OPC_EmitMergeInputChains1_0,
/*62332*/         OPC_EmitInteger, MVT::i32, 14, 
/*62335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*62349*/       /*Scope*/ 28, /*->62378*/
/*62350*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*62352*/         OPC_MoveParent,
/*62353*/         OPC_CheckType, MVT::v4i16,
/*62355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62357*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62360*/         OPC_EmitMergeInputChains1_0,
/*62361*/         OPC_EmitInteger, MVT::i32, 14, 
/*62364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*62378*/       0, /*End of Scope*/
/*62379*/     /*Scope*/ 30, /*->62410*/
/*62380*/       OPC_CheckPredicate, 30, // Predicate_load
/*62382*/       OPC_CheckType, MVT::i32,
/*62384*/       OPC_MoveParent,
/*62385*/       OPC_CheckType, MVT::v2i32,
/*62387*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62389*/       OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62392*/       OPC_EmitMergeInputChains1_0,
/*62393*/       OPC_EmitInteger, MVT::i32, 14, 
/*62396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*62410*/     /*Scope*/ 64, /*->62475*/
/*62411*/       OPC_CheckPredicate, 62, // Predicate_extload
/*62413*/       OPC_CheckType, MVT::i32,
/*62415*/       OPC_Scope, 28, /*->62445*/ // 2 children in Scope
/*62417*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*62419*/         OPC_MoveParent,
/*62420*/         OPC_CheckType, MVT::v16i8,
/*62422*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62424*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62427*/         OPC_EmitMergeInputChains1_0,
/*62428*/         OPC_EmitInteger, MVT::i32, 14, 
/*62431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*62445*/       /*Scope*/ 28, /*->62474*/
/*62446*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*62448*/         OPC_MoveParent,
/*62449*/         OPC_CheckType, MVT::v8i16,
/*62451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62453*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62456*/         OPC_EmitMergeInputChains1_0,
/*62457*/         OPC_EmitInteger, MVT::i32, 14, 
/*62460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*62474*/       0, /*End of Scope*/
/*62475*/     /*Scope*/ 83, /*->62559*/
/*62476*/       OPC_CheckPredicate, 30, // Predicate_load
/*62478*/       OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->62507
/*62481*/         OPC_MoveParent,
/*62482*/         OPC_CheckType, MVT::v4i32,
/*62484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62486*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*62489*/         OPC_EmitMergeInputChains1_0,
/*62490*/         OPC_EmitInteger, MVT::i32, 14, 
/*62493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
                /*SwitchType*/ 49,  MVT::f32,// ->62558
/*62509*/         OPC_MoveParent,
/*62510*/         OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->62534
/*62513*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*62516*/           OPC_EmitMergeInputChains1_0,
/*62517*/           OPC_EmitInteger, MVT::i32, 14, 
/*62520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                  /*SwitchType*/ 21,  MVT::v4f32,// ->62557
/*62536*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*62539*/           OPC_EmitMergeInputChains1_0,
/*62540*/           OPC_EmitInteger, MVT::i32, 14, 
/*62543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                  0, // EndSwitchType
                0, // EndSwitchType
/*62559*/     0, /*End of Scope*/
/*62560*/   /*Scope*/ 20|128,1/*148*/, /*->62710*/
/*62562*/     OPC_RecordChild0, // #0 = $R
/*62563*/     OPC_CheckChild0Type, MVT::i32,
/*62565*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->62586
/*62568*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62570*/       OPC_EmitInteger, MVT::i32, 14, 
/*62573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->62606
/*62588*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62590*/       OPC_EmitInteger, MVT::i32, 14, 
/*62593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 41,  MVT::v2i32,// ->62649
/*62608*/       OPC_Scope, 18, /*->62628*/ // 2 children in Scope
/*62610*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62612*/         OPC_EmitInteger, MVT::i32, 14, 
/*62615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*62628*/       /*Scope*/ 19, /*->62648*/
/*62629*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62631*/         OPC_EmitInteger, MVT::i32, 14, 
/*62634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*62648*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v16i8,// ->62669
/*62651*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62653*/       OPC_EmitInteger, MVT::i32, 14, 
/*62656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->62689
/*62671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62673*/       OPC_EmitInteger, MVT::i32, 14, 
/*62676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->62709
/*62691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62693*/       OPC_EmitInteger, MVT::i32, 14, 
/*62696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*62710*/   /*Scope*/ 74, /*->62785*/
/*62711*/     OPC_MoveChild, 0,
/*62713*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*62716*/     OPC_RecordChild0, // #0 = $R
/*62717*/     OPC_CheckChild0Type, MVT::i32,
/*62719*/     OPC_CheckType, MVT::f32,
/*62721*/     OPC_MoveParent,
/*62722*/     OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->62766
/*62725*/       OPC_Scope, 18, /*->62745*/ // 2 children in Scope
/*62727*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62729*/         OPC_EmitInteger, MVT::i32, 14, 
/*62732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*62745*/       /*Scope*/ 19, /*->62765*/
/*62746*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62748*/         OPC_EmitInteger, MVT::i32, 14, 
/*62751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*62765*/       0, /*End of Scope*/
              /*SwitchType*/ 16,  MVT::v4f32,// ->62784
/*62768*/       OPC_EmitInteger, MVT::i32, 14, 
/*62771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                // Dst: (VDUP32q:v4f32 GPR:i32:$R)
              0, // EndSwitchType
/*62785*/   /*Scope*/ 45, /*->62831*/
/*62786*/     OPC_RecordChild0, // #0 = $src
/*62787*/     OPC_CheckChild0Type, MVT::f32,
/*62789*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->62810
/*62792*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62794*/       OPC_EmitInteger, MVT::i32, 14, 
/*62797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->62830
/*62812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62814*/       OPC_EmitInteger, MVT::i32, 14, 
/*62817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*62831*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->62905
/*62835*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*62836*/   OPC_RecordChild1, // #1 = $cc
/*62837*/   OPC_MoveChild, 1,
/*62839*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62842*/   OPC_MoveParent,
/*62843*/   OPC_RecordChild2, // #2 = $lhs1
/*62844*/   OPC_RecordChild3, // #3 = $lhs2
/*62845*/   OPC_Scope, 31, /*->62878*/ // 2 children in Scope
/*62847*/     OPC_MoveChild, 4,
/*62849*/     OPC_CheckInteger, 0, 
/*62851*/     OPC_MoveParent,
/*62852*/     OPC_MoveChild, 5,
/*62854*/     OPC_CheckInteger, 0, 
/*62856*/     OPC_MoveParent,
/*62857*/     OPC_RecordChild6, // #4 = $dst
/*62858*/     OPC_MoveChild, 6,
/*62860*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62863*/     OPC_MoveParent,
/*62864*/     OPC_EmitMergeInputChains1_0,
/*62865*/     OPC_EmitConvertToTarget, 1,
/*62867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*62878*/   /*Scope*/ 25, /*->62904*/
/*62879*/     OPC_RecordChild4, // #4 = $rhs1
/*62880*/     OPC_RecordChild5, // #5 = $rhs2
/*62881*/     OPC_RecordChild6, // #6 = $dst
/*62882*/     OPC_MoveChild, 6,
/*62884*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62887*/     OPC_MoveParent,
/*62888*/     OPC_EmitMergeInputChains1_0,
/*62889*/     OPC_EmitConvertToTarget, 1,
/*62891*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*62904*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->63189
/*62909*/   OPC_RecordChild0, // #0 = $Rn
/*62910*/   OPC_CheckChild0Type, MVT::i32,
/*62912*/   OPC_RecordChild1, // #1 = $shift
/*62913*/   OPC_Scope, 49, /*->62964*/ // 6 children in Scope
/*62915*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62917*/     OPC_Scope, 22, /*->62941*/ // 2 children in Scope
/*62919*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*62922*/       OPC_EmitInteger, MVT::i32, 14, 
/*62925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*62941*/     /*Scope*/ 21, /*->62963*/
/*62942*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*62945*/       OPC_EmitInteger, MVT::i32, 14, 
/*62948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*62963*/     0, /*End of Scope*/
/*62964*/   /*Scope*/ 23, /*->62988*/
/*62965*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62967*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*62970*/     OPC_EmitInteger, MVT::i32, 14, 
/*62973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*62988*/   /*Scope*/ 10|128,1/*138*/, /*->63128*/
/*62990*/     OPC_MoveChild, 1,
/*62992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62995*/     OPC_Scope, 24, /*->63021*/ // 5 children in Scope
/*62997*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*62999*/       OPC_MoveParent,
/*63000*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63002*/       OPC_EmitConvertToTarget, 1,
/*63004*/       OPC_EmitInteger, MVT::i32, 14, 
/*63007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*63021*/     /*Scope*/ 27, /*->63049*/
/*63022*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*63024*/       OPC_MoveParent,
/*63025*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63027*/       OPC_EmitConvertToTarget, 1,
/*63029*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*63032*/       OPC_EmitInteger, MVT::i32, 14, 
/*63035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*63049*/     /*Scope*/ 24, /*->63074*/
/*63050*/       OPC_CheckPredicate, 54, // Predicate_imm0_255
/*63052*/       OPC_MoveParent,
/*63053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63055*/       OPC_EmitConvertToTarget, 1,
/*63057*/       OPC_EmitInteger, MVT::i32, 14, 
/*63060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*63074*/     /*Scope*/ 24, /*->63099*/
/*63075*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*63077*/       OPC_MoveParent,
/*63078*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63080*/       OPC_EmitConvertToTarget, 1,
/*63082*/       OPC_EmitInteger, MVT::i32, 14, 
/*63085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*63099*/     /*Scope*/ 27, /*->63127*/
/*63100*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*63102*/       OPC_MoveParent,
/*63103*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63105*/       OPC_EmitConvertToTarget, 1,
/*63107*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*63110*/       OPC_EmitInteger, MVT::i32, 14, 
/*63113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*63127*/     0, /*End of Scope*/
/*63128*/   /*Scope*/ 19, /*->63148*/
/*63129*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63131*/     OPC_EmitInteger, MVT::i32, 14, 
/*63134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63148*/   /*Scope*/ 19, /*->63168*/
/*63149*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63151*/     OPC_EmitInteger, MVT::i32, 14, 
/*63154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*63168*/   /*Scope*/ 19, /*->63188*/
/*63169*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63171*/     OPC_EmitInteger, MVT::i32, 14, 
/*63174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*63188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->63270
/*63192*/   OPC_RecordChild0, // #0 = $Rn
/*63193*/   OPC_CheckChild0Type, MVT::i32,
/*63195*/   OPC_Scope, 41, /*->63238*/ // 2 children in Scope
/*63197*/     OPC_MoveChild, 1,
/*63199*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*63202*/     OPC_MoveChild, 0,
/*63204*/     OPC_CheckInteger, 0, 
/*63206*/     OPC_MoveParent,
/*63207*/     OPC_RecordChild1, // #1 = $imm
/*63208*/     OPC_MoveChild, 1,
/*63210*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63213*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*63215*/     OPC_MoveParent,
/*63216*/     OPC_MoveParent,
/*63217*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63219*/     OPC_EmitConvertToTarget, 1,
/*63221*/     OPC_EmitInteger, MVT::i32, 14, 
/*63224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*63238*/   /*Scope*/ 30, /*->63269*/
/*63239*/     OPC_RecordChild1, // #1 = $imm
/*63240*/     OPC_MoveChild, 1,
/*63242*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63245*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*63247*/     OPC_MoveParent,
/*63248*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63250*/     OPC_EmitConvertToTarget, 1,
/*63252*/     OPC_EmitInteger, MVT::i32, 14, 
/*63255*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63258*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*63269*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->63545
/*63274*/   OPC_Scope, 69|128,1/*197*/, /*->63474*/ // 2 children in Scope
/*63277*/     OPC_MoveChild, 0,
/*63279*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*63282*/     OPC_MoveChild, 0,
/*63284*/     OPC_Scope, 93, /*->63379*/ // 2 children in Scope
/*63286*/       OPC_CheckInteger, 22, 
/*63288*/       OPC_MoveParent,
/*63289*/       OPC_RecordChild1, // #0 = $Vn
/*63290*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->63320
/*63293*/         OPC_CheckChild1Type, MVT::v8i8,
/*63295*/         OPC_RecordChild2, // #1 = $Vm
/*63296*/         OPC_CheckChild2Type, MVT::v8i8,
/*63298*/         OPC_MoveParent,
/*63299*/         OPC_CheckType, MVT::v8i16,
/*63301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63303*/         OPC_EmitInteger, MVT::i32, 14, 
/*63306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->63349
/*63322*/         OPC_CheckChild1Type, MVT::v4i16,
/*63324*/         OPC_RecordChild2, // #1 = $Vm
/*63325*/         OPC_CheckChild2Type, MVT::v4i16,
/*63327*/         OPC_MoveParent,
/*63328*/         OPC_CheckType, MVT::v4i32,
/*63330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63332*/         OPC_EmitInteger, MVT::i32, 14, 
/*63335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->63378
/*63351*/         OPC_CheckChild1Type, MVT::v2i32,
/*63353*/         OPC_RecordChild2, // #1 = $Vm
/*63354*/         OPC_CheckChild2Type, MVT::v2i32,
/*63356*/         OPC_MoveParent,
/*63357*/         OPC_CheckType, MVT::v2i64,
/*63359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63361*/         OPC_EmitInteger, MVT::i32, 14, 
/*63364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*63379*/     /*Scope*/ 93, /*->63473*/
/*63380*/       OPC_CheckInteger, 23, 
/*63382*/       OPC_MoveParent,
/*63383*/       OPC_RecordChild1, // #0 = $Vn
/*63384*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->63414
/*63387*/         OPC_CheckChild1Type, MVT::v8i8,
/*63389*/         OPC_RecordChild2, // #1 = $Vm
/*63390*/         OPC_CheckChild2Type, MVT::v8i8,
/*63392*/         OPC_MoveParent,
/*63393*/         OPC_CheckType, MVT::v8i16,
/*63395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63397*/         OPC_EmitInteger, MVT::i32, 14, 
/*63400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->63443
/*63416*/         OPC_CheckChild1Type, MVT::v4i16,
/*63418*/         OPC_RecordChild2, // #1 = $Vm
/*63419*/         OPC_CheckChild2Type, MVT::v4i16,
/*63421*/         OPC_MoveParent,
/*63422*/         OPC_CheckType, MVT::v4i32,
/*63424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63426*/         OPC_EmitInteger, MVT::i32, 14, 
/*63429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->63472
/*63445*/         OPC_CheckChild1Type, MVT::v2i32,
/*63447*/         OPC_RecordChild2, // #1 = $Vm
/*63448*/         OPC_CheckChild2Type, MVT::v2i32,
/*63450*/         OPC_MoveParent,
/*63451*/         OPC_CheckType, MVT::v2i64,
/*63453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63455*/         OPC_EmitInteger, MVT::i32, 14, 
/*63458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*63473*/     0, /*End of Scope*/
/*63474*/   /*Scope*/ 69, /*->63544*/
/*63475*/     OPC_RecordChild0, // #0 = $Vm
/*63476*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->63499
/*63479*/       OPC_CheckChild0Type, MVT::v8i8,
/*63481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63483*/       OPC_EmitInteger, MVT::i32, 14, 
/*63486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->63521
/*63501*/       OPC_CheckChild0Type, MVT::v4i16,
/*63503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63505*/       OPC_EmitInteger, MVT::i32, 14, 
/*63508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->63543
/*63523*/       OPC_CheckChild0Type, MVT::v2i32,
/*63525*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63527*/       OPC_EmitInteger, MVT::i32, 14, 
/*63530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*63544*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->63611
/*63548*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*63549*/   OPC_CaptureGlueInput,
/*63550*/   OPC_RecordChild1, // #1 = $amt1
/*63551*/   OPC_MoveChild, 1,
/*63553*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->63583
/*63557*/     OPC_MoveParent,
/*63558*/     OPC_RecordChild2, // #2 = $amt2
/*63559*/     OPC_MoveChild, 2,
/*63561*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63564*/     OPC_MoveParent,
/*63565*/     OPC_EmitMergeInputChains1_0,
/*63566*/     OPC_EmitInteger, MVT::i32, 14, 
/*63569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->63610
/*63586*/     OPC_MoveParent,
/*63587*/     OPC_RecordChild2, // #2 = $amt2
/*63588*/     OPC_MoveChild, 2,
/*63590*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63593*/     OPC_MoveParent,
/*63594*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63596*/     OPC_EmitMergeInputChains1_0,
/*63597*/     OPC_EmitConvertToTarget, 1,
/*63599*/     OPC_EmitConvertToTarget, 2,
/*63601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->63648
/*63614*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*63615*/   OPC_RecordChild1, // #1 = $target
/*63616*/   OPC_CheckChild1Type, MVT::i32,
/*63618*/   OPC_RecordChild2, // #2 = $index
/*63619*/   OPC_RecordChild3, // #3 = $jt
/*63620*/   OPC_MoveChild, 3,
/*63622*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*63625*/   OPC_MoveParent,
/*63626*/   OPC_RecordChild4, // #4 = $id
/*63627*/   OPC_MoveChild, 4,
/*63629*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63632*/   OPC_MoveParent,
/*63633*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63635*/   OPC_EmitMergeInputChains1_0,
/*63636*/   OPC_EmitConvertToTarget, 4,
/*63638*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->63818
/*63652*/   OPC_RecordChild0, // #0 = $Vn
/*63653*/   OPC_Scope, 68, /*->63723*/ // 3 children in Scope
/*63655*/     OPC_CheckChild0Type, MVT::v4i16,
/*63657*/     OPC_Scope, 40, /*->63699*/ // 2 children in Scope
/*63659*/       OPC_MoveChild, 1,
/*63661*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63664*/       OPC_RecordChild0, // #1 = $Vm
/*63665*/       OPC_CheckChild0Type, MVT::v4i16,
/*63667*/       OPC_RecordChild1, // #2 = $lane
/*63668*/       OPC_MoveChild, 1,
/*63670*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63673*/       OPC_MoveParent,
/*63674*/       OPC_MoveParent,
/*63675*/       OPC_CheckType, MVT::v4i32,
/*63677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63679*/       OPC_EmitConvertToTarget, 2,
/*63681*/       OPC_EmitInteger, MVT::i32, 14, 
/*63684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*63699*/     /*Scope*/ 22, /*->63722*/
/*63700*/       OPC_RecordChild1, // #1 = $Vm
/*63701*/       OPC_CheckType, MVT::v4i32,
/*63703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63705*/       OPC_EmitInteger, MVT::i32, 14, 
/*63708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*63722*/     0, /*End of Scope*/
/*63723*/   /*Scope*/ 68, /*->63792*/
/*63724*/     OPC_CheckChild0Type, MVT::v2i32,
/*63726*/     OPC_Scope, 40, /*->63768*/ // 2 children in Scope
/*63728*/       OPC_MoveChild, 1,
/*63730*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63733*/       OPC_RecordChild0, // #1 = $Vm
/*63734*/       OPC_CheckChild0Type, MVT::v2i32,
/*63736*/       OPC_RecordChild1, // #2 = $lane
/*63737*/       OPC_MoveChild, 1,
/*63739*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63742*/       OPC_MoveParent,
/*63743*/       OPC_MoveParent,
/*63744*/       OPC_CheckType, MVT::v2i64,
/*63746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63748*/       OPC_EmitConvertToTarget, 2,
/*63750*/       OPC_EmitInteger, MVT::i32, 14, 
/*63753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*63768*/     /*Scope*/ 22, /*->63791*/
/*63769*/       OPC_RecordChild1, // #1 = $Vm
/*63770*/       OPC_CheckType, MVT::v2i64,
/*63772*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63774*/       OPC_EmitInteger, MVT::i32, 14, 
/*63777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*63791*/     0, /*End of Scope*/
/*63792*/   /*Scope*/ 24, /*->63817*/
/*63793*/     OPC_CheckChild0Type, MVT::v8i8,
/*63795*/     OPC_RecordChild1, // #1 = $Vm
/*63796*/     OPC_CheckType, MVT::v8i16,
/*63798*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63800*/     OPC_EmitInteger, MVT::i32, 14, 
/*63803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*63817*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->63988
/*63822*/   OPC_RecordChild0, // #0 = $Vn
/*63823*/   OPC_Scope, 68, /*->63893*/ // 3 children in Scope
/*63825*/     OPC_CheckChild0Type, MVT::v4i16,
/*63827*/     OPC_Scope, 40, /*->63869*/ // 2 children in Scope
/*63829*/       OPC_MoveChild, 1,
/*63831*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63834*/       OPC_RecordChild0, // #1 = $Vm
/*63835*/       OPC_CheckChild0Type, MVT::v4i16,
/*63837*/       OPC_RecordChild1, // #2 = $lane
/*63838*/       OPC_MoveChild, 1,
/*63840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63843*/       OPC_MoveParent,
/*63844*/       OPC_MoveParent,
/*63845*/       OPC_CheckType, MVT::v4i32,
/*63847*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63849*/       OPC_EmitConvertToTarget, 2,
/*63851*/       OPC_EmitInteger, MVT::i32, 14, 
/*63854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*63869*/     /*Scope*/ 22, /*->63892*/
/*63870*/       OPC_RecordChild1, // #1 = $Vm
/*63871*/       OPC_CheckType, MVT::v4i32,
/*63873*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63875*/       OPC_EmitInteger, MVT::i32, 14, 
/*63878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*63892*/     0, /*End of Scope*/
/*63893*/   /*Scope*/ 68, /*->63962*/
/*63894*/     OPC_CheckChild0Type, MVT::v2i32,
/*63896*/     OPC_Scope, 40, /*->63938*/ // 2 children in Scope
/*63898*/       OPC_MoveChild, 1,
/*63900*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63903*/       OPC_RecordChild0, // #1 = $Vm
/*63904*/       OPC_CheckChild0Type, MVT::v2i32,
/*63906*/       OPC_RecordChild1, // #2 = $lane
/*63907*/       OPC_MoveChild, 1,
/*63909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63912*/       OPC_MoveParent,
/*63913*/       OPC_MoveParent,
/*63914*/       OPC_CheckType, MVT::v2i64,
/*63916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63918*/       OPC_EmitConvertToTarget, 2,
/*63920*/       OPC_EmitInteger, MVT::i32, 14, 
/*63923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*63938*/     /*Scope*/ 22, /*->63961*/
/*63939*/       OPC_RecordChild1, // #1 = $Vm
/*63940*/       OPC_CheckType, MVT::v2i64,
/*63942*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63944*/       OPC_EmitInteger, MVT::i32, 14, 
/*63947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*63961*/     0, /*End of Scope*/
/*63962*/   /*Scope*/ 24, /*->63987*/
/*63963*/     OPC_CheckChild0Type, MVT::v8i8,
/*63965*/     OPC_RecordChild1, // #1 = $Vm
/*63966*/     OPC_CheckType, MVT::v8i16,
/*63968*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63970*/     OPC_EmitInteger, MVT::i32, 14, 
/*63973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*63987*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->64024
/*63991*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*63992*/   OPC_CaptureGlueInput,
/*63993*/   OPC_RecordChild1, // #1 = $dst
/*63994*/   OPC_RecordChild2, // #2 = $src
/*63995*/   OPC_RecordChild3, // #3 = $size
/*63996*/   OPC_MoveChild, 3,
/*63998*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64001*/   OPC_MoveParent,
/*64002*/   OPC_RecordChild4, // #4 = $alignment
/*64003*/   OPC_MoveChild, 4,
/*64005*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64008*/   OPC_MoveParent,
/*64009*/   OPC_EmitMergeInputChains1_0,
/*64010*/   OPC_EmitConvertToTarget, 3,
/*64012*/   OPC_EmitConvertToTarget, 4,
/*64014*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->64466
/*64028*/   OPC_RecordChild0, // #0 = $Vm
/*64029*/   OPC_Scope, 62, /*->64093*/ // 8 children in Scope
/*64031*/     OPC_CheckChild0Type, MVT::v8i8,
/*64033*/     OPC_RecordChild1, // #1 = $lane
/*64034*/     OPC_MoveChild, 1,
/*64036*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64039*/     OPC_Scope, 26, /*->64067*/ // 2 children in Scope
/*64041*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*64043*/       OPC_MoveParent,
/*64044*/       OPC_CheckType, MVT::v16i8,
/*64046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64048*/       OPC_EmitConvertToTarget, 1,
/*64050*/       OPC_EmitInteger, MVT::i32, 14, 
/*64053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*64067*/     /*Scope*/ 24, /*->64092*/
/*64068*/       OPC_MoveParent,
/*64069*/       OPC_CheckType, MVT::v8i8,
/*64071*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64073*/       OPC_EmitConvertToTarget, 1,
/*64075*/       OPC_EmitInteger, MVT::i32, 14, 
/*64078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*64092*/     0, /*End of Scope*/
/*64093*/   /*Scope*/ 62, /*->64156*/
/*64094*/     OPC_CheckChild0Type, MVT::v4i16,
/*64096*/     OPC_RecordChild1, // #1 = $lane
/*64097*/     OPC_MoveChild, 1,
/*64099*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64102*/     OPC_Scope, 26, /*->64130*/ // 2 children in Scope
/*64104*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*64106*/       OPC_MoveParent,
/*64107*/       OPC_CheckType, MVT::v8i16,
/*64109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64111*/       OPC_EmitConvertToTarget, 1,
/*64113*/       OPC_EmitInteger, MVT::i32, 14, 
/*64116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*64130*/     /*Scope*/ 24, /*->64155*/
/*64131*/       OPC_MoveParent,
/*64132*/       OPC_CheckType, MVT::v4i16,
/*64134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64136*/       OPC_EmitConvertToTarget, 1,
/*64138*/       OPC_EmitInteger, MVT::i32, 14, 
/*64141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*64155*/     0, /*End of Scope*/
/*64156*/   /*Scope*/ 62, /*->64219*/
/*64157*/     OPC_CheckChild0Type, MVT::v2i32,
/*64159*/     OPC_RecordChild1, // #1 = $lane
/*64160*/     OPC_MoveChild, 1,
/*64162*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64165*/     OPC_Scope, 26, /*->64193*/ // 2 children in Scope
/*64167*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*64169*/       OPC_MoveParent,
/*64170*/       OPC_CheckType, MVT::v4i32,
/*64172*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64174*/       OPC_EmitConvertToTarget, 1,
/*64176*/       OPC_EmitInteger, MVT::i32, 14, 
/*64179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*64193*/     /*Scope*/ 24, /*->64218*/
/*64194*/       OPC_MoveParent,
/*64195*/       OPC_CheckType, MVT::v2i32,
/*64197*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64199*/       OPC_EmitConvertToTarget, 1,
/*64201*/       OPC_EmitInteger, MVT::i32, 14, 
/*64204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*64218*/     0, /*End of Scope*/
/*64219*/   /*Scope*/ 47, /*->64267*/
/*64220*/     OPC_CheckChild0Type, MVT::v16i8,
/*64222*/     OPC_RecordChild1, // #1 = $lane
/*64223*/     OPC_MoveChild, 1,
/*64225*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64228*/     OPC_MoveParent,
/*64229*/     OPC_CheckType, MVT::v16i8,
/*64231*/     OPC_EmitConvertToTarget, 1,
/*64233*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*64236*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*64245*/     OPC_EmitConvertToTarget, 1,
/*64247*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*64250*/     OPC_EmitInteger, MVT::i32, 14, 
/*64253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*64267*/   /*Scope*/ 47, /*->64315*/
/*64268*/     OPC_CheckChild0Type, MVT::v8i16,
/*64270*/     OPC_RecordChild1, // #1 = $lane
/*64271*/     OPC_MoveChild, 1,
/*64273*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64276*/     OPC_MoveParent,
/*64277*/     OPC_CheckType, MVT::v8i16,
/*64279*/     OPC_EmitConvertToTarget, 1,
/*64281*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*64284*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*64293*/     OPC_EmitConvertToTarget, 1,
/*64295*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*64298*/     OPC_EmitInteger, MVT::i32, 14, 
/*64301*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64304*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*64315*/   /*Scope*/ 47, /*->64363*/
/*64316*/     OPC_CheckChild0Type, MVT::v4i32,
/*64318*/     OPC_RecordChild1, // #1 = $lane
/*64319*/     OPC_MoveChild, 1,
/*64321*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64324*/     OPC_MoveParent,
/*64325*/     OPC_CheckType, MVT::v4i32,
/*64327*/     OPC_EmitConvertToTarget, 1,
/*64329*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*64332*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64341*/     OPC_EmitConvertToTarget, 1,
/*64343*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*64346*/     OPC_EmitInteger, MVT::i32, 14, 
/*64349*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64352*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64363*/   /*Scope*/ 53, /*->64417*/
/*64364*/     OPC_CheckChild0Type, MVT::v2f32,
/*64366*/     OPC_RecordChild1, // #1 = $lane
/*64367*/     OPC_MoveChild, 1,
/*64369*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64372*/     OPC_MoveParent,
/*64373*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->64395
/*64376*/       OPC_EmitConvertToTarget, 1,
/*64378*/       OPC_EmitInteger, MVT::i32, 14, 
/*64381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->64416
/*64397*/       OPC_EmitConvertToTarget, 1,
/*64399*/       OPC_EmitInteger, MVT::i32, 14, 
/*64402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64417*/   /*Scope*/ 47, /*->64465*/
/*64418*/     OPC_CheckChild0Type, MVT::v4f32,
/*64420*/     OPC_RecordChild1, // #1 = $lane
/*64421*/     OPC_MoveChild, 1,
/*64423*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64426*/     OPC_MoveParent,
/*64427*/     OPC_CheckType, MVT::v4f32,
/*64429*/     OPC_EmitConvertToTarget, 1,
/*64431*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*64434*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64443*/     OPC_EmitConvertToTarget, 1,
/*64445*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*64448*/     OPC_EmitInteger, MVT::i32, 14, 
/*64451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64465*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->64513
/*64469*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*64470*/   OPC_RecordChild1, // #1 = $amt
/*64471*/   OPC_MoveChild, 1,
/*64473*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->64495
/*64477*/     OPC_MoveParent,
/*64478*/     OPC_EmitMergeInputChains1_0,
/*64479*/     OPC_EmitInteger, MVT::i32, 14, 
/*64482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->64512
/*64498*/     OPC_MoveParent,
/*64499*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64501*/     OPC_EmitMergeInputChains1_0,
/*64502*/     OPC_EmitConvertToTarget, 1,
/*64504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->64639
/*64516*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*64517*/   OPC_CaptureGlueInput,
/*64518*/   OPC_RecordChild1, // #1 = $func
/*64519*/   OPC_Scope, 80, /*->64601*/ // 2 children in Scope
/*64521*/     OPC_MoveChild, 1,
/*64523*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->64562
/*64527*/       OPC_MoveParent,
/*64528*/       OPC_Scope, 11, /*->64541*/ // 2 children in Scope
/*64530*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64532*/         OPC_EmitMergeInputChains1_0,
/*64533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*64541*/       /*Scope*/ 19, /*->64561*/
/*64542*/         OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64544*/         OPC_EmitMergeInputChains1_0,
/*64545*/         OPC_EmitInteger, MVT::i32, 14, 
/*64548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*64561*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->64600
/*64565*/       OPC_MoveParent,
/*64566*/       OPC_Scope, 11, /*->64579*/ // 2 children in Scope
/*64568*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64570*/         OPC_EmitMergeInputChains1_0,
/*64571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*64579*/       /*Scope*/ 19, /*->64599*/
/*64580*/         OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64582*/         OPC_EmitMergeInputChains1_0,
/*64583*/         OPC_EmitInteger, MVT::i32, 14, 
/*64586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*64599*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*64601*/   /*Scope*/ 36, /*->64638*/
/*64602*/     OPC_CheckChild1Type, MVT::i32,
/*64604*/     OPC_Scope, 11, /*->64617*/ // 2 children in Scope
/*64606*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64608*/       OPC_EmitMergeInputChains1_0,
/*64609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*64617*/     /*Scope*/ 19, /*->64637*/
/*64618*/       OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64620*/       OPC_EmitMergeInputChains1_0,
/*64621*/       OPC_EmitInteger, MVT::i32, 14, 
/*64624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*64637*/     0, /*End of Scope*/
/*64638*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->64695
/*64642*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*64643*/   OPC_CaptureGlueInput,
/*64644*/   OPC_RecordChild1, // #1 = $func
/*64645*/   OPC_Scope, 25, /*->64672*/ // 2 children in Scope
/*64647*/     OPC_MoveChild, 1,
/*64649*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*64652*/     OPC_MoveParent,
/*64653*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64655*/     OPC_EmitMergeInputChains1_0,
/*64656*/     OPC_EmitInteger, MVT::i32, 14, 
/*64659*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64662*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*64672*/   /*Scope*/ 21, /*->64694*/
/*64673*/     OPC_CheckChild1Type, MVT::i32,
/*64675*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64677*/     OPC_EmitMergeInputChains1_0,
/*64678*/     OPC_EmitInteger, MVT::i32, 14, 
/*64681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*64694*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->64779
/*64698*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*64699*/   OPC_CaptureGlueInput,
/*64700*/   OPC_RecordChild1, // #1 = $func
/*64701*/   OPC_Scope, 34, /*->64737*/ // 2 children in Scope
/*64703*/     OPC_MoveChild, 1,
/*64705*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->64721
/*64709*/       OPC_MoveParent,
/*64710*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64712*/       OPC_EmitMergeInputChains1_0,
/*64713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->64736
/*64724*/       OPC_MoveParent,
/*64725*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64727*/       OPC_EmitMergeInputChains1_0,
/*64728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*64737*/   /*Scope*/ 40, /*->64778*/
/*64738*/     OPC_CheckChild1Type, MVT::i32,
/*64740*/     OPC_Scope, 11, /*->64753*/ // 3 children in Scope
/*64742*/       OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*64744*/       OPC_EmitMergeInputChains1_0,
/*64745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*64753*/     /*Scope*/ 11, /*->64765*/
/*64754*/       OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*64756*/       OPC_EmitMergeInputChains1_0,
/*64757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*64765*/     /*Scope*/ 11, /*->64777*/
/*64766*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64768*/       OPC_EmitMergeInputChains1_0,
/*64769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*64777*/     0, /*End of Scope*/
/*64778*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ARMISD::MEMBARRIER),// ->64828
/*64782*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*64783*/   OPC_RecordChild1, // #1 = $opt
/*64784*/   OPC_MoveChild, 1,
/*64786*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64789*/   OPC_CheckType, MVT::i32,
/*64791*/   OPC_MoveParent,
/*64792*/   OPC_Scope, 12, /*->64806*/ // 2 children in Scope
/*64794*/     OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*64796*/     OPC_EmitMergeInputChains1_0,
/*64797*/     OPC_EmitConvertToTarget, 1,
/*64799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*64806*/   /*Scope*/ 20, /*->64827*/
/*64807*/     OPC_CheckPatternPredicate, 61, // (Subtarget->hasDataBarrier())
/*64809*/     OPC_EmitMergeInputChains1_0,
/*64810*/     OPC_EmitConvertToTarget, 1,
/*64812*/     OPC_EmitInteger, MVT::i32, 14, 
/*64815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*64827*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->64880
/*64831*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*64832*/   OPC_CaptureGlueInput,
/*64833*/   OPC_RecordChild1, // #1 = $dst
/*64834*/   OPC_Scope, 32, /*->64868*/ // 2 children in Scope
/*64836*/     OPC_MoveChild, 1,
/*64838*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->64853
/*64842*/       OPC_CheckType, MVT::i32,
/*64844*/       OPC_MoveParent,
/*64845*/       OPC_EmitMergeInputChains1_0,
/*64846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->64867
/*64856*/       OPC_CheckType, MVT::i32,
/*64858*/       OPC_MoveParent,
/*64859*/       OPC_EmitMergeInputChains1_0,
/*64860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*64868*/   /*Scope*/ 10, /*->64879*/
/*64869*/     OPC_CheckChild1Type, MVT::i32,
/*64871*/     OPC_EmitMergeInputChains1_0,
/*64872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*64879*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->64961
/*64883*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*64884*/   OPC_CaptureGlueInput,
/*64885*/   OPC_RecordChild1, // #1 = $func
/*64886*/   OPC_Scope, 50, /*->64938*/ // 2 children in Scope
/*64888*/     OPC_MoveChild, 1,
/*64890*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->64914
/*64894*/       OPC_MoveParent,
/*64895*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*64897*/       OPC_EmitMergeInputChains1_0,
/*64898*/       OPC_EmitInteger, MVT::i32, 14, 
/*64901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->64937
/*64917*/       OPC_MoveParent,
/*64918*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*64920*/       OPC_EmitMergeInputChains1_0,
/*64921*/       OPC_EmitInteger, MVT::i32, 14, 
/*64924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*64938*/   /*Scope*/ 21, /*->64960*/
/*64939*/     OPC_CheckChild1Type, MVT::i32,
/*64941*/     OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64943*/     OPC_EmitMergeInputChains1_0,
/*64944*/     OPC_EmitInteger, MVT::i32, 14, 
/*64947*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64950*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*64960*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->65058
/*64964*/   OPC_RecordChild0, // #0 = $src
/*64965*/   OPC_RecordChild1, // #1 = $SIMM
/*64966*/   OPC_MoveChild, 1,
/*64968*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64971*/   OPC_MoveParent,
/*64972*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->64994
/*64975*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64977*/     OPC_EmitInteger, MVT::i32, 14, 
/*64980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->65015
/*64996*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64998*/     OPC_EmitInteger, MVT::i32, 14, 
/*65001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->65036
/*65017*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65019*/     OPC_EmitInteger, MVT::i32, 14, 
/*65022*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->65057
/*65038*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65040*/     OPC_EmitInteger, MVT::i32, 14, 
/*65043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->65155
/*65061*/   OPC_RecordChild0, // #0 = $src
/*65062*/   OPC_RecordChild1, // #1 = $SIMM
/*65063*/   OPC_MoveChild, 1,
/*65065*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*65068*/   OPC_MoveParent,
/*65069*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->65091
/*65072*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65074*/     OPC_EmitInteger, MVT::i32, 14, 
/*65077*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65080*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->65112
/*65093*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65095*/     OPC_EmitInteger, MVT::i32, 14, 
/*65098*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65101*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->65133
/*65114*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65116*/     OPC_EmitInteger, MVT::i32, 14, 
/*65119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->65154
/*65135*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65137*/     OPC_EmitInteger, MVT::i32, 14, 
/*65140*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65143*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->65247
/*65158*/   OPC_RecordChild0, // #0 = $SIMM
/*65159*/   OPC_MoveChild, 0,
/*65161*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*65164*/   OPC_MoveParent,
/*65165*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->65186
/*65168*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65170*/     OPC_EmitInteger, MVT::i32, 14, 
/*65173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->65206
/*65188*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65190*/     OPC_EmitInteger, MVT::i32, 14, 
/*65193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->65226
/*65208*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65210*/     OPC_EmitInteger, MVT::i32, 14, 
/*65213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->65246
/*65228*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65230*/     OPC_EmitInteger, MVT::i32, 14, 
/*65233*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65236*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->65445
/*65251*/   OPC_RecordChild0, // #0 = $Vm
/*65252*/   OPC_RecordChild1, // #1 = $SIMM
/*65253*/   OPC_MoveChild, 1,
/*65255*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65258*/   OPC_MoveParent,
/*65259*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65283
/*65262*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65264*/     OPC_EmitConvertToTarget, 1,
/*65266*/     OPC_EmitInteger, MVT::i32, 14, 
/*65269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65306
/*65285*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65287*/     OPC_EmitConvertToTarget, 1,
/*65289*/     OPC_EmitInteger, MVT::i32, 14, 
/*65292*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65295*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65329
/*65308*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65310*/     OPC_EmitConvertToTarget, 1,
/*65312*/     OPC_EmitInteger, MVT::i32, 14, 
/*65315*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65318*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65352
/*65331*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65333*/     OPC_EmitConvertToTarget, 1,
/*65335*/     OPC_EmitInteger, MVT::i32, 14, 
/*65338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65375
/*65354*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65356*/     OPC_EmitConvertToTarget, 1,
/*65358*/     OPC_EmitInteger, MVT::i32, 14, 
/*65361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65398
/*65377*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65379*/     OPC_EmitConvertToTarget, 1,
/*65381*/     OPC_EmitInteger, MVT::i32, 14, 
/*65384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65387*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65421
/*65400*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65402*/     OPC_EmitConvertToTarget, 1,
/*65404*/     OPC_EmitInteger, MVT::i32, 14, 
/*65407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65444
/*65423*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65425*/     OPC_EmitConvertToTarget, 1,
/*65427*/     OPC_EmitInteger, MVT::i32, 14, 
/*65430*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65433*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->65643
/*65449*/   OPC_RecordChild0, // #0 = $Vm
/*65450*/   OPC_RecordChild1, // #1 = $SIMM
/*65451*/   OPC_MoveChild, 1,
/*65453*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65456*/   OPC_MoveParent,
/*65457*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65481
/*65460*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65462*/     OPC_EmitConvertToTarget, 1,
/*65464*/     OPC_EmitInteger, MVT::i32, 14, 
/*65467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65504
/*65483*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65485*/     OPC_EmitConvertToTarget, 1,
/*65487*/     OPC_EmitInteger, MVT::i32, 14, 
/*65490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65527
/*65506*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65508*/     OPC_EmitConvertToTarget, 1,
/*65510*/     OPC_EmitInteger, MVT::i32, 14, 
/*65513*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65516*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65550
/*65529*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65531*/     OPC_EmitConvertToTarget, 1,
/*65533*/     OPC_EmitInteger, MVT::i32, 14, 
/*65536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65573
/*65552*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65554*/     OPC_EmitConvertToTarget, 1,
/*65556*/     OPC_EmitInteger, MVT::i32, 14, 
/*65559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65596
/*65575*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65577*/     OPC_EmitConvertToTarget, 1,
/*65579*/     OPC_EmitInteger, MVT::i32, 14, 
/*65582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65619
/*65598*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65600*/     OPC_EmitConvertToTarget, 1,
/*65602*/     OPC_EmitInteger, MVT::i32, 14, 
/*65605*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65608*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65642
/*65621*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65623*/     OPC_EmitConvertToTarget, 1,
/*65625*/     OPC_EmitInteger, MVT::i32, 14, 
/*65628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->65841
/*65647*/   OPC_RecordChild0, // #0 = $Vm
/*65648*/   OPC_RecordChild1, // #1 = $SIMM
/*65649*/   OPC_MoveChild, 1,
/*65651*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65654*/   OPC_MoveParent,
/*65655*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65679
/*65658*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65660*/     OPC_EmitConvertToTarget, 1,
/*65662*/     OPC_EmitInteger, MVT::i32, 14, 
/*65665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65702
/*65681*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65683*/     OPC_EmitConvertToTarget, 1,
/*65685*/     OPC_EmitInteger, MVT::i32, 14, 
/*65688*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65725
/*65704*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65706*/     OPC_EmitConvertToTarget, 1,
/*65708*/     OPC_EmitInteger, MVT::i32, 14, 
/*65711*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65714*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65748
/*65727*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65729*/     OPC_EmitConvertToTarget, 1,
/*65731*/     OPC_EmitInteger, MVT::i32, 14, 
/*65734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65771
/*65750*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65752*/     OPC_EmitConvertToTarget, 1,
/*65754*/     OPC_EmitInteger, MVT::i32, 14, 
/*65757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65794
/*65773*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65775*/     OPC_EmitConvertToTarget, 1,
/*65777*/     OPC_EmitInteger, MVT::i32, 14, 
/*65780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65817
/*65796*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65798*/     OPC_EmitConvertToTarget, 1,
/*65800*/     OPC_EmitInteger, MVT::i32, 14, 
/*65803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65840
/*65819*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65821*/     OPC_EmitConvertToTarget, 1,
/*65823*/     OPC_EmitInteger, MVT::i32, 14, 
/*65826*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->65946
/*65844*/   OPC_RecordChild0, // #0 = $Vm
/*65845*/   OPC_Scope, 32, /*->65879*/ // 3 children in Scope
/*65847*/     OPC_CheckChild0Type, MVT::v8i8,
/*65849*/     OPC_RecordChild1, // #1 = $SIMM
/*65850*/     OPC_MoveChild, 1,
/*65852*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65855*/     OPC_MoveParent,
/*65856*/     OPC_CheckType, MVT::v8i16,
/*65858*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65860*/     OPC_EmitConvertToTarget, 1,
/*65862*/     OPC_EmitInteger, MVT::i32, 14, 
/*65865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*65879*/   /*Scope*/ 32, /*->65912*/
/*65880*/     OPC_CheckChild0Type, MVT::v4i16,
/*65882*/     OPC_RecordChild1, // #1 = $SIMM
/*65883*/     OPC_MoveChild, 1,
/*65885*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65888*/     OPC_MoveParent,
/*65889*/     OPC_CheckType, MVT::v4i32,
/*65891*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65893*/     OPC_EmitConvertToTarget, 1,
/*65895*/     OPC_EmitInteger, MVT::i32, 14, 
/*65898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*65912*/   /*Scope*/ 32, /*->65945*/
/*65913*/     OPC_CheckChild0Type, MVT::v2i32,
/*65915*/     OPC_RecordChild1, // #1 = $SIMM
/*65916*/     OPC_MoveChild, 1,
/*65918*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65921*/     OPC_MoveParent,
/*65922*/     OPC_CheckType, MVT::v2i64,
/*65924*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65926*/     OPC_EmitConvertToTarget, 1,
/*65928*/     OPC_EmitInteger, MVT::i32, 14, 
/*65931*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65934*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*65945*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->66051
/*65949*/   OPC_RecordChild0, // #0 = $Vm
/*65950*/   OPC_Scope, 32, /*->65984*/ // 3 children in Scope
/*65952*/     OPC_CheckChild0Type, MVT::v8i8,
/*65954*/     OPC_RecordChild1, // #1 = $SIMM
/*65955*/     OPC_MoveChild, 1,
/*65957*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65960*/     OPC_MoveParent,
/*65961*/     OPC_CheckType, MVT::v8i16,
/*65963*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65965*/     OPC_EmitConvertToTarget, 1,
/*65967*/     OPC_EmitInteger, MVT::i32, 14, 
/*65970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*65984*/   /*Scope*/ 32, /*->66017*/
/*65985*/     OPC_CheckChild0Type, MVT::v4i16,
/*65987*/     OPC_RecordChild1, // #1 = $SIMM
/*65988*/     OPC_MoveChild, 1,
/*65990*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65993*/     OPC_MoveParent,
/*65994*/     OPC_CheckType, MVT::v4i32,
/*65996*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65998*/     OPC_EmitConvertToTarget, 1,
/*66000*/     OPC_EmitInteger, MVT::i32, 14, 
/*66003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*66017*/   /*Scope*/ 32, /*->66050*/
/*66018*/     OPC_CheckChild0Type, MVT::v2i32,
/*66020*/     OPC_RecordChild1, // #1 = $SIMM
/*66021*/     OPC_MoveChild, 1,
/*66023*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66026*/     OPC_MoveParent,
/*66027*/     OPC_CheckType, MVT::v2i64,
/*66029*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66031*/     OPC_EmitConvertToTarget, 1,
/*66033*/     OPC_EmitInteger, MVT::i32, 14, 
/*66036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*66050*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->66156
/*66054*/   OPC_RecordChild0, // #0 = $Vm
/*66055*/   OPC_Scope, 32, /*->66089*/ // 3 children in Scope
/*66057*/     OPC_CheckChild0Type, MVT::v8i8,
/*66059*/     OPC_RecordChild1, // #1 = $SIMM
/*66060*/     OPC_MoveChild, 1,
/*66062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66065*/     OPC_MoveParent,
/*66066*/     OPC_CheckType, MVT::v8i16,
/*66068*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66070*/     OPC_EmitConvertToTarget, 1,
/*66072*/     OPC_EmitInteger, MVT::i32, 14, 
/*66075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*66089*/   /*Scope*/ 32, /*->66122*/
/*66090*/     OPC_CheckChild0Type, MVT::v4i16,
/*66092*/     OPC_RecordChild1, // #1 = $SIMM
/*66093*/     OPC_MoveChild, 1,
/*66095*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66098*/     OPC_MoveParent,
/*66099*/     OPC_CheckType, MVT::v4i32,
/*66101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66103*/     OPC_EmitConvertToTarget, 1,
/*66105*/     OPC_EmitInteger, MVT::i32, 14, 
/*66108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*66122*/   /*Scope*/ 32, /*->66155*/
/*66123*/     OPC_CheckChild0Type, MVT::v2i32,
/*66125*/     OPC_RecordChild1, // #1 = $SIMM
/*66126*/     OPC_MoveChild, 1,
/*66128*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66131*/     OPC_MoveParent,
/*66132*/     OPC_CheckType, MVT::v2i64,
/*66134*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66136*/     OPC_EmitConvertToTarget, 1,
/*66138*/     OPC_EmitInteger, MVT::i32, 14, 
/*66141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*66155*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->66261
/*66159*/   OPC_RecordChild0, // #0 = $Vm
/*66160*/   OPC_Scope, 32, /*->66194*/ // 3 children in Scope
/*66162*/     OPC_CheckChild0Type, MVT::v8i16,
/*66164*/     OPC_RecordChild1, // #1 = $SIMM
/*66165*/     OPC_MoveChild, 1,
/*66167*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66170*/     OPC_MoveParent,
/*66171*/     OPC_CheckType, MVT::v8i8,
/*66173*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66175*/     OPC_EmitConvertToTarget, 1,
/*66177*/     OPC_EmitInteger, MVT::i32, 14, 
/*66180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66194*/   /*Scope*/ 32, /*->66227*/
/*66195*/     OPC_CheckChild0Type, MVT::v4i32,
/*66197*/     OPC_RecordChild1, // #1 = $SIMM
/*66198*/     OPC_MoveChild, 1,
/*66200*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66203*/     OPC_MoveParent,
/*66204*/     OPC_CheckType, MVT::v4i16,
/*66206*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66208*/     OPC_EmitConvertToTarget, 1,
/*66210*/     OPC_EmitInteger, MVT::i32, 14, 
/*66213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66227*/   /*Scope*/ 32, /*->66260*/
/*66228*/     OPC_CheckChild0Type, MVT::v2i64,
/*66230*/     OPC_RecordChild1, // #1 = $SIMM
/*66231*/     OPC_MoveChild, 1,
/*66233*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66236*/     OPC_MoveParent,
/*66237*/     OPC_CheckType, MVT::v2i32,
/*66239*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66241*/     OPC_EmitConvertToTarget, 1,
/*66243*/     OPC_EmitInteger, MVT::i32, 14, 
/*66246*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66260*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->66459
/*66265*/   OPC_RecordChild0, // #0 = $Vm
/*66266*/   OPC_RecordChild1, // #1 = $SIMM
/*66267*/   OPC_MoveChild, 1,
/*66269*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66272*/   OPC_MoveParent,
/*66273*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66297
/*66276*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66278*/     OPC_EmitConvertToTarget, 1,
/*66280*/     OPC_EmitInteger, MVT::i32, 14, 
/*66283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66320
/*66299*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66301*/     OPC_EmitConvertToTarget, 1,
/*66303*/     OPC_EmitInteger, MVT::i32, 14, 
/*66306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66343
/*66322*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66324*/     OPC_EmitConvertToTarget, 1,
/*66326*/     OPC_EmitInteger, MVT::i32, 14, 
/*66329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66332*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66366
/*66345*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66347*/     OPC_EmitConvertToTarget, 1,
/*66349*/     OPC_EmitInteger, MVT::i32, 14, 
/*66352*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66355*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66389
/*66368*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66370*/     OPC_EmitConvertToTarget, 1,
/*66372*/     OPC_EmitInteger, MVT::i32, 14, 
/*66375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66412
/*66391*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66393*/     OPC_EmitConvertToTarget, 1,
/*66395*/     OPC_EmitInteger, MVT::i32, 14, 
/*66398*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66401*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66435
/*66414*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66416*/     OPC_EmitConvertToTarget, 1,
/*66418*/     OPC_EmitInteger, MVT::i32, 14, 
/*66421*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66458
/*66437*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66439*/     OPC_EmitConvertToTarget, 1,
/*66441*/     OPC_EmitInteger, MVT::i32, 14, 
/*66444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->66657
/*66463*/   OPC_RecordChild0, // #0 = $Vm
/*66464*/   OPC_RecordChild1, // #1 = $SIMM
/*66465*/   OPC_MoveChild, 1,
/*66467*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66470*/   OPC_MoveParent,
/*66471*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66495
/*66474*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66476*/     OPC_EmitConvertToTarget, 1,
/*66478*/     OPC_EmitInteger, MVT::i32, 14, 
/*66481*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66484*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66518
/*66497*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66499*/     OPC_EmitConvertToTarget, 1,
/*66501*/     OPC_EmitInteger, MVT::i32, 14, 
/*66504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66541
/*66520*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66522*/     OPC_EmitConvertToTarget, 1,
/*66524*/     OPC_EmitInteger, MVT::i32, 14, 
/*66527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66564
/*66543*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66545*/     OPC_EmitConvertToTarget, 1,
/*66547*/     OPC_EmitInteger, MVT::i32, 14, 
/*66550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66587
/*66566*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66568*/     OPC_EmitConvertToTarget, 1,
/*66570*/     OPC_EmitInteger, MVT::i32, 14, 
/*66573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66610
/*66589*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66591*/     OPC_EmitConvertToTarget, 1,
/*66593*/     OPC_EmitInteger, MVT::i32, 14, 
/*66596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66633
/*66612*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66614*/     OPC_EmitConvertToTarget, 1,
/*66616*/     OPC_EmitInteger, MVT::i32, 14, 
/*66619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66656
/*66635*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66637*/     OPC_EmitConvertToTarget, 1,
/*66639*/     OPC_EmitInteger, MVT::i32, 14, 
/*66642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->66762
/*66660*/   OPC_RecordChild0, // #0 = $Vm
/*66661*/   OPC_Scope, 32, /*->66695*/ // 3 children in Scope
/*66663*/     OPC_CheckChild0Type, MVT::v8i16,
/*66665*/     OPC_RecordChild1, // #1 = $SIMM
/*66666*/     OPC_MoveChild, 1,
/*66668*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66671*/     OPC_MoveParent,
/*66672*/     OPC_CheckType, MVT::v8i8,
/*66674*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66676*/     OPC_EmitConvertToTarget, 1,
/*66678*/     OPC_EmitInteger, MVT::i32, 14, 
/*66681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66695*/   /*Scope*/ 32, /*->66728*/
/*66696*/     OPC_CheckChild0Type, MVT::v4i32,
/*66698*/     OPC_RecordChild1, // #1 = $SIMM
/*66699*/     OPC_MoveChild, 1,
/*66701*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66704*/     OPC_MoveParent,
/*66705*/     OPC_CheckType, MVT::v4i16,
/*66707*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66709*/     OPC_EmitConvertToTarget, 1,
/*66711*/     OPC_EmitInteger, MVT::i32, 14, 
/*66714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66728*/   /*Scope*/ 32, /*->66761*/
/*66729*/     OPC_CheckChild0Type, MVT::v2i64,
/*66731*/     OPC_RecordChild1, // #1 = $SIMM
/*66732*/     OPC_MoveChild, 1,
/*66734*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66737*/     OPC_MoveParent,
/*66738*/     OPC_CheckType, MVT::v2i32,
/*66740*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66742*/     OPC_EmitConvertToTarget, 1,
/*66744*/     OPC_EmitInteger, MVT::i32, 14, 
/*66747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66761*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->66960
/*66766*/   OPC_RecordChild0, // #0 = $Vm
/*66767*/   OPC_RecordChild1, // #1 = $SIMM
/*66768*/   OPC_MoveChild, 1,
/*66770*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66773*/   OPC_MoveParent,
/*66774*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66798
/*66777*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66779*/     OPC_EmitConvertToTarget, 1,
/*66781*/     OPC_EmitInteger, MVT::i32, 14, 
/*66784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66821
/*66800*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66802*/     OPC_EmitConvertToTarget, 1,
/*66804*/     OPC_EmitInteger, MVT::i32, 14, 
/*66807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66844
/*66823*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66825*/     OPC_EmitConvertToTarget, 1,
/*66827*/     OPC_EmitInteger, MVT::i32, 14, 
/*66830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66867
/*66846*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66848*/     OPC_EmitConvertToTarget, 1,
/*66850*/     OPC_EmitInteger, MVT::i32, 14, 
/*66853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66890
/*66869*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66871*/     OPC_EmitConvertToTarget, 1,
/*66873*/     OPC_EmitInteger, MVT::i32, 14, 
/*66876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66913
/*66892*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66894*/     OPC_EmitConvertToTarget, 1,
/*66896*/     OPC_EmitInteger, MVT::i32, 14, 
/*66899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66936
/*66915*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66917*/     OPC_EmitConvertToTarget, 1,
/*66919*/     OPC_EmitInteger, MVT::i32, 14, 
/*66922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66959
/*66938*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66940*/     OPC_EmitConvertToTarget, 1,
/*66942*/     OPC_EmitInteger, MVT::i32, 14, 
/*66945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->67158
/*66964*/   OPC_RecordChild0, // #0 = $Vm
/*66965*/   OPC_RecordChild1, // #1 = $SIMM
/*66966*/   OPC_MoveChild, 1,
/*66968*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66971*/   OPC_MoveParent,
/*66972*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66996
/*66975*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66977*/     OPC_EmitConvertToTarget, 1,
/*66979*/     OPC_EmitInteger, MVT::i32, 14, 
/*66982*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66985*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->67019
/*66998*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67000*/     OPC_EmitConvertToTarget, 1,
/*67002*/     OPC_EmitInteger, MVT::i32, 14, 
/*67005*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67008*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->67042
/*67021*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67023*/     OPC_EmitConvertToTarget, 1,
/*67025*/     OPC_EmitInteger, MVT::i32, 14, 
/*67028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->67065
/*67044*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67046*/     OPC_EmitConvertToTarget, 1,
/*67048*/     OPC_EmitInteger, MVT::i32, 14, 
/*67051*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67054*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->67088
/*67067*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67069*/     OPC_EmitConvertToTarget, 1,
/*67071*/     OPC_EmitInteger, MVT::i32, 14, 
/*67074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->67111
/*67090*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67092*/     OPC_EmitConvertToTarget, 1,
/*67094*/     OPC_EmitInteger, MVT::i32, 14, 
/*67097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->67134
/*67113*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67115*/     OPC_EmitConvertToTarget, 1,
/*67117*/     OPC_EmitInteger, MVT::i32, 14, 
/*67120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->67157
/*67136*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67138*/     OPC_EmitConvertToTarget, 1,
/*67140*/     OPC_EmitInteger, MVT::i32, 14, 
/*67143*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67146*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->67356
/*67162*/   OPC_RecordChild0, // #0 = $Vm
/*67163*/   OPC_RecordChild1, // #1 = $SIMM
/*67164*/   OPC_MoveChild, 1,
/*67166*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67169*/   OPC_MoveParent,
/*67170*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67194
/*67173*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67175*/     OPC_EmitConvertToTarget, 1,
/*67177*/     OPC_EmitInteger, MVT::i32, 14, 
/*67180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->67217
/*67196*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67198*/     OPC_EmitConvertToTarget, 1,
/*67200*/     OPC_EmitInteger, MVT::i32, 14, 
/*67203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->67240
/*67219*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67221*/     OPC_EmitConvertToTarget, 1,
/*67223*/     OPC_EmitInteger, MVT::i32, 14, 
/*67226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->67263
/*67242*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67244*/     OPC_EmitConvertToTarget, 1,
/*67246*/     OPC_EmitInteger, MVT::i32, 14, 
/*67249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->67286
/*67265*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67267*/     OPC_EmitConvertToTarget, 1,
/*67269*/     OPC_EmitInteger, MVT::i32, 14, 
/*67272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->67309
/*67288*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67290*/     OPC_EmitConvertToTarget, 1,
/*67292*/     OPC_EmitInteger, MVT::i32, 14, 
/*67295*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67298*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->67332
/*67311*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67313*/     OPC_EmitConvertToTarget, 1,
/*67315*/     OPC_EmitInteger, MVT::i32, 14, 
/*67318*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67321*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->67355
/*67334*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67336*/     OPC_EmitConvertToTarget, 1,
/*67338*/     OPC_EmitInteger, MVT::i32, 14, 
/*67341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67344*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->67461
/*67359*/   OPC_RecordChild0, // #0 = $Vm
/*67360*/   OPC_Scope, 32, /*->67394*/ // 3 children in Scope
/*67362*/     OPC_CheckChild0Type, MVT::v8i16,
/*67364*/     OPC_RecordChild1, // #1 = $SIMM
/*67365*/     OPC_MoveChild, 1,
/*67367*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67370*/     OPC_MoveParent,
/*67371*/     OPC_CheckType, MVT::v8i8,
/*67373*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67375*/     OPC_EmitConvertToTarget, 1,
/*67377*/     OPC_EmitInteger, MVT::i32, 14, 
/*67380*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67383*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67394*/   /*Scope*/ 32, /*->67427*/
/*67395*/     OPC_CheckChild0Type, MVT::v4i32,
/*67397*/     OPC_RecordChild1, // #1 = $SIMM
/*67398*/     OPC_MoveChild, 1,
/*67400*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67403*/     OPC_MoveParent,
/*67404*/     OPC_CheckType, MVT::v4i16,
/*67406*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67408*/     OPC_EmitConvertToTarget, 1,
/*67410*/     OPC_EmitInteger, MVT::i32, 14, 
/*67413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67427*/   /*Scope*/ 32, /*->67460*/
/*67428*/     OPC_CheckChild0Type, MVT::v2i64,
/*67430*/     OPC_RecordChild1, // #1 = $SIMM
/*67431*/     OPC_MoveChild, 1,
/*67433*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67436*/     OPC_MoveParent,
/*67437*/     OPC_CheckType, MVT::v2i32,
/*67439*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67441*/     OPC_EmitConvertToTarget, 1,
/*67443*/     OPC_EmitInteger, MVT::i32, 14, 
/*67446*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67449*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67460*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->67566
/*67464*/   OPC_RecordChild0, // #0 = $Vm
/*67465*/   OPC_Scope, 32, /*->67499*/ // 3 children in Scope
/*67467*/     OPC_CheckChild0Type, MVT::v8i16,
/*67469*/     OPC_RecordChild1, // #1 = $SIMM
/*67470*/     OPC_MoveChild, 1,
/*67472*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67475*/     OPC_MoveParent,
/*67476*/     OPC_CheckType, MVT::v8i8,
/*67478*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67480*/     OPC_EmitConvertToTarget, 1,
/*67482*/     OPC_EmitInteger, MVT::i32, 14, 
/*67485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67499*/   /*Scope*/ 32, /*->67532*/
/*67500*/     OPC_CheckChild0Type, MVT::v4i32,
/*67502*/     OPC_RecordChild1, // #1 = $SIMM
/*67503*/     OPC_MoveChild, 1,
/*67505*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67508*/     OPC_MoveParent,
/*67509*/     OPC_CheckType, MVT::v4i16,
/*67511*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67513*/     OPC_EmitConvertToTarget, 1,
/*67515*/     OPC_EmitInteger, MVT::i32, 14, 
/*67518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67532*/   /*Scope*/ 32, /*->67565*/
/*67533*/     OPC_CheckChild0Type, MVT::v2i64,
/*67535*/     OPC_RecordChild1, // #1 = $SIMM
/*67536*/     OPC_MoveChild, 1,
/*67538*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67541*/     OPC_MoveParent,
/*67542*/     OPC_CheckType, MVT::v2i32,
/*67544*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67546*/     OPC_EmitConvertToTarget, 1,
/*67548*/     OPC_EmitInteger, MVT::i32, 14, 
/*67551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67565*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->67671
/*67569*/   OPC_RecordChild0, // #0 = $Vm
/*67570*/   OPC_Scope, 32, /*->67604*/ // 3 children in Scope
/*67572*/     OPC_CheckChild0Type, MVT::v8i16,
/*67574*/     OPC_RecordChild1, // #1 = $SIMM
/*67575*/     OPC_MoveChild, 1,
/*67577*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67580*/     OPC_MoveParent,
/*67581*/     OPC_CheckType, MVT::v8i8,
/*67583*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67585*/     OPC_EmitConvertToTarget, 1,
/*67587*/     OPC_EmitInteger, MVT::i32, 14, 
/*67590*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67593*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67604*/   /*Scope*/ 32, /*->67637*/
/*67605*/     OPC_CheckChild0Type, MVT::v4i32,
/*67607*/     OPC_RecordChild1, // #1 = $SIMM
/*67608*/     OPC_MoveChild, 1,
/*67610*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67613*/     OPC_MoveParent,
/*67614*/     OPC_CheckType, MVT::v4i16,
/*67616*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67618*/     OPC_EmitConvertToTarget, 1,
/*67620*/     OPC_EmitInteger, MVT::i32, 14, 
/*67623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67637*/   /*Scope*/ 32, /*->67670*/
/*67638*/     OPC_CheckChild0Type, MVT::v2i64,
/*67640*/     OPC_RecordChild1, // #1 = $SIMM
/*67641*/     OPC_MoveChild, 1,
/*67643*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67646*/     OPC_MoveParent,
/*67647*/     OPC_CheckType, MVT::v2i32,
/*67649*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67651*/     OPC_EmitConvertToTarget, 1,
/*67653*/     OPC_EmitInteger, MVT::i32, 14, 
/*67656*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67670*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->67776
/*67674*/   OPC_RecordChild0, // #0 = $Vm
/*67675*/   OPC_Scope, 32, /*->67709*/ // 3 children in Scope
/*67677*/     OPC_CheckChild0Type, MVT::v8i16,
/*67679*/     OPC_RecordChild1, // #1 = $SIMM
/*67680*/     OPC_MoveChild, 1,
/*67682*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67685*/     OPC_MoveParent,
/*67686*/     OPC_CheckType, MVT::v8i8,
/*67688*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67690*/     OPC_EmitConvertToTarget, 1,
/*67692*/     OPC_EmitInteger, MVT::i32, 14, 
/*67695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67709*/   /*Scope*/ 32, /*->67742*/
/*67710*/     OPC_CheckChild0Type, MVT::v4i32,
/*67712*/     OPC_RecordChild1, // #1 = $SIMM
/*67713*/     OPC_MoveChild, 1,
/*67715*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67718*/     OPC_MoveParent,
/*67719*/     OPC_CheckType, MVT::v4i16,
/*67721*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67723*/     OPC_EmitConvertToTarget, 1,
/*67725*/     OPC_EmitInteger, MVT::i32, 14, 
/*67728*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67731*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67742*/   /*Scope*/ 32, /*->67775*/
/*67743*/     OPC_CheckChild0Type, MVT::v2i64,
/*67745*/     OPC_RecordChild1, // #1 = $SIMM
/*67746*/     OPC_MoveChild, 1,
/*67748*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67751*/     OPC_MoveParent,
/*67752*/     OPC_CheckType, MVT::v2i32,
/*67754*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67756*/     OPC_EmitConvertToTarget, 1,
/*67758*/     OPC_EmitInteger, MVT::i32, 14, 
/*67761*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67764*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67775*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->67881
/*67779*/   OPC_RecordChild0, // #0 = $Vm
/*67780*/   OPC_Scope, 32, /*->67814*/ // 3 children in Scope
/*67782*/     OPC_CheckChild0Type, MVT::v8i16,
/*67784*/     OPC_RecordChild1, // #1 = $SIMM
/*67785*/     OPC_MoveChild, 1,
/*67787*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67790*/     OPC_MoveParent,
/*67791*/     OPC_CheckType, MVT::v8i8,
/*67793*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67795*/     OPC_EmitConvertToTarget, 1,
/*67797*/     OPC_EmitInteger, MVT::i32, 14, 
/*67800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67814*/   /*Scope*/ 32, /*->67847*/
/*67815*/     OPC_CheckChild0Type, MVT::v4i32,
/*67817*/     OPC_RecordChild1, // #1 = $SIMM
/*67818*/     OPC_MoveChild, 1,
/*67820*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67823*/     OPC_MoveParent,
/*67824*/     OPC_CheckType, MVT::v4i16,
/*67826*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67828*/     OPC_EmitConvertToTarget, 1,
/*67830*/     OPC_EmitInteger, MVT::i32, 14, 
/*67833*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67836*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67847*/   /*Scope*/ 32, /*->67880*/
/*67848*/     OPC_CheckChild0Type, MVT::v2i64,
/*67850*/     OPC_RecordChild1, // #1 = $SIMM
/*67851*/     OPC_MoveChild, 1,
/*67853*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67856*/     OPC_MoveParent,
/*67857*/     OPC_CheckType, MVT::v2i32,
/*67859*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67861*/     OPC_EmitConvertToTarget, 1,
/*67863*/     OPC_EmitInteger, MVT::i32, 14, 
/*67866*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67869*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67880*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->67986
/*67884*/   OPC_RecordChild0, // #0 = $Vm
/*67885*/   OPC_Scope, 32, /*->67919*/ // 3 children in Scope
/*67887*/     OPC_CheckChild0Type, MVT::v8i16,
/*67889*/     OPC_RecordChild1, // #1 = $SIMM
/*67890*/     OPC_MoveChild, 1,
/*67892*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67895*/     OPC_MoveParent,
/*67896*/     OPC_CheckType, MVT::v8i8,
/*67898*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67900*/     OPC_EmitConvertToTarget, 1,
/*67902*/     OPC_EmitInteger, MVT::i32, 14, 
/*67905*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67919*/   /*Scope*/ 32, /*->67952*/
/*67920*/     OPC_CheckChild0Type, MVT::v4i32,
/*67922*/     OPC_RecordChild1, // #1 = $SIMM
/*67923*/     OPC_MoveChild, 1,
/*67925*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67928*/     OPC_MoveParent,
/*67929*/     OPC_CheckType, MVT::v4i16,
/*67931*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67933*/     OPC_EmitConvertToTarget, 1,
/*67935*/     OPC_EmitInteger, MVT::i32, 14, 
/*67938*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67952*/   /*Scope*/ 32, /*->67985*/
/*67953*/     OPC_CheckChild0Type, MVT::v2i64,
/*67955*/     OPC_RecordChild1, // #1 = $SIMM
/*67956*/     OPC_MoveChild, 1,
/*67958*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67961*/     OPC_MoveParent,
/*67962*/     OPC_CheckType, MVT::v2i32,
/*67964*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67966*/     OPC_EmitConvertToTarget, 1,
/*67968*/     OPC_EmitInteger, MVT::i32, 14, 
/*67971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67985*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->68193
/*67990*/   OPC_RecordChild0, // #0 = $src1
/*67991*/   OPC_RecordChild1, // #1 = $Vm
/*67992*/   OPC_RecordChild2, // #2 = $SIMM
/*67993*/   OPC_MoveChild, 2,
/*67995*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67998*/   OPC_MoveParent,
/*67999*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->68024
/*68002*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68004*/     OPC_EmitConvertToTarget, 2,
/*68006*/     OPC_EmitInteger, MVT::i32, 14, 
/*68009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68048
/*68026*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68028*/     OPC_EmitConvertToTarget, 2,
/*68030*/     OPC_EmitInteger, MVT::i32, 14, 
/*68033*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68036*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68072
/*68050*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68052*/     OPC_EmitConvertToTarget, 2,
/*68054*/     OPC_EmitInteger, MVT::i32, 14, 
/*68057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->68096
/*68074*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68076*/     OPC_EmitConvertToTarget, 2,
/*68078*/     OPC_EmitInteger, MVT::i32, 14, 
/*68081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68120
/*68098*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68100*/     OPC_EmitConvertToTarget, 2,
/*68102*/     OPC_EmitInteger, MVT::i32, 14, 
/*68105*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68108*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68144
/*68122*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68124*/     OPC_EmitConvertToTarget, 2,
/*68126*/     OPC_EmitInteger, MVT::i32, 14, 
/*68129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68168
/*68146*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68148*/     OPC_EmitConvertToTarget, 2,
/*68150*/     OPC_EmitInteger, MVT::i32, 14, 
/*68153*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68156*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->68192
/*68170*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68172*/     OPC_EmitConvertToTarget, 2,
/*68174*/     OPC_EmitInteger, MVT::i32, 14, 
/*68177*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68180*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->68400
/*68197*/   OPC_RecordChild0, // #0 = $src1
/*68198*/   OPC_RecordChild1, // #1 = $Vm
/*68199*/   OPC_RecordChild2, // #2 = $SIMM
/*68200*/   OPC_MoveChild, 2,
/*68202*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68205*/   OPC_MoveParent,
/*68206*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->68231
/*68209*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68211*/     OPC_EmitConvertToTarget, 2,
/*68213*/     OPC_EmitInteger, MVT::i32, 14, 
/*68216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68255
/*68233*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68235*/     OPC_EmitConvertToTarget, 2,
/*68237*/     OPC_EmitInteger, MVT::i32, 14, 
/*68240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68279
/*68257*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68259*/     OPC_EmitConvertToTarget, 2,
/*68261*/     OPC_EmitInteger, MVT::i32, 14, 
/*68264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->68303
/*68281*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68283*/     OPC_EmitConvertToTarget, 2,
/*68285*/     OPC_EmitInteger, MVT::i32, 14, 
/*68288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68327
/*68305*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68307*/     OPC_EmitConvertToTarget, 2,
/*68309*/     OPC_EmitInteger, MVT::i32, 14, 
/*68312*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68315*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68351
/*68329*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68331*/     OPC_EmitConvertToTarget, 2,
/*68333*/     OPC_EmitInteger, MVT::i32, 14, 
/*68336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68339*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68375
/*68353*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68355*/     OPC_EmitConvertToTarget, 2,
/*68357*/     OPC_EmitInteger, MVT::i32, 14, 
/*68360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->68399
/*68377*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68379*/     OPC_EmitConvertToTarget, 2,
/*68381*/     OPC_EmitInteger, MVT::i32, 14, 
/*68384*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68387*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->68573
/*68404*/   OPC_RecordChild0, // #0 = $SIMM
/*68405*/   OPC_MoveChild, 0,
/*68407*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*68410*/   OPC_MoveParent,
/*68411*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68432
/*68414*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68416*/     OPC_EmitInteger, MVT::i32, 14, 
/*68419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68452
/*68434*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68436*/     OPC_EmitInteger, MVT::i32, 14, 
/*68439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68472
/*68454*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68456*/     OPC_EmitInteger, MVT::i32, 14, 
/*68459*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68462*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68492
/*68474*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68476*/     OPC_EmitInteger, MVT::i32, 14, 
/*68479*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68512
/*68494*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68496*/     OPC_EmitInteger, MVT::i32, 14, 
/*68499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68532
/*68514*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68516*/     OPC_EmitInteger, MVT::i32, 14, 
/*68519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->68552
/*68534*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68536*/     OPC_EmitInteger, MVT::i32, 14, 
/*68539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->68572
/*68554*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68556*/     OPC_EmitInteger, MVT::i32, 14, 
/*68559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->68720
/*68577*/   OPC_RecordChild0, // #0 = $src
/*68578*/   OPC_Scope, 27, /*->68607*/ // 5 children in Scope
/*68580*/     OPC_CheckChild0Type, MVT::v16i8,
/*68582*/     OPC_RecordChild1, // #1 = $start
/*68583*/     OPC_MoveChild, 1,
/*68585*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68588*/     OPC_CheckType, MVT::i32,
/*68590*/     OPC_MoveParent,
/*68591*/     OPC_CheckType, MVT::v8i8,
/*68593*/     OPC_EmitConvertToTarget, 1,
/*68595*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*68598*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*68607*/   /*Scope*/ 27, /*->68635*/
/*68608*/     OPC_CheckChild0Type, MVT::v8i16,
/*68610*/     OPC_RecordChild1, // #1 = $start
/*68611*/     OPC_MoveChild, 1,
/*68613*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68616*/     OPC_CheckType, MVT::i32,
/*68618*/     OPC_MoveParent,
/*68619*/     OPC_CheckType, MVT::v4i16,
/*68621*/     OPC_EmitConvertToTarget, 1,
/*68623*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*68626*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*68635*/   /*Scope*/ 27, /*->68663*/
/*68636*/     OPC_CheckChild0Type, MVT::v4i32,
/*68638*/     OPC_RecordChild1, // #1 = $start
/*68639*/     OPC_MoveChild, 1,
/*68641*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68644*/     OPC_CheckType, MVT::i32,
/*68646*/     OPC_MoveParent,
/*68647*/     OPC_CheckType, MVT::v2i32,
/*68649*/     OPC_EmitConvertToTarget, 1,
/*68651*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*68654*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*68663*/   /*Scope*/ 27, /*->68691*/
/*68664*/     OPC_CheckChild0Type, MVT::v2i64,
/*68666*/     OPC_RecordChild1, // #1 = $start
/*68667*/     OPC_MoveChild, 1,
/*68669*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68672*/     OPC_CheckType, MVT::i32,
/*68674*/     OPC_MoveParent,
/*68675*/     OPC_CheckType, MVT::v1i64,
/*68677*/     OPC_EmitConvertToTarget, 1,
/*68679*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*68682*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*68691*/   /*Scope*/ 27, /*->68719*/
/*68692*/     OPC_CheckChild0Type, MVT::v4f32,
/*68694*/     OPC_RecordChild1, // #1 = $start
/*68695*/     OPC_MoveChild, 1,
/*68697*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68700*/     OPC_CheckType, MVT::i32,
/*68702*/     OPC_MoveParent,
/*68703*/     OPC_CheckType, MVT::v2f32,
/*68705*/     OPC_EmitConvertToTarget, 1,
/*68707*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*68710*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*68719*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->68947
/*68724*/   OPC_RecordChild0, // #0 = $Vn
/*68725*/   OPC_RecordChild1, // #1 = $Vm
/*68726*/   OPC_RecordChild2, // #2 = $index
/*68727*/   OPC_MoveChild, 2,
/*68729*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68732*/   OPC_MoveParent,
/*68733*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->68758
/*68736*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68738*/     OPC_EmitConvertToTarget, 2,
/*68740*/     OPC_EmitInteger, MVT::i32, 14, 
/*68743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->68782
/*68760*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68762*/     OPC_EmitConvertToTarget, 2,
/*68764*/     OPC_EmitInteger, MVT::i32, 14, 
/*68767*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68770*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->68806
/*68784*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68786*/     OPC_EmitConvertToTarget, 2,
/*68788*/     OPC_EmitInteger, MVT::i32, 14, 
/*68791*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68830
/*68808*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68810*/     OPC_EmitConvertToTarget, 2,
/*68812*/     OPC_EmitInteger, MVT::i32, 14, 
/*68815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68854
/*68832*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68834*/     OPC_EmitConvertToTarget, 2,
/*68836*/     OPC_EmitInteger, MVT::i32, 14, 
/*68839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68878
/*68856*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68858*/     OPC_EmitConvertToTarget, 2,
/*68860*/     OPC_EmitInteger, MVT::i32, 14, 
/*68863*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68866*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->68902
/*68880*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68882*/     OPC_EmitConvertToTarget, 2,
/*68884*/     OPC_EmitInteger, MVT::i32, 14, 
/*68887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68890*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->68924
/*68904*/     OPC_EmitConvertToTarget, 2,
/*68906*/     OPC_EmitInteger, MVT::i32, 14, 
/*68909*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68912*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68946
/*68926*/     OPC_EmitConvertToTarget, 2,
/*68928*/     OPC_EmitInteger, MVT::i32, 14, 
/*68931*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68934*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->68983
/*68950*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*68951*/   OPC_Scope, 9, /*->68962*/ // 3 children in Scope
/*68953*/     OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*68955*/     OPC_EmitMergeInputChains1_0,
/*68956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*68962*/   /*Scope*/ 9, /*->68972*/
/*68963*/     OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*68965*/     OPC_EmitMergeInputChains1_0,
/*68966*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*68972*/   /*Scope*/ 9, /*->68982*/
/*68973*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*68975*/     OPC_EmitMergeInputChains1_0,
/*68976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*68982*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->69044
/*68986*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*68987*/   OPC_CaptureGlueInput,
/*68988*/   OPC_Scope, 17, /*->69007*/ // 3 children in Scope
/*68990*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*68992*/     OPC_EmitMergeInputChains1_0,
/*68993*/     OPC_EmitInteger, MVT::i32, 14, 
/*68996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*69007*/   /*Scope*/ 17, /*->69025*/
/*69008*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69010*/     OPC_EmitMergeInputChains1_0,
/*69011*/     OPC_EmitInteger, MVT::i32, 14, 
/*69014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*69025*/   /*Scope*/ 17, /*->69043*/
/*69026*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69028*/     OPC_EmitMergeInputChains1_0,
/*69029*/     OPC_EmitInteger, MVT::i32, 14, 
/*69032*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69035*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*69043*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->69094
/*69047*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*69048*/   OPC_RecordChild1, // #1 = $dst
/*69049*/   OPC_CheckChild1Type, MVT::i32,
/*69051*/   OPC_Scope, 10, /*->69063*/ // 3 children in Scope
/*69053*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*69055*/     OPC_EmitMergeInputChains1_0,
/*69056*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*69063*/   /*Scope*/ 10, /*->69074*/
/*69064*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69066*/     OPC_EmitMergeInputChains1_0,
/*69067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*69074*/   /*Scope*/ 18, /*->69093*/
/*69075*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69077*/     OPC_EmitMergeInputChains1_0,
/*69078*/     OPC_EmitInteger, MVT::i32, 14, 
/*69081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*69093*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->69156
/*69097*/   OPC_RecordNode,   // #0 = 'br' chained node
/*69098*/   OPC_RecordChild1, // #1 = $target
/*69099*/   OPC_MoveChild, 1,
/*69101*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*69104*/   OPC_MoveParent,
/*69105*/   OPC_Scope, 10, /*->69117*/ // 3 children in Scope
/*69107*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*69109*/     OPC_EmitMergeInputChains1_0,
/*69110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*69117*/   /*Scope*/ 18, /*->69136*/
/*69118*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*69120*/     OPC_EmitMergeInputChains1_0,
/*69121*/     OPC_EmitInteger, MVT::i32, 14, 
/*69124*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69127*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*69136*/   /*Scope*/ 18, /*->69155*/
/*69137*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*69139*/     OPC_EmitMergeInputChains1_0,
/*69140*/     OPC_EmitInteger, MVT::i32, 14, 
/*69143*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69146*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*69155*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->69194
/*69159*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*69160*/   OPC_RecordChild1, // #1 = $src
/*69161*/   OPC_CheckChild1Type, MVT::i32,
/*69163*/   OPC_RecordChild2, // #2 = $scratch
/*69164*/   OPC_CheckChild2Type, MVT::i32,
/*69166*/   OPC_Scope, 12, /*->69180*/ // 2 children in Scope
/*69168*/     OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69170*/     OPC_EmitMergeInputChains1_0,
/*69171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69180*/   /*Scope*/ 12, /*->69193*/
/*69181*/     OPC_CheckPatternPredicate, 65, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69183*/     OPC_EmitMergeInputChains1_0,
/*69184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69193*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->69239
/*69197*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*69198*/   OPC_RecordChild1, // #1 = $zero
/*69199*/   OPC_CheckChild1Type, MVT::i32,
/*69201*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*69203*/   OPC_EmitMergeInputChains1_0,
/*69204*/   OPC_EmitInteger, MVT::i32, 15, 
/*69207*/   OPC_EmitInteger, MVT::i32, 0, 
/*69210*/   OPC_EmitInteger, MVT::i32, 7, 
/*69213*/   OPC_EmitInteger, MVT::i32, 10, 
/*69216*/   OPC_EmitInteger, MVT::i32, 5, 
/*69219*/   OPC_EmitInteger, MVT::i32, 14, 
/*69222*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69225*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->69289
/*69242*/   OPC_RecordChild0, // #0 = $Dd
/*69243*/   OPC_Scope, 21, /*->69266*/ // 2 children in Scope
/*69245*/     OPC_CheckChild0Type, MVT::f64,
/*69247*/     OPC_RecordChild1, // #1 = $Dm
/*69248*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69250*/     OPC_EmitInteger, MVT::i32, 14, 
/*69253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*69266*/   /*Scope*/ 21, /*->69288*/
/*69267*/     OPC_CheckChild0Type, MVT::f32,
/*69269*/     OPC_RecordChild1, // #1 = $Sm
/*69270*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69272*/     OPC_EmitInteger, MVT::i32, 14, 
/*69275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*69288*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->69335
/*69292*/   OPC_RecordChild0, // #0 = $Dd
/*69293*/   OPC_Scope, 19, /*->69314*/ // 2 children in Scope
/*69295*/     OPC_CheckChild0Type, MVT::f64,
/*69297*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69299*/     OPC_EmitInteger, MVT::i32, 14, 
/*69302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*69314*/   /*Scope*/ 19, /*->69334*/
/*69315*/     OPC_CheckChild0Type, MVT::f32,
/*69317*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69319*/     OPC_EmitInteger, MVT::i32, 14, 
/*69322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*69334*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->69356
/*69338*/   OPC_CaptureGlueInput,
/*69339*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69341*/   OPC_EmitInteger, MVT::i32, 14, 
/*69344*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69347*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->69559
/*69360*/   OPC_RecordChild0, // #0 = $Vn
/*69361*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69386
/*69364*/     OPC_CheckChild0Type, MVT::v8i8,
/*69366*/     OPC_RecordChild1, // #1 = $Vm
/*69367*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69369*/     OPC_EmitInteger, MVT::i32, 14, 
/*69372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69410
/*69388*/     OPC_CheckChild0Type, MVT::v4i16,
/*69390*/     OPC_RecordChild1, // #1 = $Vm
/*69391*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69393*/     OPC_EmitInteger, MVT::i32, 14, 
/*69396*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69399*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->69460
/*69412*/     OPC_Scope, 22, /*->69436*/ // 2 children in Scope
/*69414*/       OPC_CheckChild0Type, MVT::v2i32,
/*69416*/       OPC_RecordChild1, // #1 = $Vm
/*69417*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69419*/       OPC_EmitInteger, MVT::i32, 14, 
/*69422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69436*/     /*Scope*/ 22, /*->69459*/
/*69437*/       OPC_CheckChild0Type, MVT::v2f32,
/*69439*/       OPC_RecordChild1, // #1 = $Vm
/*69440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69442*/       OPC_EmitInteger, MVT::i32, 14, 
/*69445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69459*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->69484
/*69462*/     OPC_CheckChild0Type, MVT::v16i8,
/*69464*/     OPC_RecordChild1, // #1 = $Vm
/*69465*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69467*/     OPC_EmitInteger, MVT::i32, 14, 
/*69470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69508
/*69486*/     OPC_CheckChild0Type, MVT::v8i16,
/*69488*/     OPC_RecordChild1, // #1 = $Vm
/*69489*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69491*/     OPC_EmitInteger, MVT::i32, 14, 
/*69494*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69497*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->69558
/*69510*/     OPC_Scope, 22, /*->69534*/ // 2 children in Scope
/*69512*/       OPC_CheckChild0Type, MVT::v4i32,
/*69514*/       OPC_RecordChild1, // #1 = $Vm
/*69515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69517*/       OPC_EmitInteger, MVT::i32, 14, 
/*69520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69534*/     /*Scope*/ 22, /*->69557*/
/*69535*/       OPC_CheckChild0Type, MVT::v4f32,
/*69537*/       OPC_RecordChild1, // #1 = $Vm
/*69538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69540*/       OPC_EmitInteger, MVT::i32, 14, 
/*69543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69557*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->69746
/*69563*/   OPC_RecordChild0, // #0 = $Vm
/*69564*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->69587
/*69567*/     OPC_CheckChild0Type, MVT::v8i8,
/*69569*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69571*/     OPC_EmitInteger, MVT::i32, 14, 
/*69574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->69609
/*69589*/     OPC_CheckChild0Type, MVT::v4i16,
/*69591*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69593*/     OPC_EmitInteger, MVT::i32, 14, 
/*69596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->69655
/*69611*/     OPC_Scope, 20, /*->69633*/ // 2 children in Scope
/*69613*/       OPC_CheckChild0Type, MVT::v2i32,
/*69615*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69617*/       OPC_EmitInteger, MVT::i32, 14, 
/*69620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*69633*/     /*Scope*/ 20, /*->69654*/
/*69634*/       OPC_CheckChild0Type, MVT::v2f32,
/*69636*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69638*/       OPC_EmitInteger, MVT::i32, 14, 
/*69641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*69654*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->69677
/*69657*/     OPC_CheckChild0Type, MVT::v16i8,
/*69659*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69661*/     OPC_EmitInteger, MVT::i32, 14, 
/*69664*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69667*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->69699
/*69679*/     OPC_CheckChild0Type, MVT::v8i16,
/*69681*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69683*/     OPC_EmitInteger, MVT::i32, 14, 
/*69686*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69689*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->69745
/*69701*/     OPC_Scope, 20, /*->69723*/ // 2 children in Scope
/*69703*/       OPC_CheckChild0Type, MVT::v4i32,
/*69705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69707*/       OPC_EmitInteger, MVT::i32, 14, 
/*69710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*69723*/     /*Scope*/ 20, /*->69744*/
/*69724*/       OPC_CheckChild0Type, MVT::v4f32,
/*69726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69728*/       OPC_EmitInteger, MVT::i32, 14, 
/*69731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*69744*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->69949
/*69750*/   OPC_RecordChild0, // #0 = $Vn
/*69751*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69776
/*69754*/     OPC_CheckChild0Type, MVT::v8i8,
/*69756*/     OPC_RecordChild1, // #1 = $Vm
/*69757*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69759*/     OPC_EmitInteger, MVT::i32, 14, 
/*69762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69800
/*69778*/     OPC_CheckChild0Type, MVT::v4i16,
/*69780*/     OPC_RecordChild1, // #1 = $Vm
/*69781*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69783*/     OPC_EmitInteger, MVT::i32, 14, 
/*69786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->69850
/*69802*/     OPC_Scope, 22, /*->69826*/ // 2 children in Scope
/*69804*/       OPC_CheckChild0Type, MVT::v2i32,
/*69806*/       OPC_RecordChild1, // #1 = $Vm
/*69807*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69809*/       OPC_EmitInteger, MVT::i32, 14, 
/*69812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69826*/     /*Scope*/ 22, /*->69849*/
/*69827*/       OPC_CheckChild0Type, MVT::v2f32,
/*69829*/       OPC_RecordChild1, // #1 = $Vm
/*69830*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69832*/       OPC_EmitInteger, MVT::i32, 14, 
/*69835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69849*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->69874
/*69852*/     OPC_CheckChild0Type, MVT::v16i8,
/*69854*/     OPC_RecordChild1, // #1 = $Vm
/*69855*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69857*/     OPC_EmitInteger, MVT::i32, 14, 
/*69860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69863*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69898
/*69876*/     OPC_CheckChild0Type, MVT::v8i16,
/*69878*/     OPC_RecordChild1, // #1 = $Vm
/*69879*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69881*/     OPC_EmitInteger, MVT::i32, 14, 
/*69884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->69948
/*69900*/     OPC_Scope, 22, /*->69924*/ // 2 children in Scope
/*69902*/       OPC_CheckChild0Type, MVT::v4i32,
/*69904*/       OPC_RecordChild1, // #1 = $Vm
/*69905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69907*/       OPC_EmitInteger, MVT::i32, 14, 
/*69910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69924*/     /*Scope*/ 22, /*->69947*/
/*69925*/       OPC_CheckChild0Type, MVT::v4f32,
/*69927*/       OPC_RecordChild1, // #1 = $Vm
/*69928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69930*/       OPC_EmitInteger, MVT::i32, 14, 
/*69933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69947*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->70100
/*69953*/   OPC_RecordChild0, // #0 = $Vn
/*69954*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69979
/*69957*/     OPC_CheckChild0Type, MVT::v8i8,
/*69959*/     OPC_RecordChild1, // #1 = $Vm
/*69960*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69962*/     OPC_EmitInteger, MVT::i32, 14, 
/*69965*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70003
/*69981*/     OPC_CheckChild0Type, MVT::v4i16,
/*69983*/     OPC_RecordChild1, // #1 = $Vm
/*69984*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69986*/     OPC_EmitInteger, MVT::i32, 14, 
/*69989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->70027
/*70005*/     OPC_CheckChild0Type, MVT::v2i32,
/*70007*/     OPC_RecordChild1, // #1 = $Vm
/*70008*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70010*/     OPC_EmitInteger, MVT::i32, 14, 
/*70013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->70051
/*70029*/     OPC_CheckChild0Type, MVT::v16i8,
/*70031*/     OPC_RecordChild1, // #1 = $Vm
/*70032*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70034*/     OPC_EmitInteger, MVT::i32, 14, 
/*70037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70075
/*70053*/     OPC_CheckChild0Type, MVT::v8i16,
/*70055*/     OPC_RecordChild1, // #1 = $Vm
/*70056*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70058*/     OPC_EmitInteger, MVT::i32, 14, 
/*70061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->70099
/*70077*/     OPC_CheckChild0Type, MVT::v4i32,
/*70079*/     OPC_RecordChild1, // #1 = $Vm
/*70080*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70082*/     OPC_EmitInteger, MVT::i32, 14, 
/*70085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->70287
/*70104*/   OPC_RecordChild0, // #0 = $Vm
/*70105*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70128
/*70108*/     OPC_CheckChild0Type, MVT::v8i8,
/*70110*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70112*/     OPC_EmitInteger, MVT::i32, 14, 
/*70115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70150
/*70130*/     OPC_CheckChild0Type, MVT::v4i16,
/*70132*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70134*/     OPC_EmitInteger, MVT::i32, 14, 
/*70137*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70196
/*70152*/     OPC_Scope, 20, /*->70174*/ // 2 children in Scope
/*70154*/       OPC_CheckChild0Type, MVT::v2i32,
/*70156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70158*/       OPC_EmitInteger, MVT::i32, 14, 
/*70161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*70174*/     /*Scope*/ 20, /*->70195*/
/*70175*/       OPC_CheckChild0Type, MVT::v2f32,
/*70177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70179*/       OPC_EmitInteger, MVT::i32, 14, 
/*70182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*70195*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70218
/*70198*/     OPC_CheckChild0Type, MVT::v16i8,
/*70200*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70202*/     OPC_EmitInteger, MVT::i32, 14, 
/*70205*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70208*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70240
/*70220*/     OPC_CheckChild0Type, MVT::v8i16,
/*70222*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70224*/     OPC_EmitInteger, MVT::i32, 14, 
/*70227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->70286
/*70242*/     OPC_Scope, 20, /*->70264*/ // 2 children in Scope
/*70244*/       OPC_CheckChild0Type, MVT::v4i32,
/*70246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70248*/       OPC_EmitInteger, MVT::i32, 14, 
/*70251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*70264*/     /*Scope*/ 20, /*->70285*/
/*70265*/       OPC_CheckChild0Type, MVT::v4f32,
/*70267*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70269*/       OPC_EmitInteger, MVT::i32, 14, 
/*70272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*70285*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->70474
/*70291*/   OPC_RecordChild0, // #0 = $Vm
/*70292*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70315
/*70295*/     OPC_CheckChild0Type, MVT::v8i8,
/*70297*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70299*/     OPC_EmitInteger, MVT::i32, 14, 
/*70302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70337
/*70317*/     OPC_CheckChild0Type, MVT::v4i16,
/*70319*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70321*/     OPC_EmitInteger, MVT::i32, 14, 
/*70324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70383
/*70339*/     OPC_Scope, 20, /*->70361*/ // 2 children in Scope
/*70341*/       OPC_CheckChild0Type, MVT::v2i32,
/*70343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70345*/       OPC_EmitInteger, MVT::i32, 14, 
/*70348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*70361*/     /*Scope*/ 20, /*->70382*/
/*70362*/       OPC_CheckChild0Type, MVT::v2f32,
/*70364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70366*/       OPC_EmitInteger, MVT::i32, 14, 
/*70369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*70382*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70405
/*70385*/     OPC_CheckChild0Type, MVT::v16i8,
/*70387*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70389*/     OPC_EmitInteger, MVT::i32, 14, 
/*70392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70395*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70427
/*70407*/     OPC_CheckChild0Type, MVT::v8i16,
/*70409*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70411*/     OPC_EmitInteger, MVT::i32, 14, 
/*70414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->70473
/*70429*/     OPC_Scope, 20, /*->70451*/ // 2 children in Scope
/*70431*/       OPC_CheckChild0Type, MVT::v4i32,
/*70433*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70435*/       OPC_EmitInteger, MVT::i32, 14, 
/*70438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*70451*/     /*Scope*/ 20, /*->70472*/
/*70452*/       OPC_CheckChild0Type, MVT::v4f32,
/*70454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70456*/       OPC_EmitInteger, MVT::i32, 14, 
/*70459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*70472*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->70677
/*70478*/   OPC_RecordChild0, // #0 = $Vn
/*70479*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70504
/*70482*/     OPC_CheckChild0Type, MVT::v8i8,
/*70484*/     OPC_RecordChild1, // #1 = $Vm
/*70485*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70487*/     OPC_EmitInteger, MVT::i32, 14, 
/*70490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70528
/*70506*/     OPC_CheckChild0Type, MVT::v4i16,
/*70508*/     OPC_RecordChild1, // #1 = $Vm
/*70509*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70511*/     OPC_EmitInteger, MVT::i32, 14, 
/*70514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->70578
/*70530*/     OPC_Scope, 22, /*->70554*/ // 2 children in Scope
/*70532*/       OPC_CheckChild0Type, MVT::v2i32,
/*70534*/       OPC_RecordChild1, // #1 = $Vm
/*70535*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70537*/       OPC_EmitInteger, MVT::i32, 14, 
/*70540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70554*/     /*Scope*/ 22, /*->70577*/
/*70555*/       OPC_CheckChild0Type, MVT::v2f32,
/*70557*/       OPC_RecordChild1, // #1 = $Vm
/*70558*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70560*/       OPC_EmitInteger, MVT::i32, 14, 
/*70563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70577*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->70602
/*70580*/     OPC_CheckChild0Type, MVT::v16i8,
/*70582*/     OPC_RecordChild1, // #1 = $Vm
/*70583*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70585*/     OPC_EmitInteger, MVT::i32, 14, 
/*70588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70626
/*70604*/     OPC_CheckChild0Type, MVT::v8i16,
/*70606*/     OPC_RecordChild1, // #1 = $Vm
/*70607*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70609*/     OPC_EmitInteger, MVT::i32, 14, 
/*70612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->70676
/*70628*/     OPC_Scope, 22, /*->70652*/ // 2 children in Scope
/*70630*/       OPC_CheckChild0Type, MVT::v4i32,
/*70632*/       OPC_RecordChild1, // #1 = $Vm
/*70633*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70635*/       OPC_EmitInteger, MVT::i32, 14, 
/*70638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*70652*/     /*Scope*/ 22, /*->70675*/
/*70653*/       OPC_CheckChild0Type, MVT::v4f32,
/*70655*/       OPC_RecordChild1, // #1 = $Vm
/*70656*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70658*/       OPC_EmitInteger, MVT::i32, 14, 
/*70661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70675*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->70828
/*70681*/   OPC_RecordChild0, // #0 = $Vn
/*70682*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70707
/*70685*/     OPC_CheckChild0Type, MVT::v8i8,
/*70687*/     OPC_RecordChild1, // #1 = $Vm
/*70688*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70690*/     OPC_EmitInteger, MVT::i32, 14, 
/*70693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70731
/*70709*/     OPC_CheckChild0Type, MVT::v4i16,
/*70711*/     OPC_RecordChild1, // #1 = $Vm
/*70712*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70714*/     OPC_EmitInteger, MVT::i32, 14, 
/*70717*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70720*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->70755
/*70733*/     OPC_CheckChild0Type, MVT::v2i32,
/*70735*/     OPC_RecordChild1, // #1 = $Vm
/*70736*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70738*/     OPC_EmitInteger, MVT::i32, 14, 
/*70741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->70779
/*70757*/     OPC_CheckChild0Type, MVT::v16i8,
/*70759*/     OPC_RecordChild1, // #1 = $Vm
/*70760*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70762*/     OPC_EmitInteger, MVT::i32, 14, 
/*70765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70803
/*70781*/     OPC_CheckChild0Type, MVT::v8i16,
/*70783*/     OPC_RecordChild1, // #1 = $Vm
/*70784*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70786*/     OPC_EmitInteger, MVT::i32, 14, 
/*70789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->70827
/*70805*/     OPC_CheckChild0Type, MVT::v4i32,
/*70807*/     OPC_RecordChild1, // #1 = $Vm
/*70808*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70810*/     OPC_EmitInteger, MVT::i32, 14, 
/*70813*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70816*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->71015
/*70832*/   OPC_RecordChild0, // #0 = $Vm
/*70833*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70856
/*70836*/     OPC_CheckChild0Type, MVT::v8i8,
/*70838*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70840*/     OPC_EmitInteger, MVT::i32, 14, 
/*70843*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70846*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70878
/*70858*/     OPC_CheckChild0Type, MVT::v4i16,
/*70860*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70862*/     OPC_EmitInteger, MVT::i32, 14, 
/*70865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70924
/*70880*/     OPC_Scope, 20, /*->70902*/ // 2 children in Scope
/*70882*/       OPC_CheckChild0Type, MVT::v2i32,
/*70884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70886*/       OPC_EmitInteger, MVT::i32, 14, 
/*70889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*70902*/     /*Scope*/ 20, /*->70923*/
/*70903*/       OPC_CheckChild0Type, MVT::v2f32,
/*70905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70907*/       OPC_EmitInteger, MVT::i32, 14, 
/*70910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*70923*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70946
/*70926*/     OPC_CheckChild0Type, MVT::v16i8,
/*70928*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70930*/     OPC_EmitInteger, MVT::i32, 14, 
/*70933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70968
/*70948*/     OPC_CheckChild0Type, MVT::v8i16,
/*70950*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70952*/     OPC_EmitInteger, MVT::i32, 14, 
/*70955*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70958*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71014
/*70970*/     OPC_Scope, 20, /*->70992*/ // 2 children in Scope
/*70972*/       OPC_CheckChild0Type, MVT::v4i32,
/*70974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70976*/       OPC_EmitInteger, MVT::i32, 14, 
/*70979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*70992*/     /*Scope*/ 20, /*->71013*/
/*70993*/       OPC_CheckChild0Type, MVT::v4f32,
/*70995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70997*/       OPC_EmitInteger, MVT::i32, 14, 
/*71000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*71013*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->71202
/*71019*/   OPC_RecordChild0, // #0 = $Vm
/*71020*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71043
/*71023*/     OPC_CheckChild0Type, MVT::v8i8,
/*71025*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71027*/     OPC_EmitInteger, MVT::i32, 14, 
/*71030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71065
/*71045*/     OPC_CheckChild0Type, MVT::v4i16,
/*71047*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71049*/     OPC_EmitInteger, MVT::i32, 14, 
/*71052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->71111
/*71067*/     OPC_Scope, 20, /*->71089*/ // 2 children in Scope
/*71069*/       OPC_CheckChild0Type, MVT::v2i32,
/*71071*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71073*/       OPC_EmitInteger, MVT::i32, 14, 
/*71076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*71089*/     /*Scope*/ 20, /*->71110*/
/*71090*/       OPC_CheckChild0Type, MVT::v2f32,
/*71092*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71094*/       OPC_EmitInteger, MVT::i32, 14, 
/*71097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*71110*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->71133
/*71113*/     OPC_CheckChild0Type, MVT::v16i8,
/*71115*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71117*/     OPC_EmitInteger, MVT::i32, 14, 
/*71120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->71155
/*71135*/     OPC_CheckChild0Type, MVT::v8i16,
/*71137*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71139*/     OPC_EmitInteger, MVT::i32, 14, 
/*71142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71201
/*71157*/     OPC_Scope, 20, /*->71179*/ // 2 children in Scope
/*71159*/       OPC_CheckChild0Type, MVT::v4i32,
/*71161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71163*/       OPC_EmitInteger, MVT::i32, 14, 
/*71166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*71179*/     /*Scope*/ 20, /*->71200*/
/*71180*/       OPC_CheckChild0Type, MVT::v4f32,
/*71182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71184*/       OPC_EmitInteger, MVT::i32, 14, 
/*71187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*71200*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->71353
/*71206*/   OPC_RecordChild0, // #0 = $Vn
/*71207*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71232
/*71210*/     OPC_CheckChild0Type, MVT::v8i8,
/*71212*/     OPC_RecordChild1, // #1 = $Vm
/*71213*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71215*/     OPC_EmitInteger, MVT::i32, 14, 
/*71218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->71256
/*71234*/     OPC_CheckChild0Type, MVT::v4i16,
/*71236*/     OPC_RecordChild1, // #1 = $Vm
/*71237*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71239*/     OPC_EmitInteger, MVT::i32, 14, 
/*71242*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71245*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->71280
/*71258*/     OPC_CheckChild0Type, MVT::v2i32,
/*71260*/     OPC_RecordChild1, // #1 = $Vm
/*71261*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71263*/     OPC_EmitInteger, MVT::i32, 14, 
/*71266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->71304
/*71282*/     OPC_CheckChild0Type, MVT::v16i8,
/*71284*/     OPC_RecordChild1, // #1 = $Vm
/*71285*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71287*/     OPC_EmitInteger, MVT::i32, 14, 
/*71290*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71293*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71328
/*71306*/     OPC_CheckChild0Type, MVT::v8i16,
/*71308*/     OPC_RecordChild1, // #1 = $Vm
/*71309*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71311*/     OPC_EmitInteger, MVT::i32, 14, 
/*71314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->71352
/*71330*/     OPC_CheckChild0Type, MVT::v4i32,
/*71332*/     OPC_RecordChild1, // #1 = $Vm
/*71333*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71335*/     OPC_EmitInteger, MVT::i32, 14, 
/*71338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->71405
/*71356*/   OPC_RecordChild0, // #0 = $src1
/*71357*/   OPC_RecordChild1, // #1 = $Vn
/*71358*/   OPC_RecordChild2, // #2 = $Vm
/*71359*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71382
/*71362*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71364*/     OPC_EmitInteger, MVT::i32, 14, 
/*71367*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71404
/*71384*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71386*/     OPC_EmitInteger, MVT::i32, 14, 
/*71389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->71451
/*71408*/   OPC_RecordChild0, // #0 = $Vm
/*71409*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->71430
/*71412*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71414*/     OPC_EmitInteger, MVT::i32, 14, 
/*71417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->71450
/*71432*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71434*/     OPC_EmitInteger, MVT::i32, 14, 
/*71437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->71523
/*71454*/   OPC_RecordChild0, // #0 = $Vm
/*71455*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->71478
/*71458*/     OPC_CheckChild0Type, MVT::v8i16,
/*71460*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71462*/     OPC_EmitInteger, MVT::i32, 14, 
/*71465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71500
/*71480*/     OPC_CheckChild0Type, MVT::v4i32,
/*71482*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71484*/     OPC_EmitInteger, MVT::i32, 14, 
/*71487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->71522
/*71502*/     OPC_CheckChild0Type, MVT::v2i64,
/*71504*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71506*/     OPC_EmitInteger, MVT::i32, 14, 
/*71509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->71595
/*71526*/   OPC_RecordChild0, // #0 = $Vm
/*71527*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->71550
/*71530*/     OPC_CheckChild0Type, MVT::v8i8,
/*71532*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71534*/     OPC_EmitInteger, MVT::i32, 14, 
/*71537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71572
/*71552*/     OPC_CheckChild0Type, MVT::v4i16,
/*71554*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71556*/     OPC_EmitInteger, MVT::i32, 14, 
/*71559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->71594
/*71574*/     OPC_CheckChild0Type, MVT::v2i32,
/*71576*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71578*/     OPC_EmitInteger, MVT::i32, 14, 
/*71581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->71661
/*71598*/   OPC_RecordChild0, // #0 = $Vm
/*71599*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->71620
/*71602*/     OPC_CheckChild0Type, MVT::v8i8,
/*71604*/     OPC_EmitInteger, MVT::i32, 14, 
/*71607*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71610*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->71640
/*71622*/     OPC_CheckChild0Type, MVT::v4i16,
/*71624*/     OPC_EmitInteger, MVT::i32, 14, 
/*71627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->71660
/*71642*/     OPC_CheckChild0Type, MVT::v2i32,
/*71644*/     OPC_EmitInteger, MVT::i32, 14, 
/*71647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->71711
/*71664*/   OPC_RecordChild0, // #0 = $Vm
/*71665*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71688
/*71668*/     OPC_CheckChild0Type, MVT::v2f32,
/*71670*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71672*/     OPC_EmitInteger, MVT::i32, 14, 
/*71675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71710
/*71690*/     OPC_CheckChild0Type, MVT::v4f32,
/*71692*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71694*/     OPC_EmitInteger, MVT::i32, 14, 
/*71697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->71761
/*71714*/   OPC_RecordChild0, // #0 = $Vm
/*71715*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71738
/*71718*/     OPC_CheckChild0Type, MVT::v2f32,
/*71720*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71722*/     OPC_EmitInteger, MVT::i32, 14, 
/*71725*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71728*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71760
/*71740*/     OPC_CheckChild0Type, MVT::v4f32,
/*71742*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71744*/     OPC_EmitInteger, MVT::i32, 14, 
/*71747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->71924
/*71765*/   OPC_RecordChild0, // #0 = $Vm
/*71766*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->71787
/*71769*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71771*/     OPC_EmitInteger, MVT::i32, 14, 
/*71774*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71777*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->71807
/*71789*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71791*/     OPC_EmitInteger, MVT::i32, 14, 
/*71794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71797*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->71827
/*71809*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71811*/     OPC_EmitInteger, MVT::i32, 14, 
/*71814*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71817*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->71847
/*71829*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71831*/     OPC_EmitInteger, MVT::i32, 14, 
/*71834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->71867
/*71849*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71851*/     OPC_EmitInteger, MVT::i32, 14, 
/*71854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->71887
/*71869*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71871*/     OPC_EmitInteger, MVT::i32, 14, 
/*71874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->71905
/*71889*/     OPC_EmitInteger, MVT::i32, 14, 
/*71892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->71923
/*71907*/     OPC_EmitInteger, MVT::i32, 14, 
/*71910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->72010
/*71927*/   OPC_RecordChild0, // #0 = $Vm
/*71928*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->71949
/*71931*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71933*/     OPC_EmitInteger, MVT::i32, 14, 
/*71936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->71969
/*71951*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71953*/     OPC_EmitInteger, MVT::i32, 14, 
/*71956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->71989
/*71971*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71973*/     OPC_EmitInteger, MVT::i32, 14, 
/*71976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->72009
/*71991*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71993*/     OPC_EmitInteger, MVT::i32, 14, 
/*71996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->72056
/*72013*/   OPC_RecordChild0, // #0 = $Vm
/*72014*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->72035
/*72017*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72019*/     OPC_EmitInteger, MVT::i32, 14, 
/*72022*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->72055
/*72037*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72039*/     OPC_EmitInteger, MVT::i32, 14, 
/*72042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->72383
/*72060*/   OPC_RecordChild0, // #0 = $src
/*72061*/   OPC_Scope, 116|128,1/*244*/, /*->72308*/ // 3 children in Scope
/*72064*/     OPC_CheckChild0Type, MVT::i32,
/*72066*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->72097
/*72069*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*72076*/       OPC_EmitInteger, MVT::i32, 0, 
/*72079*/       OPC_EmitInteger, MVT::i32, 14, 
/*72082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->72127
/*72099*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*72106*/       OPC_EmitInteger, MVT::i32, 0, 
/*72109*/       OPC_EmitInteger, MVT::i32, 14, 
/*72112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->72157
/*72129*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*72136*/       OPC_EmitInteger, MVT::i32, 0, 
/*72139*/       OPC_EmitInteger, MVT::i32, 14, 
/*72142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->72207
/*72159*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*72166*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*72173*/       OPC_EmitInteger, MVT::i32, 0, 
/*72176*/       OPC_EmitInteger, MVT::i32, 14, 
/*72179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72182*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72194*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72197*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->72257
/*72209*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*72216*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*72223*/       OPC_EmitInteger, MVT::i32, 0, 
/*72226*/       OPC_EmitInteger, MVT::i32, 14, 
/*72229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72232*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72244*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72247*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->72307
/*72259*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*72266*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*72273*/       OPC_EmitInteger, MVT::i32, 0, 
/*72276*/       OPC_EmitInteger, MVT::i32, 14, 
/*72279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72282*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72294*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72297*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*72308*/   /*Scope*/ 48, /*->72357*/
/*72309*/     OPC_CheckChild0Type, MVT::f32,
/*72311*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72334
/*72314*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72321*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72324*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->72356
/*72336*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*72343*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72346*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*72357*/   /*Scope*/ 24, /*->72382*/
/*72358*/     OPC_CheckChild0Type, MVT::f64,
/*72360*/     OPC_CheckType, MVT::v2f64,
/*72362*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*72369*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72372*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*72382*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->72435
/*72386*/   OPC_RecordChild0, // #0 = $SIMM
/*72387*/   OPC_MoveChild, 0,
/*72389*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72392*/   OPC_MoveParent,
/*72393*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->72414
/*72396*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72398*/     OPC_EmitInteger, MVT::i32, 14, 
/*72401*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72404*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->72434
/*72416*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72418*/     OPC_EmitInteger, MVT::i32, 14, 
/*72421*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->72485
/*72438*/   OPC_RecordChild0, // #0 = $Vm
/*72439*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72462
/*72442*/     OPC_CheckChild0Type, MVT::v2i32,
/*72444*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72446*/     OPC_EmitInteger, MVT::i32, 14, 
/*72449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->72484
/*72464*/     OPC_CheckChild0Type, MVT::v4i32,
/*72466*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72468*/     OPC_EmitInteger, MVT::i32, 14, 
/*72471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->72535
/*72488*/   OPC_RecordChild0, // #0 = $Vm
/*72489*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72512
/*72492*/     OPC_CheckChild0Type, MVT::v2i32,
/*72494*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72496*/     OPC_EmitInteger, MVT::i32, 14, 
/*72499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->72534
/*72514*/     OPC_CheckChild0Type, MVT::v4i32,
/*72516*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72518*/     OPC_EmitInteger, MVT::i32, 14, 
/*72521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 72537 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 624
  // #OPC_RecordNode                     = 54
  // #OPC_RecordChild                    = 2004
  // #OPC_RecordMemRef                   = 20
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1434
  // #OPC_MoveParent                     = 2057
  // #OPC_CheckSame                      = 107
  // #OPC_CheckPatternPredicate          = 1913
  // #OPC_CheckPredicate                 = 653
  // #OPC_CheckOpcode                    = 1012
  // #OPC_SwitchOpcode                   = 52
  // #OPC_CheckType                      = 995
  // #OPC_SwitchType                     = 233
  // #OPC_CheckChildType                 = 1208
  // #OPC_CheckInteger                   = 321
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 372
  // #OPC_CheckAndImm                    = 70
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 7
  // #OPC_EmitInteger                    = 2160
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2271
  // #OPC_EmitConvertToTarget            = 690
  // #OPC_EmitMergeInputChains           = 388
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 172
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2150

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 21: return (getTargetLowering()->isLittleEndian());
  case 22: return (getTargetLowering()->isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 30: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 31: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 32: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 33: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 34: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 35: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 36: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 38: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 39: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 40: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 43: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 44: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 45: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 46: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 47: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 48: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 49: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 50: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 51: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 52: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 53: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 54: return (Subtarget->hasVFP4());
  case 55: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 56: return (Subtarget->hasVFP3());
  case 57: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 59: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 60: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 61: return (Subtarget->hasDataBarrier());
  case 62: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 63: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 64: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 65: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 19: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 20: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 21: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 22: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 23: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 24: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 25: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 26: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 27: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 28: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 29: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 31: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 32: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 33: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 34: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 38: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 40: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 41: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 43: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 44: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 45: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 46: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 47: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 48: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 49: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 50: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 51: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 52: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 53: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 54: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 55: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 56: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 59: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 60: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 61: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 62: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 63: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 64: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 65: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 67: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 68: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 69: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 70: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 71: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 72: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 73: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 74: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 75: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 76: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 77: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 78: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 79: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 80: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 81: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 82: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 83: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 84: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 85: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 86: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 87: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 88: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 89: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 90: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 91: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 92: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 93: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 94: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 95: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 96: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 97: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 98: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 99: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 100: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 101: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 102: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 104: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 105: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 106: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 107: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 108: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 109: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 110: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 111: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 112: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 113: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 114: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 115: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 116: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 117: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 118: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 119: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 120: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 121: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 122: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 123: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 124: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 125: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 126: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 127: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 128: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 129: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 130: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 131: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 132: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 133: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 134: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 135: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 136: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 137: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 138: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 139: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 140: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 20:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3835
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3834
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

