

================================================================
== Vitis HLS Report for 'algo'
================================================================
* Date:           Tue Oct  7 16:23:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ping_pong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      331|      331|  3.310 us|  3.310 us|  332|  332|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_algo_Pipeline_REMAINDER_LOOP_fu_50  |algo_Pipeline_REMAINDER_LOOP  |      114|      114|  1.140 us|  1.140 us|  114|  114|       no|
        |grp_algo_Pipeline_ADD_LOOP_fu_62        |algo_Pipeline_ADD_LOOP        |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68   |algo_Pipeline_MUL2ADD1_LOOP   |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        |grp_algo_Pipeline_DIVISION_LOOP_fu_74   |algo_Pipeline_DIVISION_LOOP   |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     609|    566|    -|
|Memory           |        0|    -|      14|     24|    0|
|Multiplexer      |        -|    -|       -|    185|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     633|    777|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_algo_Pipeline_ADD_LOOP_fu_62        |algo_Pipeline_ADD_LOOP        |        0|   0|   17|   77|    0|
    |grp_algo_Pipeline_DIVISION_LOOP_fu_74   |algo_Pipeline_DIVISION_LOOP   |        0|   0|  260|  185|    0|
    |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68   |algo_Pipeline_MUL2ADD1_LOOP   |        0|   0|   17|   71|    0|
    |grp_algo_Pipeline_REMAINDER_LOOP_fu_50  |algo_Pipeline_REMAINDER_LOOP  |        0|   0|  315|  233|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   0|  609|  566|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |a_U    |a_RAM_AUTO_1R1W  |        0|  2|   4|    0|   100|    2|     1|          200|
    |b_U    |b_RAM_AUTO_1R1W  |        0|  4|   7|    0|   100|    4|     1|          400|
    |c_U    |c_RAM_AUTO_1R1W  |        0|  3|   5|    0|   100|    3|     1|          300|
    |d_U    |d_RAM_AUTO_1R1W  |        0|  5|   8|    0|   100|    5|     1|          500|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        0| 14|  24|    0|   400|   14|     4|         1400|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  14|          3|    7|         21|
    |a_ce0       |  14|          3|    1|          3|
    |a_we0       |   9|          2|    1|          2|
    |ap_NS_fsm   |  37|          7|    1|          7|
    |b_address0  |  14|          3|    7|         21|
    |b_ce0       |  14|          3|    1|          3|
    |b_we0       |   9|          2|    1|          2|
    |c_address0  |  14|          3|    7|         21|
    |c_ce0       |  14|          3|    1|          3|
    |c_we0       |   9|          2|    1|          2|
    |d_address0  |  14|          3|    7|         21|
    |d_ce0       |  14|          3|    1|          3|
    |d_we0       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 185|         39|   37|        111|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_algo_Pipeline_ADD_LOOP_fu_62_ap_start_reg        |  1|   0|    1|          0|
    |grp_algo_Pipeline_DIVISION_LOOP_fu_74_ap_start_reg   |  1|   0|    1|          0|
    |grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68_ap_start_reg   |  1|   0|    1|          0|
    |grp_algo_Pipeline_REMAINDER_LOOP_fu_50_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|          algo|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          algo|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          algo|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          algo|  return value|
|vecIn_0_address0   |  out|    6|   ap_memory|       vecIn_0|         array|
|vecIn_0_ce0        |  out|    1|   ap_memory|       vecIn_0|         array|
|vecIn_0_q0         |   in|    8|   ap_memory|       vecIn_0|         array|
|vecIn_1_address0   |  out|    6|   ap_memory|       vecIn_1|         array|
|vecIn_1_ce0        |  out|    1|   ap_memory|       vecIn_1|         array|
|vecIn_1_q0         |   in|    8|   ap_memory|       vecIn_1|         array|
|vecOut_0_address0  |  out|    6|   ap_memory|      vecOut_0|         array|
|vecOut_0_ce0       |  out|    1|   ap_memory|      vecOut_0|         array|
|vecOut_0_we0       |  out|    1|   ap_memory|      vecOut_0|         array|
|vecOut_0_d0        |  out|    8|   ap_memory|      vecOut_0|         array|
|vecOut_1_address0  |  out|    6|   ap_memory|      vecOut_1|         array|
|vecOut_1_ce0       |  out|    1|   ap_memory|      vecOut_1|         array|
|vecOut_1_we0       |  out|    1|   ap_memory|      vecOut_1|         array|
|vecOut_1_d0        |  out|    8|   ap_memory|      vecOut_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

