Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jun  3 16:26:07 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__1/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/pusle_width_modulator__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/pusle_width_modulator__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/pusle_width_modulator__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/pusle_width_modulator__0/d_flip_flop__state/q_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.413        0.000                      0                 6218        0.083        0.000                      0                 6218        4.500        0.000                       0                  3443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.413        0.000                      0                 6218        0.083        0.000                      0                 6218        4.500        0.000                       0                  3443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 4.200ns (44.198%)  route 5.303ns (55.801%))
  Logic Levels:           23  (CARRY4=16 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.706    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.482    14.904    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X45Y124        FDRE (Setup_fdre_C_D)        0.062    15.119    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 4.179ns (44.075%)  route 5.303ns (55.925%))
  Logic Levels:           23  (CARRY4=16 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.685 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.685    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[63]
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.482    14.904    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/C
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X45Y124        FDRE (Setup_fdre_C_D)        0.062    15.119    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.685    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 4.105ns (43.635%)  route 5.303ns (56.365%))
  Logic Levels:           23  (CARRY4=16 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.611 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.611    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[62]
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.482    14.904    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/C
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X45Y124        FDRE (Setup_fdre_C_D)        0.062    15.119    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 4.089ns (43.539%)  route 5.303ns (56.461%))
  Logic Levels:           23  (CARRY4=16 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.595 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.595    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[60]
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.482    14.904    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y124        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/C
                         clock pessimism              0.188    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X45Y124        FDRE (Setup_fdre_C_D)        0.062    15.119    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 4.086ns (43.521%)  route 5.303ns (56.479%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.592 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.592    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[57]
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.484    14.906    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/C
                         clock pessimism              0.188    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.062    15.121    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 4.065ns (43.394%)  route 5.303ns (56.606%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.571 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.571    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[59]
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.484    14.906    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
                         clock pessimism              0.188    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.062    15.121    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 2.677ns (28.890%)  route 6.589ns (71.110%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.478     5.681 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]/Q
                         net (fo=129, routed)         1.125     6.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg_n_3_[1]
    SLICE_X54Y114        LUT2 (Prop_lut2_I0_O)        0.324     7.130 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_36/O
                         net (fo=1, routed)           0.596     7.726    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_36_n_3
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.328     8.054 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.437     8.491    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X52Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.615 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_17/O
                         net (fo=5, routed)           0.515     9.130    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X53Y118        LUT2 (Prop_lut2_I1_O)        0.150     9.280 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.460     9.741    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X53Y117        LUT6 (Prop_lut6_I0_O)        0.326    10.067 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.835    10.902    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/rf__addr[2]
    SLICE_X55Y118        MUXF7 (Prop_muxf7_S_O)       0.276    11.178 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.413    11.590    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_1
    SLICE_X57Y118        LUT6 (Prop_lut6_I3_O)        0.299    11.889 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.856    12.746    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.124    12.870 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1/O
                         net (fo=1, routed)           0.447    13.317    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1_n_3
    SLICE_X55Y113        LUT6 (Prop_lut6_I4_O)        0.124    13.441 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=1, routed)           0.433    13.874    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124    13.998 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_1/O
                         net (fo=1, routed)           0.471    14.469    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[2]
    SLICE_X55Y113        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.483    14.905    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X55Y113        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/C
                         clock pessimism              0.276    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X55Y113        FDRE (Setup_fdre_C_D)       -0.067    15.079    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 3.991ns (42.944%)  route 5.303ns (57.056%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.497 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.497    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[58]
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.484    14.906    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[58]/C
                         clock pessimism              0.188    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.062    15.121    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[58]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.975ns (42.845%)  route 5.303ns (57.155%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.258    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.481 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.481    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[56]
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.484    14.906    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[56]/C
                         clock pessimism              0.188    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X45Y123        FDRE (Setup_fdre_C_D)        0.062    15.121    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.481    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 3.972ns (42.827%)  route 5.303ns (57.173%))
  Logic Levels:           21  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.601     5.203    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y116        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518     5.721 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q
                         net (fo=298, routed)         1.707     7.428    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X53Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.552 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.426     7.978    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.102 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.857     8.959    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X51Y105        LUT4 (Prop_lut4_I3_O)        0.150     9.109 f  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_3/O
                         net (fo=75, routed)          0.394     9.502    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep_0[2]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.326     9.828 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1/O
                         net (fo=5, routed)           0.759    10.587    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_6__1_n_3
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6/O
                         net (fo=1, routed)           0.154    10.865    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__6_n_3
    SLICE_X47Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.989 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11/O
                         net (fo=66, routed)          0.597    11.585    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__11_n_3
    SLICE_X47Y108        LUT6 (Prop_lut6_I4_O)        0.124    11.709 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2/O
                         net (fo=1, routed)           0.410    12.120    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__2_n_3
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X45Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X45Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X45Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.688    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.802    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.916    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.030    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.144    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.478 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.478    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[53]
    SLICE_X45Y122        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        1.485    14.907    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X45Y122        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[53]/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y122        FDRE (Setup_fdre_C_D)        0.062    15.122    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[53]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.576%)  route 0.230ns (52.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.571     1.490    jay__0/pusle_width_modulator__0/d_flip_flop__duty/clk_100mhz_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[15]/Q
                         net (fo=5, routed)           0.230     1.885    jay__0/pusle_width_modulator__0/d_flip_flop__duty/Q[15]
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q[17]_i_1__6/O
                         net (fo=1, routed)           0.000     1.930    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/D[15]
    SLICE_X40Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.835     2.000    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/clk_100mhz_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[17]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.092     1.846    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.734%)  route 0.282ns (60.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.565     1.484    jay__0/pusle_width_modulator__0/d_flip_flop__duty/clk_100mhz_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[0]/Q
                         net (fo=5, routed)           0.282     1.908    jay__0/pusle_width_modulator__0/d_flip_flop__duty/Q[0]
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.953    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/D[0]
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.842     2.007    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/clk_100mhz_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[2]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.091     1.852    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.371%)  route 0.257ns (52.629%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.571     1.490    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[15]/Q
                         net (fo=2, routed)           0.066     1.698    jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[31]_2[11]
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q[15]_i_2__3/O
                         net (fo=1, routed)           0.190     1.933    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[15]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.978 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     1.978    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[15]
    SLICE_X42Y101        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.833     1.998    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[15]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.120     1.872    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.193%)  route 0.301ns (61.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.563     1.482    jay__0/pusle_width_modulator__0/d_flip_flop__duty/clk_100mhz_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[5]/Q
                         net (fo=5, routed)           0.301     1.924    jay__0/pusle_width_modulator__0/d_flip_flop__duty/Q[5]
    SLICE_X40Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q[7]_i_1__15/O
                         net (fo=1, routed)           0.000     1.969    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/D[5]
    SLICE_X40Y99         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.841     2.006    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/clk_100mhz_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     1.851    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.209ns (42.029%)  route 0.288ns (57.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.563     1.482    jay__0/pusle_width_modulator__0/d_flip_flop__duty/clk_100mhz_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[2]/Q
                         net (fo=5, routed)           0.288     1.935    jay__0/pusle_width_modulator__0/d_flip_flop__duty/Q[2]
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.980 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q[4]_i_1__7/O
                         net (fo=1, routed)           0.000     1.980    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/D[2]
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.842     2.007    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/clk_100mhz_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.092     1.853    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.323%)  route 0.491ns (77.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.561     1.480    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/Q
                         net (fo=9, routed)           0.491     2.112    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.882     2.047    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.802    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.985    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.724%)  route 0.161ns (30.276%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.572     1.491    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/Q
                         net (fo=4, routed)           0.160     1.816    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[11]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q[8]_i_2__5/O
                         net (fo=1, routed)           0.000     1.861    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q[8]_i_2__5_n_3
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.970 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.970    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]_i_1__0_n_3
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.023    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[15]_1[0]
    SLICE_X30Y100        FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.837     2.002    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.384ns (70.446%)  route 0.161ns (29.554%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.572     1.491    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[11]/Q
                         net (fo=4, routed)           0.160     1.816    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[11]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q[8]_i_2__5/O
                         net (fo=1, routed)           0.000     1.861    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q[8]_i_2__5_n_3
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.970 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.970    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]_i_1__0_n_3
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.036    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[15]_1[2]
    SLICE_X30Y100        FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.837     2.002    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[14]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.659%)  route 0.336ns (64.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.565     1.484    jay__0/pusle_width_modulator__0/d_flip_flop__duty/clk_100mhz_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q_reg[3]/Q
                         net (fo=5, routed)           0.336     1.961    jay__0/pusle_width_modulator__0/d_flip_flop__duty/Q[3]
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.006 r  jay__0/pusle_width_modulator__0/d_flip_flop__duty/q[5]_i_1__7/O
                         net (fo=1, routed)           0.000     2.006    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/D[3]
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.842     2.007    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/clk_100mhz_IBUF_BUFG
    SLICE_X36Y98         FDRE                                         r  jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[5]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.092     1.853    jay__0/pusle_width_modulator__0/d_flip_flop__x__high/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.783%)  route 0.365ns (66.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.549     1.468    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X53Y129        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/Q
                         net (fo=4, routed)           0.365     1.974    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[61]
    SLICE_X50Y130        LUT6 (Prop_lut6_I5_O)        0.045     2.019 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_1/O
                         net (fo=1, routed)           0.000     2.019    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[61]
    SLICE_X50Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3442, routed)        0.819     1.984    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X50Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.121     1.854    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y114  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y115  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__26/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y113  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y137  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y137  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y135  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__16/q_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y112  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y113  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__26/q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y114  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__26/q_reg[12]/C



