0.7
2020.2
Oct 13 2023
20:47:58
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/AESL_automem_InModel.v,1717766467,systemVerilog,,,,AESL_automem_InModel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/AESL_automem_Weights.v,1717766467,systemVerilog,,,,AESL_automem_Weights,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN.autotb.v,1717766468,systemVerilog,,,F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/fifo_para.vh,apatb_CNN_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN.v,1717753459,systemVerilog,,,,CNN,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.v,1717753453,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.v,1717753454,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.v,1717753449,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.v,1717753455,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.v,1717753456,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.v,1717753450,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.v,1717753451,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v,1717753456,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_93_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.v,1717753452,systemVerilog,,,,CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_detect.v,1717753458,systemVerilog,,,,CNN_CNN_Pipeline_loop_detect,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.v,1717753449,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.v,1717753451,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.v,1717753452,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.v,1717753453,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.v,1717753454,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.v,1717753455,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.v,1717753455,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0.v,1717753457,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_a_Dense_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1.v,1717753457,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_a_Dense_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0.v,1717753449,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_channel_pad_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.v,1717753450,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.v,1717753453,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.v,1717753455,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.v,1717753456,systemVerilog,,,,CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutConv0_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutConv0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutConv1_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutConv1_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutDense0_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutDense0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv5_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv5_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv6_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv6_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv7_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPadConv7_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPool0_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPool0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPool3_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_OutPool3_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_flow_control_loop_pipe_sequential_init.v,1717753460,systemVerilog,,,,CNN_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_16s_12s_24ns_24_4_1;CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_16s_16s_24ns_24_4_1;CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_4ns_7ns_7ns_10_4_1;CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_4ns_8ns_8ns_11_4_1;CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_5ns_6ns_6ns_10_4_1;CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_5ns_7ns_7ns_11_4_1;CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v,1717753460,systemVerilog,,,,CNN_mac_muladd_6ns_6ns_6ns_11_4_1;CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_12s_24_1_1.v,1717753457,systemVerilog,,,,CNN_mul_16s_12s_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_16s_24_1_1.v,1717753449,systemVerilog,,,,CNN_mul_16s_16s_24_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_18ns_34_1_1.v,1717753456,systemVerilog,,,,CNN_mul_16s_18ns_34_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_3ns_10ns_10_1_1.v,1717753449,systemVerilog,,,,CNN_mul_3ns_10ns_10_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_3ns_9ns_9_1_1.v,1717753451,systemVerilog,,,,CNN_mul_3ns_9ns_9_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_5ns_7ns_11_1_1.v,1717753456,systemVerilog,,,,CNN_mul_5ns_7ns_11_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_out_Dense_RAM_AUTO_1R1W.v,1717753459,systemVerilog,,,,CNN_out_Dense_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_urem_5ns_5ns_4_9_1.v,1717753456,systemVerilog,,,,CNN_urem_5ns_5ns_4_9_1;CNN_urem_5ns_5ns_4_9_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/csv_file_dump.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/dataflow_monitor.sv,1717766468,systemVerilog,F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/nodf_module_interface.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/upc_loop_interface.svh,,F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/dump_file_agent.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/csv_file_dump.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/sample_agent.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/loop_sample_agent.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/sample_manager.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/nodf_module_interface.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/nodf_module_monitor.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/upc_loop_interface.svh;F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/dump_file_agent.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/fifo_para.vh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/loop_sample_agent.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/nodf_module_interface.svh,1717766468,verilog,,,,nodf_module_intf,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/nodf_module_monitor.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/sample_agent.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/sample_manager.svh,1717766468,verilog,,,,,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/upc_loop_interface.svh,1717766468,verilog,,,,upc_loop_intf,,,,,,,,
F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/upc_loop_monitor.svh,1717766468,verilog,,,,,,,,,,,,
